-- $Header: /usr/local/cvs/s010728/02207/report/fig/simprim_SMODEL_mti.vhd,v 1.1 2007/02/26 09:16:00 s030485 Exp $
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  Gigabit Transceiver for High-Speed I/O Simulation Model
-- /___/   /\     Filename : X_GT.vhd
-- \   \  /  \    Timestamp : Thu Apr  8 10:57:05 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.
----- CELL X_GT -----

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity X_GT is
generic (
        TimingChecksOn : boolean := TRUE;
        InstancePath   : string  := "*";
        Xon            : boolean := TRUE;
        MsgOn          : boolean := FALSE;
        LOC            : string  := "UNPLACED";        

		ALIGN_COMMA_MSB : boolean := FALSE;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "OFF";
		CHAN_BOND_OFFSET : integer := 8;
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CHAN_BOND_WAIT : integer := 8;
		CLK_COR_INSERT_IDLE_FLAG : boolean := FALSE;
		CLK_COR_KEEP_IDLE : boolean := FALSE;
		CLK_COR_REPEAT_WAIT : integer := 1;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := TRUE;
		COMMA_10B_MASK : bit_vector := "1111111000";
		CRC_END_OF_PKT : string := "K29_7";
		CRC_FORMAT : string := "USER_MODE";
		CRC_START_OF_PKT : string := "K27_7";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		MCOMMA_10B_VALUE : bit_vector := "1100000000";
		MCOMMA_DETECT : boolean := TRUE;
		PCOMMA_10B_VALUE : bit_vector := "0011111000";
		PCOMMA_DETECT : boolean := TRUE;
		REF_CLK_V_SEL : integer := 0;
		RX_BUFFER_USE : boolean := TRUE;
		RX_CRC_USE : boolean := FALSE;
		RX_DATA_WIDTH : integer := 2;
		RX_DECODE_USE : boolean := TRUE;
		RX_LOS_INVALID_INCR : integer := 1;
		RX_LOS_THRESHOLD : integer := 4;
		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;
		SERDES_10B : boolean := FALSE;
		TERMINATION_IMP : integer := 50;
		TX_BUFFER_USE : boolean := TRUE;
		TX_CRC_FORCE_VALUE : bit_vector := "11010110";
		TX_CRC_USE : boolean := FALSE;
		TX_DATA_WIDTH : integer := 2;
		TX_DIFF_CTRL : integer := 500;
		TX_PREEMPHASIS : integer := 0;


--  Pin pulse width delays
        tpw_BREFCLK_posedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLK_negedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLK2_posedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLK2_negedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK_posedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK_negedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK2_posedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK2_negedge : VitalDelayType := 0.000 ns;
--  Pin period delays
        tperiod_BREFCLK_posedge : VitalDelayType := 0.000 ns;
        tperiod_BREFCLK2_posedge : VitalDelayType := 0.000 ns;
        tperiod_REFCLK_posedge : VitalDelayType := 0.000 ns;
        tperiod_REFCLK2_posedge : VitalDelayType := 0.000 ns;

--  Input Pin path delays
        tipd_BREFCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_BREFCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CHBONDI : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CONFIGENABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CONFIGIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENCHANSYNC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENMCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENPCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_POWERDOWN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLKSEL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXP : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXBYPASS8B10B : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPMODE : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPVAL : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARISK : VitalDelayArrayType01 (3 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXDATA : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXFORCECRCERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXINHIBIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
--  clk-to-output path delays
        tpd_RXUSRCLK2_CHBONDDONE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_CONFIGOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXBUFSTATUS : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHECKINGCRC : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXCLKCORCNT : VitalDelayArrayType01(2 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXCRCERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(3 downto 0) := (others => (0.1 ns, 0.1 ns));

--  Setup/Hold delays
        tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_CONFIGENABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_CONFIGENABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_CONFIGENABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_CONFIGENABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_CONFIGIN_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_CONFIGIN_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_CONFIGIN_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_CONFIGIN_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_LOOPBACK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
        tsetup_LOOPBACK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
        thold_LOOPBACK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
        thold_LOOPBACK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.00 ns);
        tsetup_RXPOLARITY_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_RXPOLARITY_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXPOLARITY_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXPOLARITY_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(3 downto 0) := (others => 0.00 ns);
        tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
        tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
        thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
        thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.00 ns);
        tsetup_TXFORCECRCERR_TXUSRCLK_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXFORCECRCERR_TXUSRCLK_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXFORCECRCERR_TXUSRCLK_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXFORCECRCERR_TXUSRCLK_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXINHIBIT_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXINHIBIT_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXINHIBIT_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXINHIBIT_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXPOLARITY_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXPOLARITY_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXPOLARITY_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXPOLARITY_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;

--  Clock ticd

        ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
        ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_RXRECCLK : VitalDelayType := 0.000 ns;
        ticd_TXUSRCLK : VitalDelayType := 0.000 ns;

-- Clock-to-pin tisd 
        tisd_CHBONDI_RXUSRCLK : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
        tisd_CONFIGENABLE_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_CONFIGIN_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_ENCHANSYNC_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_LOOPBACK_TXUSRCLK2 : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_RXPOLARITY_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_RXRESET_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_TXBYPASS8B10B_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPMODE_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPVAL_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
        tisd_TXCHARISK_TXUSRCLK2 : VitalDelayArrayType(3 downto 0) := (others => 0.000 ns);
        tisd_TXDATA_TXUSRCLK2 : VitalDelayArrayType(31 downto 0) := (others => 0.000 ns);
        tisd_TXFORCECRCERR_TXUSRCLK : VitalDelayType := 0.000 ns;
        tisd_TXINHIBIT_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_TXPOLARITY_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_TXRESET_TXUSRCLK2 : VitalDelayType := 0.000 ns

  );

port (
		CHBONDDONE : out std_ulogic;
		CHBONDO : out std_logic_vector(3 downto 0);
		CONFIGOUT : out std_ulogic;
		RXBUFSTATUS : out std_logic_vector(1 downto 0);
		RXCHARISCOMMA : out std_logic_vector(3 downto 0);
		RXCHARISK : out std_logic_vector(3 downto 0);
		RXCHECKINGCRC : out std_ulogic;
		RXCLKCORCNT : out std_logic_vector(2 downto 0);
		RXCOMMADET : out std_ulogic;
		RXCRCERR : out std_ulogic;
		RXDATA : out std_logic_vector(31 downto 0);
		RXDISPERR : out std_logic_vector(3 downto 0);
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXNOTINTABLE : out std_logic_vector(3 downto 0);
		RXREALIGN : out std_ulogic;
		RXRECCLK : out std_ulogic;
		RXRUNDISP : out std_logic_vector(3 downto 0);
		TXBUFERR : out std_ulogic;
		TXKERR : out std_logic_vector(3 downto 0);
		TXN : out std_ulogic;
		TXP : out std_ulogic;
		TXRUNDISP : out std_logic_vector(3 downto 0);

		BREFCLK : in std_ulogic := 'X';
		BREFCLK2 : in std_ulogic := 'X';
		CHBONDI : in std_logic_vector(3 downto 0);
		CONFIGENABLE : in std_ulogic;
		CONFIGIN : in std_ulogic;
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK : in std_ulogic;
		REFCLK2 : in std_ulogic;
		REFCLKSEL : in std_ulogic;
		RXN : in std_ulogic;
		RXP : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(3 downto 0);
		TXCHARDISPMODE : in std_logic_vector(3 downto 0);
		TXCHARDISPVAL : in std_logic_vector(3 downto 0);
		TXCHARISK : in std_logic_vector(3 downto 0);
		TXDATA : in std_logic_vector(31 downto 0);
		TXFORCECRCERR : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic
     );
end X_GT;

-- Architecture body --

architecture X_GT_V of X_GT is
  component gt_swift_bus
	port (
		TX_CRC_FORCE_VALUE : in std_logic_vector(7 downto 0);
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXCLKCORCNT : out std_logic_vector(2 downto 0);
		RXP : in std_ulogic;
		RXN : in std_ulogic;
		GSR : in std_ulogic;
		TXP : out std_ulogic;
		TXN : out std_ulogic;
		CONFIGENABLE : in std_ulogic;
		CONFIGIN : in std_ulogic;
		CONFIGOUT : out std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		CRC_END_OF_PKT : in std_logic_vector(7 downto 0);
		CRC_FORMAT : in std_logic_vector(1 downto 0);
		CRC_START_OF_PKT : in std_logic_vector(7 downto 0);
		CHAN_BOND_LIMIT : in std_logic_vector(4 downto 0);
		REFCLK : in std_ulogic;
		REFCLK2 : in std_ulogic;
		REFCLKSEL : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXUSRCLK2 : in std_ulogic;
		RXRESET : in std_ulogic;
		TXRESET : in std_ulogic;
		POWERDOWN : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		TXDATA : in std_logic_vector(31 downto 0);
		RX_LOSS_OF_SYNC_FSM : in std_ulogic;
		RX_LOS_INVALID_INCR : in std_logic_vector(2 downto 0);
		RX_LOS_THRESHOLD : in std_logic_vector(2 downto 0);
		TXCHARDISPMODE : in std_logic_vector(3 downto 0);
		TXCHARDISPVAL : in std_logic_vector(3 downto 0);
		TXCHARISK : in std_logic_vector(3 downto 0);
		TXBYPASS8B10B : in std_logic_vector(3 downto 0);
		TXPOLARITY : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		ENCHANSYNC : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		CHBONDI : in std_logic_vector(3 downto 0);
		RXRECCLK : out std_ulogic;
		TXBUFERR : out std_ulogic;
		TXFORCECRCERR : in std_ulogic;
		TXRUNDISP : out std_logic_vector(3 downto 0);
		TXKERR : out std_logic_vector(3 downto 0);
		RXREALIGN : out std_ulogic;
		RXCOMMADET : out std_ulogic;
		RXCHECKINGCRC : out std_ulogic;
		RXCRCERR : out std_ulogic;
		RXDATA : out std_logic_vector(31 downto 0);
		RXCHARISCOMMA : out std_logic_vector(3 downto 0);
		RXCHARISK : out std_logic_vector(3 downto 0);
		RXNOTINTABLE : out std_logic_vector(3 downto 0);
		RXDISPERR : out std_logic_vector(3 downto 0);
		RXRUNDISP : out std_logic_vector(3 downto 0);
		RXBUFSTATUS : out std_logic_vector(1 downto 0);
		CHBONDO : out std_logic_vector(3 downto 0);
		CHBONDDONE : out std_ulogic;
		TX_PREEMPHASIS : in std_logic_vector(1 downto 0);
		TX_DIFF_CTRL : in std_logic_vector(2 downto 0);
		TERMINATION_IMP : in std_ulogic;
		SERDES_10B : in std_ulogic;
		ALIGN_COMMA_MSB : in std_ulogic;
		PCOMMA_DETECT : in std_ulogic;
		MCOMMA_DETECT : in std_ulogic;
		PCOMMA_10B_VALUE : in std_logic_vector(0 to 9);
		MCOMMA_10B_VALUE : in std_logic_vector(0 to 9);
		COMMA_10B_MASK : in std_logic_vector(0 to 9);
		DEC_PCOMMA_DETECT : in std_ulogic;
		DEC_MCOMMA_DETECT : in std_ulogic;
		DEC_VALID_COMMA_ONLY : in std_ulogic;
		RX_DECODE_USE : in std_ulogic;
		RX_BUFFER_USE : in std_ulogic;
		TX_BUFFER_USE : in std_ulogic;
		CLK_CORRECT_USE : in std_ulogic;
		CLK_COR_SEQ_LEN : in std_logic_vector(1 downto 0);
		CLK_COR_INSERT_IDLE_FLAG : in std_ulogic;
		CLK_COR_KEEP_IDLE : in std_ulogic;
		CLK_COR_REPEAT_WAIT : in std_logic_vector(4 downto 0);
		CLK_COR_SEQ_1_1 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_1_2 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_1_3 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_1_4 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_2_USE : in std_ulogic;
		CLK_COR_SEQ_2_1 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_2_2 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_2_3 : in std_logic_vector(10 downto 0);
		CLK_COR_SEQ_2_4 : in std_logic_vector(10 downto 0);
		CHAN_BOND_MODE : in std_logic_vector(1 downto 0);
		CHAN_BOND_SEQ_LEN : in std_logic_vector(1 downto 0);
		CHAN_BOND_SEQ_1_1 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_1_2 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_1_3 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_1_4 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_2_USE : in std_ulogic;
		CHAN_BOND_SEQ_2_1 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_2_2 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_2_3 : in std_logic_vector(10 downto 0);
		CHAN_BOND_SEQ_2_4 : in std_logic_vector(10 downto 0);
		CHAN_BOND_WAIT : in std_logic_vector(3 downto 0);
		CHAN_BOND_OFFSET : in std_logic_vector(3 downto 0);
		TX_CRC_USE : in std_ulogic;
		RX_CRC_USE : in std_ulogic;
		CHAN_BOND_ONE_SHOT : in std_ulogic;
		RX_DATA_WIDTH : in std_logic_vector(1 downto 0);
		TX_DATA_WIDTH : in std_logic_vector(1 downto 0);
		BREFCLK : in std_ulogic;
		BREFCLK2 : in std_ulogic;
		REF_CLK_V_SEL : in std_ulogic
	);    
  end component;    

-- Attribute-to-Cell mapping signals
        signal   ALIGN_COMMA_MSB_BINARY  :  std_ulogic;
        signal   CHAN_BOND_LIMIT_BINARY  :  std_logic_vector(4 downto 0);
        signal   CHAN_BOND_MODE_BINARY  :  std_logic_vector(1 downto 0);
        signal   CHAN_BOND_OFFSET_BINARY  :  std_logic_vector(3 downto 0);
        signal   CHAN_BOND_ONE_SHOT_BINARY  :  std_ulogic;
        signal   CHAN_BOND_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_1);
        signal   CHAN_BOND_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_2);
        signal   CHAN_BOND_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_3);
        signal   CHAN_BOND_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_4);
        signal   CHAN_BOND_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_1);
        signal   CHAN_BOND_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_2);
        signal   CHAN_BOND_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_3);
        signal   CHAN_BOND_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_4);
        signal   CHAN_BOND_SEQ_2_USE_BINARY  :  std_ulogic;
        signal   CHAN_BOND_SEQ_LEN_BINARY  :  std_logic_vector(1 downto 0);
        signal   CHAN_BOND_WAIT_BINARY  :  std_logic_vector(3 downto 0);
        signal   CLK_COR_INSERT_IDLE_FLAG_BINARY  :  std_ulogic;
        signal   CLK_COR_KEEP_IDLE_BINARY  :  std_ulogic;
        signal   CLK_COR_REPEAT_WAIT_BINARY  :  std_logic_vector(4 downto 0);
        signal   CLK_COR_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_1);
        signal   CLK_COR_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_2);
        signal   CLK_COR_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_3);
        signal   CLK_COR_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_4);
        signal   CLK_COR_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_1);
        signal   CLK_COR_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_2);
        signal   CLK_COR_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_3);
        signal   CLK_COR_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_4);
        signal   CLK_COR_SEQ_2_USE_BINARY  :  std_ulogic;
        signal   CLK_COR_SEQ_LEN_BINARY  :  std_logic_vector(1 downto 0);
        signal   CLK_CORRECT_USE_BINARY  :  std_ulogic;
        signal   COMMA_10B_MASK_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(COMMA_10B_MASK);
        signal   CRC_END_OF_PKT_BINARY  :  std_logic_vector(7 downto 0);
        signal   CRC_FORMAT_BINARY  :  std_logic_vector(1 downto 0);
        signal   CRC_START_OF_PKT_BINARY  :  std_logic_vector(7 downto 0);
        signal   DEC_MCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   DEC_PCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   DEC_VALID_COMMA_ONLY_BINARY  :  std_ulogic;
        signal   MCOMMA_10B_VALUE_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(MCOMMA_10B_VALUE);
        signal   MCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   PCOMMA_10B_VALUE_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(PCOMMA_10B_VALUE);
        signal   PCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   REF_CLK_V_SEL_BINARY  :  std_ulogic;
        signal   RX_BUFFER_USE_BINARY  :  std_ulogic;
        signal   RX_CRC_USE_BINARY  :  std_ulogic;
        signal   RX_DATA_WIDTH_BINARY  :  std_logic_vector(1 downto 0);
        signal   RX_DECODE_USE_BINARY  :  std_ulogic;
        signal   RX_LOS_INVALID_INCR_BINARY  :  std_logic_vector(2 downto 0);
        signal   RX_LOS_THRESHOLD_BINARY  :  std_logic_vector(2 downto 0);
        signal   RX_LOSS_OF_SYNC_FSM_BINARY  :  std_ulogic;
        signal   SERDES_10B_BINARY  :  std_ulogic;
        signal   TERMINATION_IMP_BINARY  :  std_ulogic;
        signal   TX_BUFFER_USE_BINARY  :  std_ulogic;
        signal   TX_CRC_FORCE_VALUE_BINARY  :  std_logic_vector(7 downto 0) := To_StdLogicVector(TX_CRC_FORCE_VALUE);
        signal   TX_CRC_USE_BINARY  :  std_ulogic;
        signal   TX_DATA_WIDTH_BINARY  :  std_logic_vector(1 downto 0);
        signal   TX_DIFF_CTRL_BINARY  :  std_logic_vector(2 downto 0);
        signal   TX_PREEMPHASIS_BINARY  :  std_logic_vector(1 downto 0);

-- Input/Output Pin signals
        signal   CHBONDDONE_out  :  std_ulogic;
        signal   CHBONDO_out  :  std_logic_vector(3 downto 0);
        signal   CONFIGOUT_out  :  std_ulogic;
        signal   RXBUFSTATUS_out  :  std_logic_vector(1 downto 0);
        signal   RXCHARISCOMMA_out  :  std_logic_vector(3 downto 0);
        signal   RXCHARISK_out  :  std_logic_vector(3 downto 0);
        signal   RXCHECKINGCRC_out  :  std_ulogic;
        signal   RXCLKCORCNT_out  :  std_logic_vector(2 downto 0);
        signal   RXCOMMADET_out  :  std_ulogic;
        signal   RXCRCERR_out  :  std_ulogic;
        signal   RXDATA_out  :  std_logic_vector(31 downto 0);
        signal   RXDISPERR_out  :  std_logic_vector(3 downto 0);
        signal   RXLOSSOFSYNC_out  :  std_logic_vector(1 downto 0);
        signal   RXNOTINTABLE_out  :  std_logic_vector(3 downto 0);
        signal   RXREALIGN_out  :  std_ulogic;
        signal   RXRECCLK_out  :  std_ulogic;
        signal   RXRUNDISP_out  :  std_logic_vector(3 downto 0);
        signal   TXBUFERR_out  :  std_ulogic;
        signal   TXKERR_out  :  std_logic_vector(3 downto 0);
        signal   TXN_out  :  std_ulogic;
        signal   TXP_out  :  std_ulogic;
        signal   TXRUNDISP_out  :  std_logic_vector(3 downto 0);

        signal   GSR_ipd  :  std_ulogic;
        signal   BREFCLK_ipd  :  std_ulogic;
        signal   BREFCLK2_ipd  :  std_ulogic;
        signal   CHBONDI_ipd  :  std_logic_vector(3 downto 0);
        signal   CONFIGENABLE_ipd  :  std_ulogic;
        signal   CONFIGIN_ipd  :  std_ulogic;
        signal   ENCHANSYNC_ipd  :  std_ulogic;
        signal   ENMCOMMAALIGN_ipd  :  std_ulogic;
        signal   ENPCOMMAALIGN_ipd  :  std_ulogic;
        signal   LOOPBACK_ipd  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_ipd  :  std_ulogic;
        signal   REFCLK_ipd  :  std_ulogic;
        signal   REFCLK2_ipd  :  std_ulogic;
        signal   REFCLKSEL_ipd  :  std_ulogic;
        signal   RXN_ipd  :  std_ulogic;
        signal   RXP_ipd  :  std_ulogic;
        signal   RXPOLARITY_ipd  :  std_ulogic;
        signal   RXRESET_ipd  :  std_ulogic;
        signal   RXUSRCLK_ipd  :  std_ulogic;
        signal   RXUSRCLK2_ipd  :  std_ulogic;
        signal   TXBYPASS8B10B_ipd  :  std_logic_vector(3 downto 0);
        signal   TXCHARDISPMODE_ipd  :  std_logic_vector(3 downto 0);
        signal   TXCHARDISPVAL_ipd  :  std_logic_vector(3 downto 0);
        signal   TXCHARISK_ipd  :  std_logic_vector(3 downto 0);
        signal   TXDATA_ipd  :  std_logic_vector(31 downto 0);
        signal   TXFORCECRCERR_ipd  :  std_ulogic;
        signal   TXINHIBIT_ipd  :  std_ulogic;
        signal   TXPOLARITY_ipd  :  std_ulogic;
        signal   TXRESET_ipd  :  std_ulogic;
        signal   TXUSRCLK_ipd  :  std_ulogic;
        signal   TXUSRCLK2_ipd  :  std_ulogic;

        signal   GSR_dly  :  std_ulogic;
        signal   BREFCLK_dly  :  std_ulogic;
        signal   BREFCLK2_dly  :  std_ulogic;
        signal   CHBONDI_dly  :  std_logic_vector(3 downto 0);
        signal   CONFIGENABLE_dly  :  std_ulogic;
        signal   CONFIGIN_dly  :  std_ulogic;
        signal   ENCHANSYNC_dly  :  std_ulogic;
        signal   ENMCOMMAALIGN_dly  :  std_ulogic;
        signal   ENPCOMMAALIGN_dly  :  std_ulogic;
        signal   LOOPBACK_dly  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_dly  :  std_ulogic;
        signal   REFCLK_dly  :  std_ulogic;
        signal   REFCLK2_dly  :  std_ulogic;
        signal   REFCLKSEL_dly  :  std_ulogic;
        signal   RXN_dly  :  std_ulogic;
        signal   RXP_dly  :  std_ulogic;
        signal   RXPOLARITY_dly  :  std_ulogic;
        signal   RXRESET_dly  :  std_ulogic;
        signal   RXUSRCLK_dly  :  std_ulogic;
        signal   RXUSRCLK2_dly  :  std_ulogic;
        signal   TXBYPASS8B10B_dly  :  std_logic_vector(3 downto 0);
        signal   TXCHARDISPMODE_dly  :  std_logic_vector(3 downto 0);
        signal   TXCHARDISPVAL_dly  :  std_logic_vector(3 downto 0);
        signal   TXCHARISK_dly  :  std_logic_vector(3 downto 0);
        signal   TXDATA_dly  :  std_logic_vector(31 downto 0);
        signal   TXFORCECRCERR_dly  :  std_ulogic;
        signal   TXINHIBIT_dly  :  std_ulogic;
        signal   TXPOLARITY_dly  :  std_ulogic;
        signal   TXRESET_dly  :  std_ulogic;
        signal   TXUSRCLK_dly  :  std_ulogic;
        signal   TXUSRCLK2_dly  :  std_ulogic;

begin
   WireDelay : block
       begin
              VitalWireDelay (BREFCLK_ipd,BREFCLK,tipd_BREFCLK);
              VitalWireDelay (BREFCLK2_ipd,BREFCLK2,tipd_BREFCLK2);
           CHBONDI_DELAY : for i in 3 downto 0 generate
              VitalWireDelay (CHBONDI_ipd(i),CHBONDI(i),tipd_CHBONDI(i));
           end generate CHBONDI_DELAY;
              VitalWireDelay (CONFIGENABLE_ipd,CONFIGENABLE,tipd_CONFIGENABLE);
              VitalWireDelay (CONFIGIN_ipd,CONFIGIN,tipd_CONFIGIN);
              VitalWireDelay (ENCHANSYNC_ipd,ENCHANSYNC,tipd_ENCHANSYNC);
              VitalWireDelay (ENMCOMMAALIGN_ipd,ENMCOMMAALIGN,tipd_ENMCOMMAALIGN);
              VitalWireDelay (ENPCOMMAALIGN_ipd,ENPCOMMAALIGN,tipd_ENPCOMMAALIGN);              
           LOOPBACK_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (LOOPBACK_ipd(i),LOOPBACK(i),tipd_LOOPBACK(i));
           end generate LOOPBACK_DELAY;
              VitalWireDelay (POWERDOWN_ipd,POWERDOWN,tipd_POWERDOWN);
              VitalWireDelay (REFCLK_ipd,REFCLK,tipd_REFCLK);
              VitalWireDelay (REFCLK2_ipd,REFCLK2,tipd_REFCLK2);
              VitalWireDelay (REFCLKSEL_ipd,REFCLKSEL,tipd_REFCLKSEL);
              VitalWireDelay (RXN_ipd,RXN,tipd_RXN);
              VitalWireDelay (RXP_ipd,RXP,tipd_RXP);
              VitalWireDelay (RXPOLARITY_ipd,RXPOLARITY,tipd_RXPOLARITY);
              VitalWireDelay (RXRESET_ipd,RXRESET,tipd_RXRESET);
              VitalWireDelay (RXUSRCLK_ipd,RXUSRCLK,tipd_RXUSRCLK);
              VitalWireDelay (RXUSRCLK2_ipd,RXUSRCLK2,tipd_RXUSRCLK2);
           TXBYPASS8B10B_DELAY : for i in 3 downto 0 generate
              VitalWireDelay (TXBYPASS8B10B_ipd(i),TXBYPASS8B10B(i),tipd_TXBYPASS8B10B(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 3 downto 0 generate
              VitalWireDelay (TXCHARDISPMODE_ipd(i),TXCHARDISPMODE(i),tipd_TXCHARDISPMODE(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 3 downto 0 generate
              VitalWireDelay (TXCHARDISPVAL_ipd(i),TXCHARDISPVAL(i),tipd_TXCHARDISPVAL(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 3 downto 0 generate
              VitalWireDelay (TXCHARISK_ipd(i),TXCHARISK(i),tipd_TXCHARISK(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 31 downto 0 generate
              VitalWireDelay (TXDATA_ipd(i),TXDATA(i),tipd_TXDATA(i));
           end generate TXDATA_DELAY;
              VitalWireDelay (TXFORCECRCERR_ipd,TXFORCECRCERR,tipd_TXFORCECRCERR);
              VitalWireDelay (TXINHIBIT_ipd,TXINHIBIT,tipd_TXINHIBIT);
              VitalWireDelay (TXPOLARITY_ipd,TXPOLARITY,tipd_TXPOLARITY);
              VitalWireDelay (TXRESET_ipd,TXRESET,tipd_TXRESET);
              VitalWireDelay (TXUSRCLK_ipd,TXUSRCLK,tipd_TXUSRCLK);
              VitalWireDelay (TXUSRCLK2_ipd,TXUSRCLK2,tipd_TXUSRCLK2);
              VitalWireDelay (GSR_ipd,GSR,tipd_GSR);
       end block;

   SignalDelay : block
       begin
           CHBONDI_DELAY : for i in 3 downto 0 generate
              VitalSignalDelay (CHBONDI_dly(i),CHBONDI_ipd(i),tisd_CHBONDI_RXUSRCLK(i));
           end generate CHBONDI_DELAY;
              VitalSignalDelay (CONFIGENABLE_dly,CONFIGENABLE_ipd,tisd_CONFIGENABLE_TXUSRCLK2);
              VitalSignalDelay (CONFIGIN_dly,CONFIGIN_ipd,tisd_CONFIGIN_TXUSRCLK2);
              VitalSignalDelay (ENCHANSYNC_dly,ENCHANSYNC_ipd,tisd_ENCHANSYNC_RXUSRCLK2);
           LOOPBACK_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (LOOPBACK_dly(i),LOOPBACK_ipd(i),tisd_LOOPBACK_TXUSRCLK2(i));
           end generate LOOPBACK_DELAY;
              VitalSignalDelay (RXPOLARITY_dly,RXPOLARITY_ipd,tisd_RXPOLARITY_RXUSRCLK2);
              VitalSignalDelay (RXRESET_dly,RXRESET_ipd,tisd_RXRESET_RXUSRCLK2);
           TXBYPASS8B10B_DELAY : for i in 3 downto 0 generate
              VitalSignalDelay (TXBYPASS8B10B_dly(i),TXBYPASS8B10B_ipd(i),tisd_TXBYPASS8B10B_TXUSRCLK2(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 3 downto 0 generate
              VitalSignalDelay (TXCHARDISPMODE_dly(i),TXCHARDISPMODE_ipd(i),tisd_TXCHARDISPMODE_TXUSRCLK2(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 3 downto 0 generate
              VitalSignalDelay (TXCHARDISPVAL_dly(i),TXCHARDISPVAL_ipd(i),tisd_TXCHARDISPVAL_TXUSRCLK2(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 3 downto 0 generate
              VitalSignalDelay (TXCHARISK_dly(i),TXCHARISK_ipd(i),tisd_TXCHARISK_TXUSRCLK2(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 31 downto 0 generate
              VitalSignalDelay (TXDATA_dly(i),TXDATA_ipd(i),tisd_TXDATA_TXUSRCLK2(i));
           end generate TXDATA_DELAY;
              VitalSignalDelay (TXFORCECRCERR_dly,TXFORCECRCERR_ipd,tisd_TXFORCECRCERR_TXUSRCLK);
              VitalSignalDelay (TXINHIBIT_dly,TXINHIBIT_ipd,tisd_TXINHIBIT_TXUSRCLK2);
              VitalSignalDelay (TXPOLARITY_dly,TXPOLARITY_ipd,tisd_TXPOLARITY_TXUSRCLK2);
              VitalSignalDelay (TXRESET_dly,TXRESET_ipd,tisd_TXRESET_TXUSRCLK2);

              VitalSignalDelay (RXUSRCLK_dly,RXUSRCLK_ipd,ticd_RXUSRCLK);
              VitalSignalDelay (TXUSRCLK2_dly,TXUSRCLK2_ipd,ticd_TXUSRCLK2);
              VitalSignalDelay (RXUSRCLK2_dly,RXUSRCLK2_ipd,ticd_RXUSRCLK2);
--              VitalSignalDelay (RXRECCLK_dly,RXRECCLK_ipd,ticd_RXRECCLK);
              VitalSignalDelay (TXUSRCLK_dly,TXUSRCLK_ipd,ticd_TXUSRCLK);
       end block;

   ENMCOMMAALIGN_dly <= ENMCOMMAALIGN_ipd;
   ENPCOMMAALIGN_dly <= ENPCOMMAALIGN_ipd;
   GSR_dly <= GSR_ipd;           
   POWERDOWN_dly <= POWERDOWN_ipd;
   REFCLKSEL_dly <= REFCLKSEL_ipd;
   RXN_dly <= RXN_ipd;
   RXP_dly <= RXP_ipd;
   BREFCLK_dly <= BREFCLK_ipd;
   BREFCLK2_dly <= BREFCLK2_ipd;
   REFCLK_dly <= REFCLK_ipd;
   REFCLK2_dly <= REFCLK2_ipd;

   gt_swift_bw_1 : GT_SWIFT_BUS
      port map (
          ALIGN_COMMA_MSB  =>  ALIGN_COMMA_MSB_BINARY,
          BREFCLK  =>  BREFCLK_dly,
          BREFCLK2  =>  BREFCLK2_dly,
          CHAN_BOND_LIMIT  =>  CHAN_BOND_LIMIT_BINARY,
          CHAN_BOND_MODE  =>  CHAN_BOND_MODE_BINARY,
          CHAN_BOND_OFFSET  =>  CHAN_BOND_OFFSET_BINARY,
          CHAN_BOND_ONE_SHOT  =>  CHAN_BOND_ONE_SHOT_BINARY,
          CHAN_BOND_SEQ_1_1  =>  CHAN_BOND_SEQ_1_1_BINARY,
          CHAN_BOND_SEQ_1_2  =>  CHAN_BOND_SEQ_1_2_BINARY,
          CHAN_BOND_SEQ_1_3  =>  CHAN_BOND_SEQ_1_3_BINARY,
          CHAN_BOND_SEQ_1_4  =>  CHAN_BOND_SEQ_1_4_BINARY,
          CHAN_BOND_SEQ_2_1  =>  CHAN_BOND_SEQ_2_1_BINARY,
          CHAN_BOND_SEQ_2_2  =>  CHAN_BOND_SEQ_2_2_BINARY,
          CHAN_BOND_SEQ_2_3  =>  CHAN_BOND_SEQ_2_3_BINARY,
          CHAN_BOND_SEQ_2_4  =>  CHAN_BOND_SEQ_2_4_BINARY,
          CHAN_BOND_SEQ_2_USE  =>  CHAN_BOND_SEQ_2_USE_BINARY,
          CHAN_BOND_SEQ_LEN  =>  CHAN_BOND_SEQ_LEN_BINARY,
          CHAN_BOND_WAIT  =>  CHAN_BOND_WAIT_BINARY,
          CHBONDDONE  =>  CHBONDDONE_out,
          CHBONDI  =>  CHBONDI_dly,
          CHBONDO  =>  CHBONDO_out,
          CLK_CORRECT_USE  =>  CLK_CORRECT_USE_BINARY,
          CLK_COR_INSERT_IDLE_FLAG  =>  CLK_COR_INSERT_IDLE_FLAG_BINARY,
          CLK_COR_KEEP_IDLE  =>  CLK_COR_KEEP_IDLE_BINARY,
          CLK_COR_REPEAT_WAIT  =>  CLK_COR_REPEAT_WAIT_BINARY,
          CLK_COR_SEQ_1_1  =>  CLK_COR_SEQ_1_1_BINARY,
          CLK_COR_SEQ_1_2  =>  CLK_COR_SEQ_1_2_BINARY,
          CLK_COR_SEQ_1_3  =>  CLK_COR_SEQ_1_3_BINARY,
          CLK_COR_SEQ_1_4  =>  CLK_COR_SEQ_1_4_BINARY,
          CLK_COR_SEQ_2_1  =>  CLK_COR_SEQ_2_1_BINARY,
          CLK_COR_SEQ_2_2  =>  CLK_COR_SEQ_2_2_BINARY,
          CLK_COR_SEQ_2_3  =>  CLK_COR_SEQ_2_3_BINARY,
          CLK_COR_SEQ_2_4  =>  CLK_COR_SEQ_2_4_BINARY,
          CLK_COR_SEQ_2_USE  =>  CLK_COR_SEQ_2_USE_BINARY,
          CLK_COR_SEQ_LEN  =>  CLK_COR_SEQ_LEN_BINARY,
          COMMA_10B_MASK  =>  COMMA_10B_MASK_BINARY,
          CONFIGENABLE  =>  CONFIGENABLE_dly,
          CONFIGIN  =>  CONFIGIN_dly,
          CONFIGOUT  =>  CONFIGOUT_out,
          CRC_END_OF_PKT  =>  CRC_END_OF_PKT_BINARY,
          CRC_FORMAT  =>  CRC_FORMAT_BINARY,
          CRC_START_OF_PKT  =>  CRC_START_OF_PKT_BINARY,
          DEC_MCOMMA_DETECT  =>  DEC_MCOMMA_DETECT_BINARY,
          DEC_PCOMMA_DETECT  =>  DEC_PCOMMA_DETECT_BINARY,
          DEC_VALID_COMMA_ONLY  =>  DEC_VALID_COMMA_ONLY_BINARY,
          ENCHANSYNC  =>  ENCHANSYNC_dly,
          ENMCOMMAALIGN  =>  ENMCOMMAALIGN_dly,
          ENPCOMMAALIGN  =>  ENPCOMMAALIGN_dly,
          GSR  =>  GSR_dly,
          LOOPBACK  =>  LOOPBACK_dly,
          MCOMMA_10B_VALUE  =>  MCOMMA_10B_VALUE_BINARY,
          MCOMMA_DETECT  =>  MCOMMA_DETECT_BINARY,
          PCOMMA_10B_VALUE  =>  PCOMMA_10B_VALUE_BINARY,
          PCOMMA_DETECT  =>  PCOMMA_DETECT_BINARY,
          POWERDOWN  =>  POWERDOWN_dly,
          REFCLK  =>  REFCLK_dly,
          REFCLK2  =>  REFCLK2_dly,
          REFCLKSEL  =>  REFCLKSEL_dly,
          REF_CLK_V_SEL  =>  REF_CLK_V_SEL_BINARY,
          RXBUFSTATUS  =>  RXBUFSTATUS_out,
          RXCHARISCOMMA  =>  RXCHARISCOMMA_out,
          RXCHARISK  =>  RXCHARISK_out,
          RXCHECKINGCRC  =>  RXCHECKINGCRC_out,
          RXCLKCORCNT  =>  RXCLKCORCNT_out,
          RXCOMMADET  =>  RXCOMMADET_out,
          RXCRCERR  =>  RXCRCERR_out,
          RXDATA  =>  RXDATA_out,
          RXDISPERR  =>  RXDISPERR_out,
          RXLOSSOFSYNC  =>  RXLOSSOFSYNC_out,
          RXN  =>  RXN_dly,
          RXNOTINTABLE  =>  RXNOTINTABLE_out,
          RXP  =>  RXP_dly,
          RXPOLARITY  =>  RXPOLARITY_dly,
          RXREALIGN  =>  RXREALIGN_out,
          RXRECCLK  =>  RXRECCLK_out,
          RXRESET  =>  RXRESET_dly,
          RXRUNDISP  =>  RXRUNDISP_out,
          RXUSRCLK  =>  RXUSRCLK_dly,
          RXUSRCLK2  =>  RXUSRCLK2_dly,
          RX_BUFFER_USE  =>  RX_BUFFER_USE_BINARY,
          RX_CRC_USE  =>  RX_CRC_USE_BINARY,
          RX_DATA_WIDTH  =>  RX_DATA_WIDTH_BINARY,
          RX_DECODE_USE  =>  RX_DECODE_USE_BINARY,
          RX_LOSS_OF_SYNC_FSM  =>  RX_LOSS_OF_SYNC_FSM_BINARY,
          RX_LOS_INVALID_INCR  =>  RX_LOS_INVALID_INCR_BINARY,
          RX_LOS_THRESHOLD  =>  RX_LOS_THRESHOLD_BINARY,
          SERDES_10B  =>  SERDES_10B_BINARY,
          TERMINATION_IMP  =>  TERMINATION_IMP_BINARY,
          TXBUFERR  =>  TXBUFERR_out,
          TXBYPASS8B10B  =>  TXBYPASS8B10B_dly,
          TXCHARDISPMODE  =>  TXCHARDISPMODE_dly,
          TXCHARDISPVAL  =>  TXCHARDISPVAL_dly,
          TXCHARISK  =>  TXCHARISK_dly,
          TXDATA  =>  TXDATA_dly,
          TXFORCECRCERR  =>  TXFORCECRCERR_dly,
          TXINHIBIT  =>  TXINHIBIT_dly,
          TXKERR  =>  TXKERR_out,
          TXN  =>  TXN_out,
          TXP  =>  TXP_out,
          TXPOLARITY  =>  TXPOLARITY_dly,
          TXRESET  =>  TXRESET_dly,
          TXRUNDISP  =>  TXRUNDISP_out,
          TXUSRCLK  =>  TXUSRCLK_dly,
          TXUSRCLK2  =>  TXUSRCLK2_dly,
          TX_BUFFER_USE  =>  TX_BUFFER_USE_BINARY,
          TX_CRC_FORCE_VALUE  =>  TX_CRC_FORCE_VALUE_BINARY,
          TX_CRC_USE  =>  TX_CRC_USE_BINARY,
          TX_DATA_WIDTH  =>  TX_DATA_WIDTH_BINARY,
          TX_DIFF_CTRL  =>  TX_DIFF_CTRL_BINARY,
          TX_PREEMPHASIS  =>  TX_PREEMPHASIS_BINARY

      );

   INIPROC : process
     begin
       case ALIGN_COMMA_MSB is
           when FALSE   =>  ALIGN_COMMA_MSB_BINARY <= '0';
           when TRUE    =>  ALIGN_COMMA_MSB_BINARY <= '1';
           when others  =>  assert FALSE report "Error : ALIGN_COMMA_MSB is neither TRUE nor FALSE." severity warning;
       end case;
       case CHAN_BOND_LIMIT is
           when   1  =>  CHAN_BOND_LIMIT_BINARY <= "00001";
           when   2  =>  CHAN_BOND_LIMIT_BINARY <= "00010";
           when   3  =>  CHAN_BOND_LIMIT_BINARY <= "00011";
           when   4  =>  CHAN_BOND_LIMIT_BINARY <= "00100";
           when   5  =>  CHAN_BOND_LIMIT_BINARY <= "00101";
           when   6  =>  CHAN_BOND_LIMIT_BINARY <= "00110";
           when   7  =>  CHAN_BOND_LIMIT_BINARY <= "00111";
           when   8  =>  CHAN_BOND_LIMIT_BINARY <= "01000";
           when   9  =>  CHAN_BOND_LIMIT_BINARY <= "01001";
           when   10  =>  CHAN_BOND_LIMIT_BINARY <= "01010";
           when   11  =>  CHAN_BOND_LIMIT_BINARY <= "01011";
           when   12  =>  CHAN_BOND_LIMIT_BINARY <= "01100";
           when   13  =>  CHAN_BOND_LIMIT_BINARY <= "01101";
           when   14  =>  CHAN_BOND_LIMIT_BINARY <= "01110";
           when   15  =>  CHAN_BOND_LIMIT_BINARY <= "01111";
           when   16  =>  CHAN_BOND_LIMIT_BINARY <= "10000";
           when   17  =>  CHAN_BOND_LIMIT_BINARY <= "10001";
           when   18  =>  CHAN_BOND_LIMIT_BINARY <= "10010";
           when   19  =>  CHAN_BOND_LIMIT_BINARY <= "10011";
           when   20  =>  CHAN_BOND_LIMIT_BINARY <= "10100";
           when   21  =>  CHAN_BOND_LIMIT_BINARY <= "10101";
           when   22  =>  CHAN_BOND_LIMIT_BINARY <= "10110";
           when   23  =>  CHAN_BOND_LIMIT_BINARY <= "10111";
           when   24  =>  CHAN_BOND_LIMIT_BINARY <= "11000";
           when   25  =>  CHAN_BOND_LIMIT_BINARY <= "11001";
           when   26  =>  CHAN_BOND_LIMIT_BINARY <= "11010";
           when   27  =>  CHAN_BOND_LIMIT_BINARY <= "11011";
           when   28  =>  CHAN_BOND_LIMIT_BINARY <= "11100";
           when   29  =>  CHAN_BOND_LIMIT_BINARY <= "11101";
           when   30  =>  CHAN_BOND_LIMIT_BINARY <= "11110";
           when   31  =>  CHAN_BOND_LIMIT_BINARY <= "11111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_LIMIT is not in range 1...31." severity warning;
       end case;
--     case CHAN_BOND_MODE is
           if((CHAN_BOND_MODE = "OFF") or (CHAN_BOND_MODE = "off")) then
               CHAN_BOND_MODE_BINARY <= "00";
           elsif((CHAN_BOND_MODE = "MASTER") or (CHAN_BOND_MODE = "master")) then
               CHAN_BOND_MODE_BINARY <= "01";
           elsif((CHAN_BOND_MODE = "SLAVE_1_HOP") or (CHAN_BOND_MODE = "slave_1_hop")) then
               CHAN_BOND_MODE_BINARY <= "10";
           elsif((CHAN_BOND_MODE = "SLAVE_2_HOPS") or (CHAN_BOND_MODE = "slave_2_hops")) then
               CHAN_BOND_MODE_BINARY <= "11";
           else
             assert FALSE report "Error : CHAN_BOND_MODE = is not OFF, MASTER, SLAVE_1_HOP, SLAVE_2_HOPS." severity warning;
           end if;
--     end case;
       case CHAN_BOND_OFFSET is
           when   0  =>  CHAN_BOND_OFFSET_BINARY <= "0000";
           when   1  =>  CHAN_BOND_OFFSET_BINARY <= "0001";
           when   2  =>  CHAN_BOND_OFFSET_BINARY <= "0010";
           when   3  =>  CHAN_BOND_OFFSET_BINARY <= "0011";
           when   4  =>  CHAN_BOND_OFFSET_BINARY <= "0100";
           when   5  =>  CHAN_BOND_OFFSET_BINARY <= "0101";
           when   6  =>  CHAN_BOND_OFFSET_BINARY <= "0110";
           when   7  =>  CHAN_BOND_OFFSET_BINARY <= "0111";
           when   8  =>  CHAN_BOND_OFFSET_BINARY <= "1000";
           when   9  =>  CHAN_BOND_OFFSET_BINARY <= "1001";
           when   10  =>  CHAN_BOND_OFFSET_BINARY <= "1010";
           when   11  =>  CHAN_BOND_OFFSET_BINARY <= "1011";
           when   12  =>  CHAN_BOND_OFFSET_BINARY <= "1100";
           when   13  =>  CHAN_BOND_OFFSET_BINARY <= "1101";
           when   14  =>  CHAN_BOND_OFFSET_BINARY <= "1110";
           when   15  =>  CHAN_BOND_OFFSET_BINARY <= "1111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_OFFSET is not in range 0...15." severity warning;
       end case;
       case CHAN_BOND_ONE_SHOT is
           when FALSE   =>  CHAN_BOND_ONE_SHOT_BINARY <= '0';
           when TRUE    =>  CHAN_BOND_ONE_SHOT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_ONE_SHOT is neither TRUE nor FALSE." severity warning;
       end case;
       case CHAN_BOND_SEQ_2_USE is
           when FALSE   =>  CHAN_BOND_SEQ_2_USE_BINARY <= '0';
           when TRUE    =>  CHAN_BOND_SEQ_2_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_2_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case CHAN_BOND_SEQ_LEN is
           when   1  =>  CHAN_BOND_SEQ_LEN_BINARY <= "01";
           when   2  =>  CHAN_BOND_SEQ_LEN_BINARY <= "10";
           when   3  =>  CHAN_BOND_SEQ_LEN_BINARY <= "11";
           when   4  =>  CHAN_BOND_SEQ_LEN_BINARY <= "00";
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_LEN is not in range 1...4." severity warning;
       end case;
       case CHAN_BOND_WAIT is
           when   1  =>  CHAN_BOND_WAIT_BINARY <= "0001";
           when   2  =>  CHAN_BOND_WAIT_BINARY <= "0010";
           when   3  =>  CHAN_BOND_WAIT_BINARY <= "0011";
           when   4  =>  CHAN_BOND_WAIT_BINARY <= "0100";
           when   5  =>  CHAN_BOND_WAIT_BINARY <= "0101";
           when   6  =>  CHAN_BOND_WAIT_BINARY <= "0110";
           when   7  =>  CHAN_BOND_WAIT_BINARY <= "0111";
           when   8  =>  CHAN_BOND_WAIT_BINARY <= "1000";
           when   9  =>  CHAN_BOND_WAIT_BINARY <= "1001";
           when   10  =>  CHAN_BOND_WAIT_BINARY <= "1010";
           when   11  =>  CHAN_BOND_WAIT_BINARY <= "1011";
           when   12  =>  CHAN_BOND_WAIT_BINARY <= "1100";
           when   13  =>  CHAN_BOND_WAIT_BINARY <= "1101";
           when   14  =>  CHAN_BOND_WAIT_BINARY <= "1110";
           when   15  =>  CHAN_BOND_WAIT_BINARY <= "1111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_WAIT is not in range 1...15." severity warning;
       end case;
       case CLK_COR_INSERT_IDLE_FLAG is
           when FALSE   =>  CLK_COR_INSERT_IDLE_FLAG_BINARY <= '0';
           when TRUE    =>  CLK_COR_INSERT_IDLE_FLAG_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_INSERT_IDLE_FLAG is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_KEEP_IDLE is
           when FALSE   =>  CLK_COR_KEEP_IDLE_BINARY <= '0';
           when TRUE    =>  CLK_COR_KEEP_IDLE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_KEEP_IDLE is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_REPEAT_WAIT is
           when   0  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00000";
           when   1  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00001";
           when   2  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00010";
           when   3  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00011";
           when   4  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00100";
           when   5  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00101";
           when   6  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00110";
           when   7  =>  CLK_COR_REPEAT_WAIT_BINARY <= "00111";
           when   8  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01000";
           when   9  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01001";
           when   10  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01010";
           when   11  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01011";
           when   12  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01100";
           when   13  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01101";
           when   14  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01110";
           when   15  =>  CLK_COR_REPEAT_WAIT_BINARY <= "01111";
           when   16  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10000";
           when   17  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10001";
           when   18  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10010";
           when   19  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10011";
           when   20  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10100";
           when   21  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10101";
           when   22  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10110";
           when   23  =>  CLK_COR_REPEAT_WAIT_BINARY <= "10111";
           when   24  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11000";
           when   25  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11001";
           when   26  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11010";
           when   27  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11011";
           when   28  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11100";
           when   29  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11101";
           when   30  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11110";
           when   31  =>  CLK_COR_REPEAT_WAIT_BINARY <= "11111";
           when others  =>  assert FALSE report "Error : CLK_COR_REPEAT_WAIT is not in range 0...31." severity warning;
       end case;
       case CLK_COR_SEQ_2_USE is
           when FALSE   =>  CLK_COR_SEQ_2_USE_BINARY <= '0';
           when TRUE    =>  CLK_COR_SEQ_2_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_2_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_SEQ_LEN is
           when   1  =>  CLK_COR_SEQ_LEN_BINARY <= "01";
           when   2  =>  CLK_COR_SEQ_LEN_BINARY <= "10";
           when   3  =>  CLK_COR_SEQ_LEN_BINARY <= "11";
           when   4  =>  CLK_COR_SEQ_LEN_BINARY <= "00";
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_LEN is not in range 1...4." severity warning;
       end case;
       case CLK_CORRECT_USE is
           when FALSE   =>  CLK_CORRECT_USE_BINARY <= '0';
           when TRUE    =>  CLK_CORRECT_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_CORRECT_USE is neither TRUE nor FALSE." severity warning;
       end case;
--     case CRC_END_OF_PKT is
           if((CRC_END_OF_PKT = "K28_0") or (CRC_END_OF_PKT = "k28_0")) then
               CRC_END_OF_PKT_BINARY <= "00011100";
           elsif((CRC_END_OF_PKT = "K28_1") or (CRC_END_OF_PKT = "k28_1")) then
               CRC_END_OF_PKT_BINARY <= "00111100";
           elsif((CRC_END_OF_PKT = "K28_2") or (CRC_END_OF_PKT = "k28_2")) then
               CRC_END_OF_PKT_BINARY <= "01011100";
           elsif((CRC_END_OF_PKT = "K28_3") or (CRC_END_OF_PKT = "k28_3")) then
               CRC_END_OF_PKT_BINARY <= "01111100";
           elsif((CRC_END_OF_PKT = "K28_4") or (CRC_END_OF_PKT = "k28_4")) then
               CRC_END_OF_PKT_BINARY <= "10011100";
           elsif((CRC_END_OF_PKT = "K28_5") or (CRC_END_OF_PKT = "k28_5")) then
               CRC_END_OF_PKT_BINARY <= "10111100";
           elsif((CRC_END_OF_PKT = "K28_6") or (CRC_END_OF_PKT = "k28_6")) then
               CRC_END_OF_PKT_BINARY <= "11011100";
           elsif((CRC_END_OF_PKT = "K28_7") or (CRC_END_OF_PKT = "k28_7")) then
               CRC_END_OF_PKT_BINARY <= "11111100";
           elsif((CRC_END_OF_PKT = "K23_7") or (CRC_END_OF_PKT = "k23_7")) then
               CRC_END_OF_PKT_BINARY <= "11110111";
           elsif((CRC_END_OF_PKT = "K27_7") or (CRC_END_OF_PKT = "k27_7")) then
               CRC_END_OF_PKT_BINARY <= "11111011";
           elsif((CRC_END_OF_PKT = "K29_7") or (CRC_END_OF_PKT = "k29_7")) then
               CRC_END_OF_PKT_BINARY <= "11111101";
           elsif((CRC_END_OF_PKT = "K30_7") or (CRC_END_OF_PKT = "k30_7")) then
               CRC_END_OF_PKT_BINARY <= "11111110";
           else
             assert FALSE report "Error : CRC_END_OF_PKT = is not K28_0, K28_1, K28_2, K28_3, K28_4, K28_5, K28_6, K28_7, K23_7, K27_7, K29_7, K30_7." severity warning;
           end if;
--     end case;
--     case CRC_FORMAT is
           if((CRC_FORMAT = "USER_MODE") or (CRC_FORMAT = "user_mode")) then
               CRC_FORMAT_BINARY <= "00";
           elsif((CRC_FORMAT = "ETHERNET") or (CRC_FORMAT = "ethernet")) then
               CRC_FORMAT_BINARY <= "01";
           elsif((CRC_FORMAT = "INFINIBAND") or (CRC_FORMAT = "infiniband")) then
               CRC_FORMAT_BINARY <= "10";
           elsif((CRC_FORMAT = "FIBRE_CHAN") or (CRC_FORMAT = "fibre_chan")) then
               CRC_FORMAT_BINARY <= "11";
           else
             assert FALSE report "Error : CRC_FORMAT = is not USER_MODE, ETHERNET, INFINIBAND, FIBRE_CHAN." severity warning;
           end if;
--     end case;
--     case CRC_START_OF_PKT is
           if((CRC_START_OF_PKT = "K28_0") or (CRC_START_OF_PKT = "k28_0")) then
               CRC_START_OF_PKT_BINARY <= "00011100";
           elsif((CRC_START_OF_PKT = "K28_1") or (CRC_START_OF_PKT = "k28_1")) then
               CRC_START_OF_PKT_BINARY <= "00111100";
           elsif((CRC_START_OF_PKT = "K28_2") or (CRC_START_OF_PKT = "k28_2")) then
               CRC_START_OF_PKT_BINARY <= "01011100";
           elsif((CRC_START_OF_PKT = "K28_3") or (CRC_START_OF_PKT = "k28_3")) then
               CRC_START_OF_PKT_BINARY <= "01111100";
           elsif((CRC_START_OF_PKT = "K28_4") or (CRC_START_OF_PKT = "k28_4")) then
               CRC_START_OF_PKT_BINARY <= "10011100";
           elsif((CRC_START_OF_PKT = "K28_5") or (CRC_START_OF_PKT = "k28_5")) then
               CRC_START_OF_PKT_BINARY <= "10111100";
           elsif((CRC_START_OF_PKT = "K28_6") or (CRC_START_OF_PKT = "k28_6")) then
               CRC_START_OF_PKT_BINARY <= "11011100";
           elsif((CRC_START_OF_PKT = "K28_7") or (CRC_START_OF_PKT = "k28_7")) then
               CRC_START_OF_PKT_BINARY <= "11111100";
           elsif((CRC_START_OF_PKT = "K23_7") or (CRC_START_OF_PKT = "k23_7")) then
               CRC_START_OF_PKT_BINARY <= "11110111";
           elsif((CRC_START_OF_PKT = "K27_7") or (CRC_START_OF_PKT = "k27_7")) then
               CRC_START_OF_PKT_BINARY <= "11111011";
           elsif((CRC_START_OF_PKT = "K29_7") or (CRC_START_OF_PKT = "k29_7")) then
               CRC_START_OF_PKT_BINARY <= "11111101";
           elsif((CRC_START_OF_PKT = "K30_7") or (CRC_START_OF_PKT = "k30_7")) then
               CRC_START_OF_PKT_BINARY <= "11111110";
           else
             assert FALSE report "Error : CRC_START_OF_PKT = is not K28_0, K28_1, K28_2, K28_3, K28_4, K28_5, K28_6, K28_7, K23_7, K27_7, K29_7, K30_7." severity warning;
           end if;
--     end case;
       case DEC_MCOMMA_DETECT is
           when FALSE   =>  DEC_MCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  DEC_MCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_MCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case DEC_PCOMMA_DETECT is
           when FALSE   =>  DEC_PCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  DEC_PCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_PCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case DEC_VALID_COMMA_ONLY is
           when FALSE   =>  DEC_VALID_COMMA_ONLY_BINARY <= '0';
           when TRUE    =>  DEC_VALID_COMMA_ONLY_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_VALID_COMMA_ONLY is neither TRUE nor FALSE." severity warning;
       end case;
       case MCOMMA_DETECT is
           when FALSE   =>  MCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  MCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : MCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case PCOMMA_DETECT is
           when FALSE   =>  PCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  PCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : PCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case REF_CLK_V_SEL is
           when   0  =>  REF_CLK_V_SEL_BINARY <= '0';
           when   1  =>  REF_CLK_V_SEL_BINARY <= '1';
           when others  =>  assert FALSE report "Error : REF_CLK_V_SEL is not in 0, 1." severity warning;
       end case;
       case RX_BUFFER_USE is
           when FALSE   =>  RX_BUFFER_USE_BINARY <= '0';
           when TRUE    =>  RX_BUFFER_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_BUFFER_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case RX_CRC_USE is
           when FALSE   =>  RX_CRC_USE_BINARY <= '0';
           when TRUE    =>  RX_CRC_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_CRC_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case RX_DATA_WIDTH is
           when   1  =>  RX_DATA_WIDTH_BINARY <= "01";
           when   2  =>  RX_DATA_WIDTH_BINARY <= "10";
           when   4  =>  RX_DATA_WIDTH_BINARY <= "00";
           when others  =>  assert FALSE report "Error : RX_DATA_WIDTH is not in 1, 2, 4." severity warning;
       end case;
       case RX_DECODE_USE is
           when FALSE   =>  RX_DECODE_USE_BINARY <= '0';
           when TRUE    =>  RX_DECODE_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_DECODE_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case RX_LOS_INVALID_INCR is
           when   1  =>  RX_LOS_INVALID_INCR_BINARY <= "000";
           when   2  =>  RX_LOS_INVALID_INCR_BINARY <= "001";
           when   4  =>  RX_LOS_INVALID_INCR_BINARY <= "010";
           when   8  =>  RX_LOS_INVALID_INCR_BINARY <= "011";
           when   16  =>  RX_LOS_INVALID_INCR_BINARY <= "100";
           when   32  =>  RX_LOS_INVALID_INCR_BINARY <= "101";
           when   64  =>  RX_LOS_INVALID_INCR_BINARY <= "110";
           when   128  =>  RX_LOS_INVALID_INCR_BINARY <= "111";
           when others  =>  assert FALSE report "Error : RX_LOS_INVALID_INCR is not in 1, 2, 4, 8, 16, 32, 64, 128." severity warning;
       end case;
       case RX_LOS_THRESHOLD is
           when   4  =>  RX_LOS_THRESHOLD_BINARY <= "000";
           when   8  =>  RX_LOS_THRESHOLD_BINARY <= "001";
           when   16  =>  RX_LOS_THRESHOLD_BINARY <= "010";
           when   32  =>  RX_LOS_THRESHOLD_BINARY <= "011";
           when   64  =>  RX_LOS_THRESHOLD_BINARY <= "100";
           when   128  =>  RX_LOS_THRESHOLD_BINARY <= "101";
           when   256  =>  RX_LOS_THRESHOLD_BINARY <= "110";
           when   512  =>  RX_LOS_THRESHOLD_BINARY <= "111";
           when others  =>  assert FALSE report "Error : RX_LOS_THRESHOLD is not in 4, 8, 16, 32, 64, 128, 256, 512." severity warning;
       end case;
       case RX_LOSS_OF_SYNC_FSM is
           when FALSE   =>  RX_LOSS_OF_SYNC_FSM_BINARY <= '0';
           when TRUE    =>  RX_LOSS_OF_SYNC_FSM_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_LOSS_OF_SYNC_FSM is neither TRUE nor FALSE." severity warning;
       end case;
       case SERDES_10B is
           when FALSE   =>  SERDES_10B_BINARY <= '0';
           when TRUE    =>  SERDES_10B_BINARY <= '1';
           when others  =>  assert FALSE report "Error : SERDES_10B is neither TRUE nor FALSE." severity warning;
       end case;
       case TERMINATION_IMP is
           when   50  =>  TERMINATION_IMP_BINARY <= '0';
           when   75  =>  TERMINATION_IMP_BINARY <= '1';
           when others  =>  assert FALSE report "Error : TERMINATION_IMP is not in 50, 75." severity warning;
       end case;
       case TX_BUFFER_USE is
           when FALSE   =>  TX_BUFFER_USE_BINARY <= '0';
           when TRUE    =>  TX_BUFFER_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : TX_BUFFER_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case TX_CRC_USE is
           when FALSE   =>  TX_CRC_USE_BINARY <= '0';
           when TRUE    =>  TX_CRC_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : TX_CRC_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case TX_DATA_WIDTH is
           when   1  =>  TX_DATA_WIDTH_BINARY <= "01";
           when   2  =>  TX_DATA_WIDTH_BINARY <= "10";
           when   4  =>  TX_DATA_WIDTH_BINARY <= "00";
           when others  =>  assert FALSE report "Error : TX_DATA_WIDTH is not in 1, 2, 4." severity warning;
       end case;
       case TX_DIFF_CTRL is
           when   400  =>  TX_DIFF_CTRL_BINARY <= "010";
           when   500  =>  TX_DIFF_CTRL_BINARY <= "000";
           when   600  =>  TX_DIFF_CTRL_BINARY <= "001";
           when   700  =>  TX_DIFF_CTRL_BINARY <= "011";
           when   800  =>  TX_DIFF_CTRL_BINARY <= "110";
           when others  =>  assert FALSE report "Error : TX_DIFF_CTRL is not in 400, 500, 600, 700, 800." severity warning;
       end case;
       case TX_PREEMPHASIS is
           when   0  =>  TX_PREEMPHASIS_BINARY <= "00";
           when   1  =>  TX_PREEMPHASIS_BINARY <= "01";
           when   2  =>  TX_PREEMPHASIS_BINARY <= "10";
           when   3  =>  TX_PREEMPHASIS_BINARY <= "11";
           when others  =>  assert FALSE report "Error : TX_PREEMPHASIS is not in 0, 1, 2, 3." severity warning;
       end case;
     wait;
   end process INIPROC;

   TIMING : process

--  Pin timing violations (clock input pins)
     variable Pviol_BREFCLK : STD_ULOGIC := '0';
     variable PInfo_BREFCLK : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_BREFCLK2 : STD_ULOGIC := '0';
     variable PInfo_BREFCLK2 : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_REFCLK : STD_ULOGIC := '0';
     variable PInfo_REFCLK : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_REFCLK2 : STD_ULOGIC := '0';
     variable PInfo_REFCLK2 : VitalPeriodDataType := VitalPeriodDataInit;

--  Pin Timing Violations (all input pins)
     variable Tviol_CHBONDI0_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI0_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI1_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI1_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI2_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI2_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI3_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI3_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CONFIGENABLE_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CONFIGENABLE_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CONFIGIN_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CONFIGIN_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_ENCHANSYNC_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_ENCHANSYNC_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_LOOPBACK0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_LOOPBACK0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_LOOPBACK1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_LOOPBACK1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXPOLARITY_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXPOLARITY_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXRESET_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXRESET_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA8_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA8_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA9_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA9_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA10_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA10_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA11_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA11_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA12_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA12_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA13_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA13_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA14_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA14_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA15_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA15_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA16_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA16_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA17_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA17_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA18_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA18_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA19_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA19_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA20_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA20_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA21_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA21_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA22_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA22_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA23_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA23_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA24_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA24_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA25_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA25_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA26_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA26_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA27_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA27_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA28_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA28_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA29_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA29_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA30_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA30_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA31_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA31_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXFORCECRCERR_TXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXFORCECRCERR_TXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXINHIBIT_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXINHIBIT_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXPOLARITY_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXPOLARITY_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXRESET_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXRESET_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;

--  Output Pin glitch declaration
     variable  CHBONDDONE_GlitchData : VitalGlitchDataType;
     variable  CHBONDO0_GlitchData : VitalGlitchDataType;
     variable  CHBONDO1_GlitchData : VitalGlitchDataType;
     variable  CHBONDO2_GlitchData : VitalGlitchDataType;
     variable  CHBONDO3_GlitchData : VitalGlitchDataType;
     variable  CONFIGOUT_GlitchData : VitalGlitchDataType;
     variable  RXBUFSTATUS0_GlitchData : VitalGlitchDataType;
     variable  RXBUFSTATUS1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA3_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK3_GlitchData : VitalGlitchDataType;
     variable  RXCHECKINGCRC_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT0_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT1_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT2_GlitchData : VitalGlitchDataType;
     variable  RXCOMMADET_GlitchData : VitalGlitchDataType;
     variable  RXCRCERR_GlitchData : VitalGlitchDataType;
     variable  RXDATA0_GlitchData : VitalGlitchDataType;
     variable  RXDATA1_GlitchData : VitalGlitchDataType;
     variable  RXDATA2_GlitchData : VitalGlitchDataType;
     variable  RXDATA3_GlitchData : VitalGlitchDataType;
     variable  RXDATA4_GlitchData : VitalGlitchDataType;
     variable  RXDATA5_GlitchData : VitalGlitchDataType;
     variable  RXDATA6_GlitchData : VitalGlitchDataType;
     variable  RXDATA7_GlitchData : VitalGlitchDataType;
     variable  RXDATA8_GlitchData : VitalGlitchDataType;
     variable  RXDATA9_GlitchData : VitalGlitchDataType;
     variable  RXDATA10_GlitchData : VitalGlitchDataType;
     variable  RXDATA11_GlitchData : VitalGlitchDataType;
     variable  RXDATA12_GlitchData : VitalGlitchDataType;
     variable  RXDATA13_GlitchData : VitalGlitchDataType;
     variable  RXDATA14_GlitchData : VitalGlitchDataType;
     variable  RXDATA15_GlitchData : VitalGlitchDataType;
     variable  RXDATA16_GlitchData : VitalGlitchDataType;
     variable  RXDATA17_GlitchData : VitalGlitchDataType;
     variable  RXDATA18_GlitchData : VitalGlitchDataType;
     variable  RXDATA19_GlitchData : VitalGlitchDataType;
     variable  RXDATA20_GlitchData : VitalGlitchDataType;
     variable  RXDATA21_GlitchData : VitalGlitchDataType;
     variable  RXDATA22_GlitchData : VitalGlitchDataType;
     variable  RXDATA23_GlitchData : VitalGlitchDataType;
     variable  RXDATA24_GlitchData : VitalGlitchDataType;
     variable  RXDATA25_GlitchData : VitalGlitchDataType;
     variable  RXDATA26_GlitchData : VitalGlitchDataType;
     variable  RXDATA27_GlitchData : VitalGlitchDataType;
     variable  RXDATA28_GlitchData : VitalGlitchDataType;
     variable  RXDATA29_GlitchData : VitalGlitchDataType;
     variable  RXDATA30_GlitchData : VitalGlitchDataType;
     variable  RXDATA31_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR0_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR1_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR2_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR3_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC0_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE0_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE2_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE3_GlitchData : VitalGlitchDataType;
     variable  RXREALIGN_GlitchData : VitalGlitchDataType;
--     variable  RXRECCLK_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP3_GlitchData : VitalGlitchDataType;
     variable  TXBUFERR_GlitchData : VitalGlitchDataType;
     variable  TXKERR0_GlitchData : VitalGlitchDataType;
     variable  TXKERR1_GlitchData : VitalGlitchDataType;
     variable  TXKERR2_GlitchData : VitalGlitchDataType;
     variable  TXKERR3_GlitchData : VitalGlitchDataType;
--     variable  TXN_GlitchData : VitalGlitchDataType;
--     variable  TXP_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP3_GlitchData : VitalGlitchDataType;
begin

--  Setup/Hold Check Violations (all input pins)

     if (TimingChecksOn) then
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI0_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI0_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(0),
         TestSignalName => "CHBONDI(0)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(0),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(0),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(0),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(0),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI1_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI1_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(1),
         TestSignalName => "CHBONDI(1)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(1),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(1),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(1),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(1),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI2_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI2_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(2),
         TestSignalName => "CHBONDI(2)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(2),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(2),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(2),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(2),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI3_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI3_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(3),
         TestSignalName => "CHBONDI(3)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(3),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(3),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(3),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(3),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CONFIGENABLE_TXUSRCLK2_posedge,
         TimingData     => Tmkr_CONFIGENABLE_TXUSRCLK2_posedge,
         TestSignal     => CONFIGENABLE_dly,
         TestSignalName => "CONFIGENABLE",
         TestDelay      => tisd_CONFIGENABLE_TXUSRCLK2,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_CONFIGENABLE_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_CONFIGENABLE_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_CONFIGENABLE_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_CONFIGENABLE_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CONFIGIN_TXUSRCLK2_posedge,
         TimingData     => Tmkr_CONFIGIN_TXUSRCLK2_posedge,
         TestSignal     => CONFIGIN_dly,
         TestSignalName => "CONFIGIN",
         TestDelay      => tisd_CONFIGIN_TXUSRCLK2,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_CONFIGIN_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_CONFIGIN_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_CONFIGIN_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_CONFIGIN_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_ENCHANSYNC_RXUSRCLK2_posedge,
         TimingData     => Tmkr_ENCHANSYNC_RXUSRCLK2_posedge,
         TestSignal     => ENCHANSYNC_dly,
         TestSignalName => "ENCHANSYNC",
         TestDelay      => tisd_ENCHANSYNC_RXUSRCLK2,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => ticd_RXUSRCLK2,
         SetupHigh      => tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_LOOPBACK0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_LOOPBACK0_TXUSRCLK2_posedge,
         TestSignal     => LOOPBACK_dly(0),
         TestSignalName => "LOOPBACK(0)",
         TestDelay      => tisd_LOOPBACK_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_LOOPBACK_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_LOOPBACK_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_LOOPBACK_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_LOOPBACK_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_LOOPBACK1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_LOOPBACK1_TXUSRCLK2_posedge,
         TestSignal     => LOOPBACK_dly(1),
         TestSignalName => "LOOPBACK(1)",
         TestDelay      => tisd_LOOPBACK_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_LOOPBACK_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_LOOPBACK_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_LOOPBACK_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_LOOPBACK_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXPOLARITY_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXPOLARITY_RXUSRCLK2_posedge,
         TestSignal     => RXPOLARITY_dly,
         TestSignalName => "RXPOLARITY",
         TestDelay      => tisd_RXPOLARITY_RXUSRCLK2,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_RXPOLARITY_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXPOLARITY_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXPOLARITY_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXPOLARITY_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXRESET_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXRESET_RXUSRCLK2_posedge,
         TestSignal     => RXRESET_dly,
         TestSignalName => "RXRESET",
         TestDelay      => tisd_RXRESET_RXUSRCLK2,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => ticd_RXUSRCLK2,
         SetupHigh      => tsetup_RXRESET_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXRESET_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXRESET_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXRESET_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(0),
         TestSignalName => "TXBYPASS8B10B(0)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(1),
         TestSignalName => "TXBYPASS8B10B(1)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(2),
         TestSignalName => "TXBYPASS8B10B(2)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(3),
         TestSignalName => "TXBYPASS8B10B(3)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(0),
         TestSignalName => "TXCHARDISPMODE(0)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(1),
         TestSignalName => "TXCHARDISPMODE(1)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(2),
         TestSignalName => "TXCHARDISPMODE(2)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(3),
         TestSignalName => "TXCHARDISPMODE(3)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(0),
         TestSignalName => "TXCHARDISPVAL(0)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(1),
         TestSignalName => "TXCHARDISPVAL(1)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(2),
         TestSignalName => "TXCHARDISPVAL(2)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(3),
         TestSignalName => "TXCHARDISPVAL(3)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(0),
         TestSignalName => "TXCHARISK(0)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(1),
         TestSignalName => "TXCHARISK(1)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(2),
         TestSignalName => "TXCHARISK(2)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(3),
         TestSignalName => "TXCHARISK(3)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA0_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(0),
         TestSignalName => "TXDATA(0)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA1_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(1),
         TestSignalName => "TXDATA(1)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA2_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(2),
         TestSignalName => "TXDATA(2)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA3_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(3),
         TestSignalName => "TXDATA(3)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA4_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(4),
         TestSignalName => "TXDATA(4)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA5_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(5),
         TestSignalName => "TXDATA(5)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA6_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(6),
         TestSignalName => "TXDATA(6)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA7_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(7),
         TestSignalName => "TXDATA(7)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA8_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA8_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(8),
         TestSignalName => "TXDATA(8)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(8),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(8),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(8),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(8),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA9_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA9_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(9),
         TestSignalName => "TXDATA(9)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(9),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(9),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(9),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(9),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA10_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA10_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(10),
         TestSignalName => "TXDATA(10)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(10),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(10),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(10),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(10),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA11_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA11_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(11),
         TestSignalName => "TXDATA(11)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(11),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(11),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(11),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(11),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA12_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA12_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(12),
         TestSignalName => "TXDATA(12)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(12),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(12),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(12),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(12),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA13_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA13_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(13),
         TestSignalName => "TXDATA(13)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(13),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(13),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(13),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(13),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA14_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA14_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(14),
         TestSignalName => "TXDATA(14)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(14),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(14),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(14),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(14),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA15_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA15_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(15),
         TestSignalName => "TXDATA(15)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(15),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(15),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(15),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(15),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA16_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA16_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(16),
         TestSignalName => "TXDATA(16)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(16),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(16),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(16),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(16),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA17_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA17_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(17),
         TestSignalName => "TXDATA(17)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(17),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(17),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(17),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(17),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA18_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA18_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(18),
         TestSignalName => "TXDATA(18)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(18),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(18),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(18),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(18),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA19_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA19_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(19),
         TestSignalName => "TXDATA(19)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(19),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(19),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(19),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(19),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA20_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA20_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(20),
         TestSignalName => "TXDATA(20)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(20),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(20),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(20),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(20),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA21_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA21_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(21),
         TestSignalName => "TXDATA(21)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(21),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(21),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(21),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(21),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA22_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA22_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(22),
         TestSignalName => "TXDATA(22)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(22),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(22),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(22),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(22),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA23_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA23_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(23),
         TestSignalName => "TXDATA(23)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(23),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(23),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(23),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(23),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA24_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA24_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(24),
         TestSignalName => "TXDATA(24)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(24),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(24),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(24),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(24),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA25_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA25_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(25),
         TestSignalName => "TXDATA(25)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(25),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(25),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(25),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(25),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA26_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA26_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(26),
         TestSignalName => "TXDATA(26)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(26),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(26),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(26),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(26),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA27_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA27_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(27),
         TestSignalName => "TXDATA(27)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(27),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(27),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(27),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(27),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA28_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA28_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(28),
         TestSignalName => "TXDATA(28)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(28),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(28),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(28),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(28),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA29_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA29_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(29),
         TestSignalName => "TXDATA(29)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(29),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(29),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(29),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(29),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA30_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA30_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(30),
         TestSignalName => "TXDATA(30)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(30),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(30),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(30),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(30),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA31_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA31_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(31),
         TestSignalName => "TXDATA(31)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(31),
         RefSignal      => TXUSRCLK2,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(31),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(31),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(31),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXFORCECRCERR_TXUSRCLK_posedge,
         TimingData     => Tmkr_TXFORCECRCERR_TXUSRCLK_posedge,
         TestSignal     => TXFORCECRCERR_dly,
         TestSignalName => "TXFORCECRCERR",
         TestDelay      => tisd_TXFORCECRCERR_TXUSRCLK,
         RefSignal      => TXUSRCLK_dly,
         RefSignalName  => "TXUSRCLK",
         RefDelay       => ticd_TXUSRCLK,
         SetupHigh      => tsetup_TXFORCECRCERR_TXUSRCLK_posedge_posedge,
         SetupLow       => tsetup_TXFORCECRCERR_TXUSRCLK_negedge_posedge,
         HoldLow        => thold_TXFORCECRCERR_TXUSRCLK_posedge_posedge,
         HoldHigh       => thold_TXFORCECRCERR_TXUSRCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXINHIBIT_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXINHIBIT_TXUSRCLK2_posedge,
         TestSignal     => TXINHIBIT_dly,
         TestSignalName => "TXINHIBIT",
         TestDelay      => tisd_TXINHIBIT_TXUSRCLK2,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXINHIBIT_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXINHIBIT_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXINHIBIT_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXINHIBIT_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXPOLARITY_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXPOLARITY_TXUSRCLK2_posedge,
         TestSignal     => TXPOLARITY_dly,
         TestSignalName => "TXPOLARITY",
         TestDelay      => tisd_TXPOLARITY_TXUSRCLK2,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXPOLARITY_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXPOLARITY_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXPOLARITY_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXPOLARITY_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXRESET_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXRESET_TXUSRCLK2_posedge,
         TestSignal     => TXRESET_dly,
         TestSignalName => "TXRESET",
         TestDelay      => tisd_TXRESET_TXUSRCLK2,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXRESET_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXRESET_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXRESET_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXRESET_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_BREFCLK,
         PeriodData     => PInfo_BREFCLK,
         TestSignal     => BREFCLK_dly,
         TestSignalName => "BREFCLK",
         TestDelay      => 0 ns,
         Period         => tperiod_BREFCLK_posedge,
         PulseWidthHigh => tpw_BREFCLK_posedge,
         PulseWidthLow  => tpw_BREFCLK_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_BREFCLK2,
         PeriodData     => PInfo_BREFCLK2,
         TestSignal     => BREFCLK2_dly,
         TestSignalName => "BREFCLK2",
         TestDelay      => 0 ns,
         Period         => tperiod_BREFCLK2_posedge,
         PulseWidthHigh => tpw_BREFCLK2_posedge,
         PulseWidthLow  => tpw_BREFCLK2_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_REFCLK,
         PeriodData     => PInfo_REFCLK,
         TestSignal     => REFCLK_dly,
         TestSignalName => "REFCLK",
         TestDelay      => 0 ns,
         Period         => tperiod_REFCLK_posedge,
         PulseWidthHigh => tpw_REFCLK_posedge,
         PulseWidthLow  => tpw_REFCLK_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_REFCLK2,
         PeriodData     => PInfo_REFCLK2,
         TestSignal     => REFCLK2_dly,
         TestSignalName => "REFCLK2",
         TestDelay      => 0 ns,
         Period         => tperiod_REFCLK2_posedge,
         PulseWidthHigh => tpw_REFCLK2_posedge,
         PulseWidthLow  => tpw_REFCLK2_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     end if;
-- End of (TimingChecksOn)

--  Output-to-Clock path delay
     VitalPathDelay01
       (
         OutSignal     => CHBONDDONE,
         GlitchData    => CHBONDDONE_GlitchData,
         OutSignalName => "CHBONDDONE",
         OutTemp       => CHBONDDONE_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_CHBONDDONE,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(0),
         GlitchData    => CHBONDO0_GlitchData,
         OutSignalName => "CHBONDO(0)",
         OutTemp       => CHBONDO_OUT(0),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(1),
         GlitchData    => CHBONDO1_GlitchData,
         OutSignalName => "CHBONDO(1)",
         OutTemp       => CHBONDO_OUT(1),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(2),
         GlitchData    => CHBONDO2_GlitchData,
         OutSignalName => "CHBONDO(2)",
         OutTemp       => CHBONDO_OUT(2),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(3),
         GlitchData    => CHBONDO3_GlitchData,
         OutSignalName => "CHBONDO(3)",
         OutTemp       => CHBONDO_OUT(3),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CONFIGOUT,
         GlitchData    => CONFIGOUT_GlitchData,
         OutSignalName => "CONFIGOUT",
         OutTemp       => CONFIGOUT_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_CONFIGOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXBUFSTATUS(0),
         GlitchData    => RXBUFSTATUS0_GlitchData,
         OutSignalName => "RXBUFSTATUS(0)",
         OutTemp       => RXBUFSTATUS_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXBUFSTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXBUFSTATUS(1),
         GlitchData    => RXBUFSTATUS1_GlitchData,
         OutSignalName => "RXBUFSTATUS(1)",
         OutTemp       => RXBUFSTATUS_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXBUFSTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(0),
         GlitchData    => RXCHARISCOMMA0_GlitchData,
         OutSignalName => "RXCHARISCOMMA(0)",
         OutTemp       => RXCHARISCOMMA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(1),
         GlitchData    => RXCHARISCOMMA1_GlitchData,
         OutSignalName => "RXCHARISCOMMA(1)",
         OutTemp       => RXCHARISCOMMA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(2),
         GlitchData    => RXCHARISCOMMA2_GlitchData,
         OutSignalName => "RXCHARISCOMMA(2)",
         OutTemp       => RXCHARISCOMMA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(3),
         GlitchData    => RXCHARISCOMMA3_GlitchData,
         OutSignalName => "RXCHARISCOMMA(3)",
         OutTemp       => RXCHARISCOMMA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(0),
         GlitchData    => RXCHARISK0_GlitchData,
         OutSignalName => "RXCHARISK(0)",
         OutTemp       => RXCHARISK_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(1),
         GlitchData    => RXCHARISK1_GlitchData,
         OutSignalName => "RXCHARISK(1)",
         OutTemp       => RXCHARISK_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(2),
         GlitchData    => RXCHARISK2_GlitchData,
         OutSignalName => "RXCHARISK(2)",
         OutTemp       => RXCHARISK_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(3),
         GlitchData    => RXCHARISK3_GlitchData,
         OutSignalName => "RXCHARISK(3)",
         OutTemp       => RXCHARISK_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHECKINGCRC,
         GlitchData    => RXCHECKINGCRC_GlitchData,
         OutSignalName => "RXCHECKINGCRC",
         OutTemp       => RXCHECKINGCRC_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHECKINGCRC,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(0),
         GlitchData    => RXCLKCORCNT0_GlitchData,
         OutSignalName => "RXCLKCORCNT(0)",
         OutTemp       => RXCLKCORCNT_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(1),
         GlitchData    => RXCLKCORCNT1_GlitchData,
         OutSignalName => "RXCLKCORCNT(1)",
         OutTemp       => RXCLKCORCNT_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(2),
         GlitchData    => RXCLKCORCNT2_GlitchData,
         OutSignalName => "RXCLKCORCNT(2)",
         OutTemp       => RXCLKCORCNT_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCOMMADET,
         GlitchData    => RXCOMMADET_GlitchData,
         OutSignalName => "RXCOMMADET",
         OutTemp       => RXCOMMADET_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCOMMADET,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCERR,
         GlitchData    => RXCRCERR_GlitchData,
         OutSignalName => "RXCRCERR",
         OutTemp       => RXCRCERR_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCRCERR,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(0),
         GlitchData    => RXDATA0_GlitchData,
         OutSignalName => "RXDATA(0)",
         OutTemp       => RXDATA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(1),
         GlitchData    => RXDATA1_GlitchData,
         OutSignalName => "RXDATA(1)",
         OutTemp       => RXDATA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(2),
         GlitchData    => RXDATA2_GlitchData,
         OutSignalName => "RXDATA(2)",
         OutTemp       => RXDATA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(3),
         GlitchData    => RXDATA3_GlitchData,
         OutSignalName => "RXDATA(3)",
         OutTemp       => RXDATA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(4),
         GlitchData    => RXDATA4_GlitchData,
         OutSignalName => "RXDATA(4)",
         OutTemp       => RXDATA_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(5),
         GlitchData    => RXDATA5_GlitchData,
         OutSignalName => "RXDATA(5)",
         OutTemp       => RXDATA_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(6),
         GlitchData    => RXDATA6_GlitchData,
         OutSignalName => "RXDATA(6)",
         OutTemp       => RXDATA_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(7),
         GlitchData    => RXDATA7_GlitchData,
         OutSignalName => "RXDATA(7)",
         OutTemp       => RXDATA_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(8),
         GlitchData    => RXDATA8_GlitchData,
         OutSignalName => "RXDATA(8)",
         OutTemp       => RXDATA_OUT(8),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(9),
         GlitchData    => RXDATA9_GlitchData,
         OutSignalName => "RXDATA(9)",
         OutTemp       => RXDATA_OUT(9),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(10),
         GlitchData    => RXDATA10_GlitchData,
         OutSignalName => "RXDATA(10)",
         OutTemp       => RXDATA_OUT(10),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(11),
         GlitchData    => RXDATA11_GlitchData,
         OutSignalName => "RXDATA(11)",
         OutTemp       => RXDATA_OUT(11),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(12),
         GlitchData    => RXDATA12_GlitchData,
         OutSignalName => "RXDATA(12)",
         OutTemp       => RXDATA_OUT(12),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(13),
         GlitchData    => RXDATA13_GlitchData,
         OutSignalName => "RXDATA(13)",
         OutTemp       => RXDATA_OUT(13),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(14),
         GlitchData    => RXDATA14_GlitchData,
         OutSignalName => "RXDATA(14)",
         OutTemp       => RXDATA_OUT(14),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(15),
         GlitchData    => RXDATA15_GlitchData,
         OutSignalName => "RXDATA(15)",
         OutTemp       => RXDATA_OUT(15),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(16),
         GlitchData    => RXDATA16_GlitchData,
         OutSignalName => "RXDATA(16)",
         OutTemp       => RXDATA_OUT(16),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(17),
         GlitchData    => RXDATA17_GlitchData,
         OutSignalName => "RXDATA(17)",
         OutTemp       => RXDATA_OUT(17),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(18),
         GlitchData    => RXDATA18_GlitchData,
         OutSignalName => "RXDATA(18)",
         OutTemp       => RXDATA_OUT(18),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(19),
         GlitchData    => RXDATA19_GlitchData,
         OutSignalName => "RXDATA(19)",
         OutTemp       => RXDATA_OUT(19),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(20),
         GlitchData    => RXDATA20_GlitchData,
         OutSignalName => "RXDATA(20)",
         OutTemp       => RXDATA_OUT(20),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(21),
         GlitchData    => RXDATA21_GlitchData,
         OutSignalName => "RXDATA(21)",
         OutTemp       => RXDATA_OUT(21),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(22),
         GlitchData    => RXDATA22_GlitchData,
         OutSignalName => "RXDATA(22)",
         OutTemp       => RXDATA_OUT(22),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(23),
         GlitchData    => RXDATA23_GlitchData,
         OutSignalName => "RXDATA(23)",
         OutTemp       => RXDATA_OUT(23),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(24),
         GlitchData    => RXDATA24_GlitchData,
         OutSignalName => "RXDATA(24)",
         OutTemp       => RXDATA_OUT(24),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(25),
         GlitchData    => RXDATA25_GlitchData,
         OutSignalName => "RXDATA(25)",
         OutTemp       => RXDATA_OUT(25),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(26),
         GlitchData    => RXDATA26_GlitchData,
         OutSignalName => "RXDATA(26)",
         OutTemp       => RXDATA_OUT(26),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(27),
         GlitchData    => RXDATA27_GlitchData,
         OutSignalName => "RXDATA(27)",
         OutTemp       => RXDATA_OUT(27),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(28),
         GlitchData    => RXDATA28_GlitchData,
         OutSignalName => "RXDATA(28)",
         OutTemp       => RXDATA_OUT(28),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(29),
         GlitchData    => RXDATA29_GlitchData,
         OutSignalName => "RXDATA(29)",
         OutTemp       => RXDATA_OUT(29),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(30),
         GlitchData    => RXDATA30_GlitchData,
         OutSignalName => "RXDATA(30)",
         OutTemp       => RXDATA_OUT(30),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(31),
         GlitchData    => RXDATA31_GlitchData,
         OutSignalName => "RXDATA(31)",
         OutTemp       => RXDATA_OUT(31),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(0),
         GlitchData    => RXDISPERR0_GlitchData,
         OutSignalName => "RXDISPERR(0)",
         OutTemp       => RXDISPERR_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(1),
         GlitchData    => RXDISPERR1_GlitchData,
         OutSignalName => "RXDISPERR(1)",
         OutTemp       => RXDISPERR_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(2),
         GlitchData    => RXDISPERR2_GlitchData,
         OutSignalName => "RXDISPERR(2)",
         OutTemp       => RXDISPERR_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(3),
         GlitchData    => RXDISPERR3_GlitchData,
         OutSignalName => "RXDISPERR(3)",
         OutTemp       => RXDISPERR_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(0),
         GlitchData    => RXLOSSOFSYNC0_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(0)",
         OutTemp       => RXLOSSOFSYNC_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(1),
         GlitchData    => RXLOSSOFSYNC1_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(1)",
         OutTemp       => RXLOSSOFSYNC_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(0),
         GlitchData    => RXNOTINTABLE0_GlitchData,
         OutSignalName => "RXNOTINTABLE(0)",
         OutTemp       => RXNOTINTABLE_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(1),
         GlitchData    => RXNOTINTABLE1_GlitchData,
         OutSignalName => "RXNOTINTABLE(1)",
         OutTemp       => RXNOTINTABLE_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(2),
         GlitchData    => RXNOTINTABLE2_GlitchData,
         OutSignalName => "RXNOTINTABLE(2)",
         OutTemp       => RXNOTINTABLE_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(3),
         GlitchData    => RXNOTINTABLE3_GlitchData,
         OutSignalName => "RXNOTINTABLE(3)",
         OutTemp       => RXNOTINTABLE_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXREALIGN,
         GlitchData    => RXREALIGN_GlitchData,
         OutSignalName => "RXREALIGN",
         OutTemp       => RXREALIGN_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXREALIGN,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(0),
         GlitchData    => RXRUNDISP0_GlitchData,
         OutSignalName => "RXRUNDISP(0)",
         OutTemp       => RXRUNDISP_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(1),
         GlitchData    => RXRUNDISP1_GlitchData,
         OutSignalName => "RXRUNDISP(1)",
         OutTemp       => RXRUNDISP_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(2),
         GlitchData    => RXRUNDISP2_GlitchData,
         OutSignalName => "RXRUNDISP(2)",
         OutTemp       => RXRUNDISP_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(3),
         GlitchData    => RXRUNDISP3_GlitchData,
         OutSignalName => "RXRUNDISP(3)",
         OutTemp       => RXRUNDISP_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXBUFERR,
         GlitchData    => TXBUFERR_GlitchData,
         OutSignalName => "TXBUFERR",
         OutTemp       => TXBUFERR_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXBUFERR,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(0),
         GlitchData    => TXKERR0_GlitchData,
         OutSignalName => "TXKERR(0)",
         OutTemp       => TXKERR_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(1),
         GlitchData    => TXKERR1_GlitchData,
         OutSignalName => "TXKERR(1)",
         OutTemp       => TXKERR_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(2),
         GlitchData    => TXKERR2_GlitchData,
         OutSignalName => "TXKERR(2)",
         OutTemp       => TXKERR_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(3),
         GlitchData    => TXKERR3_GlitchData,
         OutSignalName => "TXKERR(3)",
         OutTemp       => TXKERR_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(0),
         GlitchData    => TXRUNDISP0_GlitchData,
         OutSignalName => "TXRUNDISP(0)",
         OutTemp       => TXRUNDISP_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(1),
         GlitchData    => TXRUNDISP1_GlitchData,
         OutSignalName => "TXRUNDISP(1)",
         OutTemp       => TXRUNDISP_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(2),
         GlitchData    => TXRUNDISP2_GlitchData,
         OutSignalName => "TXRUNDISP(2)",
         OutTemp       => TXRUNDISP_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(3),
         GlitchData    => TXRUNDISP3_GlitchData,
         OutSignalName => "TXRUNDISP(3)",
         OutTemp       => TXRUNDISP_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );

--  Wait signal (input/output pins)
   wait on
     CHBONDDONE_OUT,
     CHBONDO_OUT,
     CONFIGOUT_OUT,
     RXBUFSTATUS_OUT,
     RXCHARISCOMMA_OUT,
     RXCHARISK_OUT,
     RXCHECKINGCRC_OUT,
     RXCLKCORCNT_OUT,
     RXCOMMADET_OUT,
     RXCRCERR_OUT,
     RXDATA_OUT,
     RXDISPERR_OUT,
     RXLOSSOFSYNC_OUT,
     RXNOTINTABLE_OUT,
     RXREALIGN_OUT,
--     RXRECCLK_OUT,
     RXRUNDISP_OUT,
     TXBUFERR_OUT,
     TXKERR_OUT,
--     TXN_OUT,
--     TXP_OUT,
     TXRUNDISP_OUT,
     BREFCLK_dly,
     BREFCLK2_dly,
     CHBONDI_dly,
     CONFIGENABLE_dly,
     CONFIGIN_dly,
     ENCHANSYNC_dly,
     ENMCOMMAALIGN_dly,
     ENPCOMMAALIGN_dly,
     LOOPBACK_dly,
     POWERDOWN_dly,
     REFCLK_dly,
     REFCLK2_dly,
     REFCLKSEL_dly,
     RXN_dly,
     RXP_dly,
     RXPOLARITY_dly,
     RXRESET_dly,
     RXUSRCLK_dly,
     RXUSRCLK2_dly,
     TXBYPASS8B10B_dly,
     TXCHARDISPMODE_dly,
     TXCHARDISPVAL_dly,
     TXCHARISK_dly,
     TXDATA_dly,
     TXFORCECRCERR_dly,
     TXINHIBIT_dly,
     TXPOLARITY_dly,
     TXRESET_dly,
     TXUSRCLK_dly,
     TXUSRCLK2_dly;

   end process TIMING;

     TXN <= TXN_OUT;
     TXP <= TXP_OUT;
     RXRECCLK <= RXRECCLK_OUT;

end X_GT_V;

----- CELL X_GT10 -----
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  10-Gigabit Transceiver for High-Speed I/O for Simulation Model
-- /___/   /\     Filename : X_GT10.vhd
-- \   \  /  \    Timestamp : Thu Apr  8 10:55:07 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.

library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity X_GT10 is
generic (
        TimingChecksOn : boolean := TRUE;
        InstancePath   : string  := "*";
        Xon            : boolean := TRUE;
        MsgOn          : boolean := FALSE;
        LOC            : string  := "UNPLACED";        

		ALIGN_COMMA_WORD : integer := 1;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "OFF";
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_MASK : bit_vector := "0000";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_MASK : bit_vector := "0000";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CHAN_BOND_64B66B_SV : boolean := FALSE;
		CLK_COR_8B10B_DE : boolean := FALSE;
		CLK_COR_MAX_LAT : integer := 36;
		CLK_COR_MIN_LAT : integer := 28;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_MASK : bit_vector := "0000";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_MASK : bit_vector := "0000";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_DROP : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := TRUE;
		COMMA_10B_MASK : bit_vector := "0001111111";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		MCOMMA_10B_VALUE : bit_vector := "1010000011";
		MCOMMA_DETECT : boolean := TRUE;
		PCOMMA_10B_VALUE : bit_vector := "0101111100";
		PCOMMA_DETECT : boolean := TRUE;
		PMA_PWR_CNTRL : bit_vector := "11111111";
		PMA_SPEED : string := "0_32";
		PMA_SPEED_HEX : bit_vector := X"00ffcd24ca1504d00208c9050d4068";                
		PMA_SPEED_USE : string := "PMA_SPEED";                                
		RX_BUFFER_USE : boolean := TRUE;
		RX_LOS_INVALID_INCR : integer := 1;
		RX_LOS_THRESHOLD : integer := 4;
		RX_LOSS_OF_SYNC_FSM : boolean := TRUE;
		SH_CNT_MAX : integer := 64;
		SH_INVALID_CNT_MAX : integer := 16;
		TX_BUFFER_USE : boolean := TRUE;

--  Pin pulse width delays
        tpw_BREFCLKNIN_posedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLKNIN_negedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLKPIN_posedge : VitalDelayType := 0.000 ns;
        tpw_BREFCLKPIN_negedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK_posedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK_negedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK2_posedge : VitalDelayType := 0.000 ns;
        tpw_REFCLK2_negedge : VitalDelayType := 0.000 ns;
--  Pin period delays
        tperiod_BREFCLKNIN_posedge : VitalDelayType := 0.000 ns;
        tperiod_BREFCLKPIN_posedge : VitalDelayType := 0.000 ns;
        tperiod_REFCLK_posedge : VitalDelayType := 0.000 ns;
        tperiod_REFCLK2_posedge : VitalDelayType := 0.000 ns;

--  Input Pin path delays
        tipd_BREFCLKNIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_BREFCLKPIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CHBONDI : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_ENCHANSYNC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENMCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENPCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PMAINIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PMAREGADDR : VitalDelayArrayType01 (5 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PMAREGDATAIN : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PMAREGRW : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PMAREGSTROBE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PMARXLOCKSEL : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_POWERDOWN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLKBSEL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLKSEL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXBLOCKSYNC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCOMMADETUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXDEC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDEC8B10BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDESCRAM64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXIGNOREBTF : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXP : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXSLIDE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXBYPASS8B10B : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPMODE : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPVAL : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARISK : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXDATA : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXENC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXENC8B10BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXGEARBOX64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXINHIBIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXSCRAM64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
--  clk-to-output path delays
        tpd_RXUSRCLK2_CHBONDDONE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(4 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXBUFSTATUS : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCLKCORCNT : VitalDelayArrayType01(2 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(63 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));

--  Setup/Hold delays
        tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
        tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
        thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
        thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.00 ns);
        tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.00 ns;
        thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.00 ns;
        tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.00 ns);
        tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
        tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
        thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);
        thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.00 ns);


--  Clock ticd

        ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
        ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_REFCLK : VitalDelayType := 0.000 ns;

-- Clock-to-pin tisd 
        tisd_CHBONDI_RXUSRCLK : VitalDelayArrayType(4 downto 0) := (others => 0.000 ns);
        tisd_ENCHANSYNC_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_RXIGNOREBTF_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        tisd_TXBYPASS8B10B_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPMODE_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPVAL_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARISK_TXUSRCLK2 : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXDATA_TXUSRCLK2 : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns)

  );

port (
		CHBONDDONE : out std_ulogic;
		CHBONDO : out std_logic_vector(4 downto 0);
		PMARXLOCK : out std_ulogic;
		RXBUFSTATUS : out std_logic_vector(1 downto 0);
		RXCHARISCOMMA : out std_logic_vector(7 downto 0);
		RXCHARISK : out std_logic_vector(7 downto 0);
		RXCLKCORCNT : out std_logic_vector(2 downto 0);
		RXCOMMADET : out std_ulogic;
		RXDATA : out std_logic_vector(63 downto 0);
		RXDISPERR : out std_logic_vector(7 downto 0);
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXNOTINTABLE : out std_logic_vector(7 downto 0);
		RXREALIGN : out std_ulogic;
		RXRECCLK : out std_ulogic;
		RXRUNDISP : out std_logic_vector(7 downto 0);
		TXBUFERR : out std_ulogic;
		TXKERR : out std_logic_vector(7 downto 0);
		TXN : out std_ulogic;
		TXOUTCLK : out std_ulogic;
		TXP : out std_ulogic;
		TXRUNDISP : out std_logic_vector(7 downto 0);

		BREFCLKNIN : in std_ulogic;
		BREFCLKPIN : in std_ulogic;
		CHBONDI : in std_logic_vector(4 downto 0);
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		PMAINIT : in std_ulogic;
		PMAREGADDR : in std_logic_vector(5 downto 0);
		PMAREGDATAIN : in std_logic_vector(7 downto 0);
		PMAREGRW : in std_ulogic;
		PMAREGSTROBE : in std_ulogic;
		PMARXLOCKSEL : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK : in std_ulogic;
		REFCLK2 : in std_ulogic;
		REFCLKBSEL : in std_ulogic;
		REFCLKSEL : in std_ulogic;
		RXBLOCKSYNC64B66BUSE : in std_ulogic;
		RXCOMMADETUSE : in std_ulogic;
		RXDATAWIDTH : in std_logic_vector(1 downto 0);
		RXDEC64B66BUSE : in std_ulogic;
		RXDEC8B10BUSE : in std_ulogic;
		RXDESCRAM64B66BUSE : in std_ulogic;
		RXIGNOREBTF : in std_ulogic;
		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		RXN : in std_ulogic;
		RXP : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXSLIDE : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(7 downto 0);
		TXCHARDISPMODE : in std_logic_vector(7 downto 0);
		TXCHARDISPVAL : in std_logic_vector(7 downto 0);
		TXCHARISK : in std_logic_vector(7 downto 0);
		TXDATA : in std_logic_vector(63 downto 0);
		TXDATAWIDTH : in std_logic_vector(1 downto 0);
		TXENC64B66BUSE : in std_ulogic;
		TXENC8B10BUSE : in std_ulogic;
		TXGEARBOX64B66BUSE : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXSCRAM64B66BUSE : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic

     );
end X_GT10;

-- Architecture body --

architecture X_GT10_V of X_GT10 is
  component gt10_swift_bus
	port (
		CHBONDDONE : out STD_ULOGIC;
		CHBONDO : out STD_LOGIC_VECTOR(4 downto 0);
		PMARXLOCK : out STD_ULOGIC;
		RXBUFSTATUS : out STD_LOGIC_VECTOR(1 downto 0);
		RXCHARISCOMMA : out STD_LOGIC_VECTOR(7 downto 0);
		RXCHARISK : out STD_LOGIC_VECTOR(7 downto 0);
		RXCLKCORCNT : out STD_LOGIC_VECTOR(2 downto 0);
		RXCOMMADET : out STD_ULOGIC;
		RXDATA : out STD_LOGIC_VECTOR(63 downto 0);
		RXDISPERR : out STD_LOGIC_VECTOR(7 downto 0);
		RXLOSSOFSYNC : out STD_LOGIC_VECTOR(1 downto 0);
		RXNOTINTABLE : out STD_LOGIC_VECTOR(7 downto 0);
		RXREALIGN : out STD_ULOGIC;
		RXRECCLK : out STD_ULOGIC;
		RXRUNDISP : out STD_LOGIC_VECTOR(7 downto 0);
		TXBUFERR : out STD_ULOGIC;
		TXKERR : out STD_LOGIC_VECTOR(7 downto 0);
		TXN : out STD_ULOGIC;
		TXOUTCLK : out STD_ULOGIC;
		TXP : out STD_ULOGIC;
		TXRUNDISP : out STD_LOGIC_VECTOR(7 downto 0);

		BREFCLKNIN : in STD_ULOGIC;
		BREFCLKPIN : in STD_ULOGIC;
		CHBONDI : in STD_LOGIC_VECTOR(4 downto 0);
		ENCHANSYNC : in STD_ULOGIC;
		ENMCOMMAALIGN : in STD_ULOGIC;
		ENPCOMMAALIGN : in STD_ULOGIC;
		LOOPBACK : in STD_LOGIC_VECTOR(1 downto 0);
		PMAINIT : in STD_ULOGIC;
		PMAREGADDR : in STD_LOGIC_VECTOR(5 downto 0);
		PMAREGDATAIN : in STD_LOGIC_VECTOR(7 downto 0);
		PMAREGRW : in STD_ULOGIC;
		PMAREGSTROBE : in STD_ULOGIC;
		PMARXLOCKSEL : in STD_LOGIC_VECTOR(1 downto 0);
		POWERDOWN : in STD_ULOGIC;
		REFCLK : in STD_ULOGIC;
		REFCLK2 : in STD_ULOGIC;
		REFCLKBSEL : in STD_ULOGIC;
		REFCLKSEL : in STD_ULOGIC;
		RXBLOCKSYNC64B66BUSE : in STD_ULOGIC;
		RXCOMMADETUSE : in STD_ULOGIC;
		RXDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);
		RXDEC64B66BUSE : in STD_ULOGIC;
		RXDEC8B10BUSE : in STD_ULOGIC;
		RXDESCRAM64B66BUSE : in STD_ULOGIC;
		RXIGNOREBTF : in STD_ULOGIC;
		RXINTDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);
		RXN : in STD_ULOGIC;
		RXP : in STD_ULOGIC;
		RXPOLARITY : in STD_ULOGIC;
		RXRESET : in STD_ULOGIC;
		RXSLIDE : in STD_ULOGIC;
		RXUSRCLK : in STD_ULOGIC;
		RXUSRCLK2 : in STD_ULOGIC;
		TXBYPASS8B10B : in STD_LOGIC_VECTOR(7 downto 0);
		TXCHARDISPMODE : in STD_LOGIC_VECTOR(7 downto 0);
		TXCHARDISPVAL : in STD_LOGIC_VECTOR(7 downto 0);
		TXCHARISK : in STD_LOGIC_VECTOR(7 downto 0);
		TXDATA : in STD_LOGIC_VECTOR(63 downto 0);
		TXDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);
		TXENC64B66BUSE : in STD_ULOGIC;
		TXENC8B10BUSE : in STD_ULOGIC;
		TXGEARBOX64B66BUSE : in STD_ULOGIC;
		TXINHIBIT : in STD_ULOGIC;
		TXINTDATAWIDTH : in STD_LOGIC_VECTOR(1 downto 0);
		TXPOLARITY : in STD_ULOGIC;
		TXRESET : in STD_ULOGIC;
		TXSCRAM64B66BUSE : in STD_ULOGIC;
		TXUSRCLK : in STD_ULOGIC;
		TXUSRCLK2 : in STD_ULOGIC;
		ALIGN_COMMA_WORD : in STD_LOGIC_VECTOR(1 downto 0);
		CHAN_BOND_LIMIT : in STD_LOGIC_VECTOR(5 downto 0);
		CHAN_BOND_MODE : in STD_LOGIC_VECTOR(1 downto 0);
		CHAN_BOND_ONE_SHOT : in STD_ULOGIC;
		CHAN_BOND_SEQ_1_1 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_1_2 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_1_3 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_1_4 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_1_MASK : in STD_LOGIC_VECTOR(3 downto 0);
		CHAN_BOND_SEQ_2_1 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_2_2 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_2_3 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_2_4 : in STD_LOGIC_VECTOR(10 downto 0);
		CHAN_BOND_SEQ_2_MASK : in STD_LOGIC_VECTOR(3 downto 0);
		CHAN_BOND_SEQ_2_USE : in STD_ULOGIC;
		CHAN_BOND_SEQ_LEN : in STD_LOGIC_VECTOR(2 downto 0);
                CHAN_BOND_64B66B_SV : in std_ulogic;                
		CLK_COR_8B10B_DE : in STD_ULOGIC;
		CLK_COR_MAX_LAT : in STD_LOGIC_VECTOR(5 downto 0);
		CLK_COR_MIN_LAT : in STD_LOGIC_VECTOR(5 downto 0);
		CLK_COR_SEQ_1_1 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_1_2 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_1_3 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_1_4 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_1_MASK : in STD_LOGIC_VECTOR(3 downto 0);
		CLK_COR_SEQ_2_1 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_2_2 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_2_3 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_2_4 : in STD_LOGIC_VECTOR(10 downto 0);
		CLK_COR_SEQ_2_MASK : in STD_LOGIC_VECTOR(3 downto 0);
		CLK_COR_SEQ_2_USE : in STD_ULOGIC;
		CLK_COR_SEQ_DROP : in STD_ULOGIC;
		CLK_COR_SEQ_LEN : in STD_LOGIC_VECTOR(2 downto 0);
		CLK_CORRECT_USE : in STD_ULOGIC;
		COMMA_10B_MASK : in STD_LOGIC_VECTOR(9 downto 0);
		DEC_MCOMMA_DETECT : in STD_ULOGIC;
		DEC_PCOMMA_DETECT : in STD_ULOGIC;
		DEC_VALID_COMMA_ONLY : in STD_ULOGIC;
		MCOMMA_10B_VALUE : in STD_LOGIC_VECTOR(9 downto 0);
		MCOMMA_DETECT : in STD_ULOGIC;
		PCOMMA_10B_VALUE : in STD_LOGIC_VECTOR(9 downto 0);
		PCOMMA_DETECT : in STD_ULOGIC;
		PMA_SPEED : in STD_LOGIC_VECTOR(119 downto 0);
		PMA_PWR_CNTRL : in STD_LOGIC_VECTOR(7 downto 0);
		RX_BUFFER_USE : in STD_ULOGIC;
		RX_LOS_INVALID_INCR : in STD_LOGIC_VECTOR(7 downto 0);
		RX_LOS_THRESHOLD : in STD_LOGIC_VECTOR(7 downto 0);
		RX_LOSS_OF_SYNC_FSM : in STD_ULOGIC;
		SH_CNT_MAX : in STD_LOGIC_VECTOR(7 downto 0);
		SH_INVALID_CNT_MAX : in STD_LOGIC_VECTOR(7 downto 0);
		TX_BUFFER_USE : in STD_ULOGIC;
		GSR : in STD_ULOGIC
	);  
end component;

-- Attribute-to-Cell mapping signals
        signal   ALIGN_COMMA_WORD_BINARY  :  std_logic_vector(1 downto 0);
        signal   CHAN_BOND_LIMIT_BINARY  :  std_logic_vector(5 downto 0);
        signal   CHAN_BOND_MODE_BINARY  :  std_logic_vector(1 downto 0);
        signal   CHAN_BOND_ONE_SHOT_BINARY  :  std_ulogic;
        signal   CHAN_BOND_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_1);
        signal   CHAN_BOND_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_2);
        signal   CHAN_BOND_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_3);
        signal   CHAN_BOND_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_4);
        signal   CHAN_BOND_SEQ_1_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_MASK);
        signal   CHAN_BOND_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_1);
        signal   CHAN_BOND_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_2);
        signal   CHAN_BOND_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_3);
        signal   CHAN_BOND_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_4);
        signal   CHAN_BOND_SEQ_2_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_MASK);
        signal   CHAN_BOND_SEQ_2_USE_BINARY  :  std_ulogic;
        signal   CHAN_BOND_SEQ_LEN_BINARY  :  std_logic_vector(2 downto 0);
        signal   CHAN_BOND_64B66B_SV_BINARY  :  std_ulogic;
        signal   CLK_COR_8B10B_DE_BINARY  :  std_ulogic;
        signal   CLK_COR_MAX_LAT_BINARY  :  std_logic_vector(5 downto 0);
        signal   CLK_COR_MIN_LAT_BINARY  :  std_logic_vector(5 downto 0);
        signal   CLK_COR_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_1);
        signal   CLK_COR_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_2);
        signal   CLK_COR_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_3);
        signal   CLK_COR_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_4);
        signal   CLK_COR_SEQ_1_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_MASK);
        signal   CLK_COR_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_1);
        signal   CLK_COR_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_2);
        signal   CLK_COR_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_3);
        signal   CLK_COR_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_4);
        signal   CLK_COR_SEQ_2_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_MASK);
        signal   CLK_COR_SEQ_2_USE_BINARY  :  std_ulogic;
        signal   CLK_COR_SEQ_DROP_BINARY  :  std_ulogic;
        signal   CLK_COR_SEQ_LEN_BINARY  :  std_logic_vector(2 downto 0);
        signal   CLK_CORRECT_USE_BINARY  :  std_ulogic;
        signal   COMMA_10B_MASK_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(COMMA_10B_MASK);
        signal   DEC_MCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   DEC_PCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   DEC_VALID_COMMA_ONLY_BINARY  :  std_ulogic;
        signal   MCOMMA_10B_VALUE_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(MCOMMA_10B_VALUE);
        signal   MCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   PCOMMA_10B_VALUE_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(PCOMMA_10B_VALUE);
        signal   PCOMMA_DETECT_BINARY  :  std_ulogic;
        signal   PMA_PWR_CNTRL_BINARY  :  std_logic_vector(7 downto 0) := To_StdLogicVector(PMA_PWR_CNTRL);
        signal   PMA_SPEED_BINARY  :  std_logic_vector(119 downto 0);
        signal   RX_BUFFER_USE_BINARY  :  std_ulogic;
        signal   RX_LOS_INVALID_INCR_BINARY  :  std_logic_vector(7 downto 0);
        signal   RX_LOS_THRESHOLD_BINARY  :  std_logic_vector(7 downto 0);
        signal   RX_LOSS_OF_SYNC_FSM_BINARY  :  std_ulogic;
        signal   SH_CNT_MAX_BINARY  :  std_logic_vector(7 downto 0);
        signal   SH_INVALID_CNT_MAX_BINARY  :  std_logic_vector(7 downto 0);
        signal   TX_BUFFER_USE_BINARY  :  std_ulogic;

-- Input/Output Pin signals
        signal   CHBONDDONE_out  :  std_ulogic;
        signal   CHBONDO_out  :  std_logic_vector(4 downto 0);
        signal   PMARXLOCK_out  :  std_ulogic;
        signal   RXBUFSTATUS_out  :  std_logic_vector(1 downto 0);
        signal   RXCHARISCOMMA_out  :  std_logic_vector(7 downto 0);
        signal   RXCHARISK_out  :  std_logic_vector(7 downto 0);
        signal   RXCLKCORCNT_out  :  std_logic_vector(2 downto 0);
        signal   RXCOMMADET_out  :  std_ulogic;
        signal   RXDATA_out  :  std_logic_vector(63 downto 0);
        signal   RXDISPERR_out  :  std_logic_vector(7 downto 0);
        signal   RXLOSSOFSYNC_out  :  std_logic_vector(1 downto 0);
        signal   RXNOTINTABLE_out  :  std_logic_vector(7 downto 0);
        signal   RXREALIGN_out  :  std_ulogic;
        signal   RXRECCLK_out  :  std_ulogic;
        signal   RXRUNDISP_out  :  std_logic_vector(7 downto 0);
        signal   TXBUFERR_out  :  std_ulogic;
        signal   TXKERR_out  :  std_logic_vector(7 downto 0);
        signal   TXN_out  :  std_ulogic;
        signal   TXOUTCLK_out  :  std_ulogic;
        signal   TXP_out  :  std_ulogic;
        signal   TXRUNDISP_out  :  std_logic_vector(7 downto 0);

        signal   GSR_ipd  :  std_ulogic;
        signal   BREFCLKNIN_ipd  :  std_ulogic;
        signal   BREFCLKPIN_ipd  :  std_ulogic;
        signal   CHBONDI_ipd  :  std_logic_vector(4 downto 0);
        signal   ENCHANSYNC_ipd  :  std_ulogic;
        signal   ENMCOMMAALIGN_ipd  :  std_ulogic;
        signal   ENPCOMMAALIGN_ipd  :  std_ulogic;
        signal   LOOPBACK_ipd  :  std_logic_vector(1 downto 0);
        signal   PMAINIT_ipd  :  std_ulogic;
        signal   PMAREGADDR_ipd  :  std_logic_vector(5 downto 0);
        signal   PMAREGDATAIN_ipd  :  std_logic_vector(7 downto 0);
        signal   PMAREGRW_ipd  :  std_ulogic;
        signal   PMAREGSTROBE_ipd  :  std_ulogic;
        signal   PMARXLOCKSEL_ipd  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_ipd  :  std_ulogic;
        signal   REFCLK_ipd  :  std_ulogic;
        signal   REFCLK2_ipd  :  std_ulogic;
        signal   REFCLKBSEL_ipd  :  std_ulogic;
        signal   REFCLKSEL_ipd  :  std_ulogic;
        signal   RXBLOCKSYNC64B66BUSE_ipd  :  std_ulogic;
        signal   RXCOMMADETUSE_ipd  :  std_ulogic;
        signal   RXDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   RXDEC64B66BUSE_ipd  :  std_ulogic;
        signal   RXDEC8B10BUSE_ipd  :  std_ulogic;
        signal   RXDESCRAM64B66BUSE_ipd  :  std_ulogic;
        signal   RXIGNOREBTF_ipd  :  std_ulogic;
        signal   RXINTDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   RXN_ipd  :  std_ulogic;
        signal   RXP_ipd  :  std_ulogic;
        signal   RXPOLARITY_ipd  :  std_ulogic;
        signal   RXRESET_ipd  :  std_ulogic;
        signal   RXSLIDE_ipd  :  std_ulogic;
        signal   RXUSRCLK_ipd  :  std_ulogic;
        signal   RXUSRCLK2_ipd  :  std_ulogic;
        signal   TXBYPASS8B10B_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPMODE_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPVAL_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARISK_ipd  :  std_logic_vector(7 downto 0);
        signal   TXDATA_ipd  :  std_logic_vector(63 downto 0);
        signal   TXDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   TXENC64B66BUSE_ipd  :  std_ulogic;
        signal   TXENC8B10BUSE_ipd  :  std_ulogic;
        signal   TXGEARBOX64B66BUSE_ipd  :  std_ulogic;
        signal   TXINHIBIT_ipd  :  std_ulogic;
        signal   TXINTDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   TXPOLARITY_ipd  :  std_ulogic;
        signal   TXRESET_ipd  :  std_ulogic;
        signal   TXSCRAM64B66BUSE_ipd  :  std_ulogic;
        signal   TXUSRCLK_ipd  :  std_ulogic;
        signal   TXUSRCLK2_ipd  :  std_ulogic;

        signal   GSR_dly  :  std_ulogic;
        signal   BREFCLKNIN_dly  :  std_ulogic;
        signal   BREFCLKPIN_dly  :  std_ulogic;
        signal   CHBONDI_dly  :  std_logic_vector(4 downto 0);
        signal   ENCHANSYNC_dly  :  std_ulogic;
        signal   ENMCOMMAALIGN_dly  :  std_ulogic;
        signal   ENPCOMMAALIGN_dly  :  std_ulogic;
        signal   LOOPBACK_dly  :  std_logic_vector(1 downto 0);
        signal   PMAINIT_dly  :  std_ulogic;
        signal   PMAREGADDR_dly  :  std_logic_vector(5 downto 0);
        signal   PMAREGDATAIN_dly  :  std_logic_vector(7 downto 0);
        signal   PMAREGRW_dly  :  std_ulogic;
        signal   PMAREGSTROBE_dly  :  std_ulogic;
        signal   PMARXLOCKSEL_dly  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_dly  :  std_ulogic;
        signal   REFCLK_dly  :  std_ulogic;
        signal   REFCLK2_dly  :  std_ulogic;
        signal   REFCLKBSEL_dly  :  std_ulogic;
        signal   REFCLKSEL_dly  :  std_ulogic;
        signal   RXBLOCKSYNC64B66BUSE_dly  :  std_ulogic;
        signal   RXCOMMADETUSE_dly  :  std_ulogic;
        signal   RXDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   RXDEC64B66BUSE_dly  :  std_ulogic;
        signal   RXDEC8B10BUSE_dly  :  std_ulogic;
        signal   RXDESCRAM64B66BUSE_dly  :  std_ulogic;
        signal   RXIGNOREBTF_dly  :  std_ulogic;
        signal   RXINTDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   RXN_dly  :  std_ulogic;
        signal   RXP_dly  :  std_ulogic;
        signal   RXPOLARITY_dly  :  std_ulogic;
        signal   RXRESET_dly  :  std_ulogic;
        signal   RXSLIDE_dly  :  std_ulogic;
        signal   RXUSRCLK_dly  :  std_ulogic;
        signal   RXUSRCLK2_dly  :  std_ulogic;
        signal   TXBYPASS8B10B_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPMODE_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPVAL_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARISK_dly  :  std_logic_vector(7 downto 0);
        signal   TXDATA_dly  :  std_logic_vector(63 downto 0);
        signal   TXDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   TXENC64B66BUSE_dly  :  std_ulogic;
        signal   TXENC8B10BUSE_dly  :  std_ulogic;
        signal   TXGEARBOX64B66BUSE_dly  :  std_ulogic;
        signal   TXINHIBIT_dly  :  std_ulogic;
        signal   TXINTDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   TXPOLARITY_dly  :  std_ulogic;
        signal   TXRESET_dly  :  std_ulogic;
        signal   TXSCRAM64B66BUSE_dly  :  std_ulogic;
        signal   TXUSRCLK_dly  :  std_ulogic;
        signal   TXUSRCLK2_dly  :  std_ulogic;

begin
   WireDelay : block
       begin
              VitalWireDelay (BREFCLKNIN_ipd,BREFCLKNIN,tipd_BREFCLKNIN);
              VitalWireDelay (BREFCLKPIN_ipd,BREFCLKPIN,tipd_BREFCLKPIN);
           CHBONDI_DELAY : for i in 4 downto 0 generate
              VitalWireDelay (CHBONDI_ipd(i),CHBONDI(i),tipd_CHBONDI(i));
           end generate CHBONDI_DELAY;
              VitalWireDelay (ENCHANSYNC_ipd,ENCHANSYNC,tipd_ENCHANSYNC);
              VitalWireDelay (ENMCOMMAALIGN_ipd,ENMCOMMAALIGN,tipd_ENMCOMMAALIGN);
              VitalWireDelay (ENPCOMMAALIGN_ipd,ENPCOMMAALIGN,tipd_ENPCOMMAALIGN);
           LOOPBACK_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (LOOPBACK_ipd(i),LOOPBACK(i),tipd_LOOPBACK(i));
           end generate LOOPBACK_DELAY;
              VitalWireDelay (PMAINIT_ipd,PMAINIT,tipd_PMAINIT);
           PMAREGADDR_DELAY : for i in 5 downto 0 generate
              VitalWireDelay (PMAREGADDR_ipd(i),PMAREGADDR(i),tipd_PMAREGADDR(i));
           end generate PMAREGADDR_DELAY;
           PMAREGDATAIN_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (PMAREGDATAIN_ipd(i),PMAREGDATAIN(i),tipd_PMAREGDATAIN(i));
           end generate PMAREGDATAIN_DELAY;
              VitalWireDelay (PMAREGRW_ipd,PMAREGRW,tipd_PMAREGRW);
              VitalWireDelay (PMAREGSTROBE_ipd,PMAREGSTROBE,tipd_PMAREGSTROBE);
           PMARXLOCKSEL_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (PMARXLOCKSEL_ipd(i),PMARXLOCKSEL(i),tipd_PMARXLOCKSEL(i));
           end generate PMARXLOCKSEL_DELAY;
              VitalWireDelay (POWERDOWN_ipd,POWERDOWN,tipd_POWERDOWN);
              VitalWireDelay (REFCLK_ipd,REFCLK,tipd_REFCLK);
              VitalWireDelay (REFCLK2_ipd,REFCLK2,tipd_REFCLK2);
              VitalWireDelay (REFCLKBSEL_ipd,REFCLKBSEL,tipd_REFCLKBSEL);
              VitalWireDelay (REFCLKSEL_ipd,REFCLKSEL,tipd_REFCLKSEL);
              VitalWireDelay (RXBLOCKSYNC64B66BUSE_ipd,RXBLOCKSYNC64B66BUSE,tipd_RXBLOCKSYNC64B66BUSE);
              VitalWireDelay (RXCOMMADETUSE_ipd,RXCOMMADETUSE,tipd_RXCOMMADETUSE);
           RXDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (RXDATAWIDTH_ipd(i),RXDATAWIDTH(i),tipd_RXDATAWIDTH(i));
           end generate RXDATAWIDTH_DELAY;
              VitalWireDelay (RXDEC64B66BUSE_ipd,RXDEC64B66BUSE,tipd_RXDEC64B66BUSE);
              VitalWireDelay (RXDEC8B10BUSE_ipd,RXDEC8B10BUSE,tipd_RXDEC8B10BUSE);
              VitalWireDelay (RXDESCRAM64B66BUSE_ipd,RXDESCRAM64B66BUSE,tipd_RXDESCRAM64B66BUSE);
              VitalWireDelay (RXIGNOREBTF_ipd,RXIGNOREBTF,tipd_RXIGNOREBTF);
           RXINTDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (RXINTDATAWIDTH_ipd(i),RXINTDATAWIDTH(i),tipd_RXINTDATAWIDTH(i));
           end generate RXINTDATAWIDTH_DELAY;
              VitalWireDelay (RXN_ipd,RXN,tipd_RXN);
              VitalWireDelay (RXP_ipd,RXP,tipd_RXP);
              VitalWireDelay (RXPOLARITY_ipd,RXPOLARITY,tipd_RXPOLARITY);
              VitalWireDelay (RXRESET_ipd,RXRESET,tipd_RXRESET);
              VitalWireDelay (RXSLIDE_ipd,RXSLIDE,tipd_RXSLIDE);
              VitalWireDelay (RXUSRCLK_ipd,RXUSRCLK,tipd_RXUSRCLK);
              VitalWireDelay (RXUSRCLK2_ipd,RXUSRCLK2,tipd_RXUSRCLK2);
           TXBYPASS8B10B_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXBYPASS8B10B_ipd(i),TXBYPASS8B10B(i),tipd_TXBYPASS8B10B(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARDISPMODE_ipd(i),TXCHARDISPMODE(i),tipd_TXCHARDISPMODE(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARDISPVAL_ipd(i),TXCHARDISPVAL(i),tipd_TXCHARDISPVAL(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARISK_ipd(i),TXCHARISK(i),tipd_TXCHARISK(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 63 downto 0 generate
              VitalWireDelay (TXDATA_ipd(i),TXDATA(i),tipd_TXDATA(i));
           end generate TXDATA_DELAY;
           TXDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (TXDATAWIDTH_ipd(i),TXDATAWIDTH(i),tipd_TXDATAWIDTH(i));
           end generate TXDATAWIDTH_DELAY;
              VitalWireDelay (TXENC64B66BUSE_ipd,TXENC64B66BUSE,tipd_TXENC64B66BUSE);
              VitalWireDelay (TXENC8B10BUSE_ipd,TXENC8B10BUSE,tipd_TXENC8B10BUSE);
              VitalWireDelay (TXGEARBOX64B66BUSE_ipd,TXGEARBOX64B66BUSE,tipd_TXGEARBOX64B66BUSE);
              VitalWireDelay (TXINHIBIT_ipd,TXINHIBIT,tipd_TXINHIBIT);
           TXINTDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (TXINTDATAWIDTH_ipd(i),TXINTDATAWIDTH(i),tipd_TXINTDATAWIDTH(i));
           end generate TXINTDATAWIDTH_DELAY;
              VitalWireDelay (TXPOLARITY_ipd,TXPOLARITY,tipd_TXPOLARITY);
              VitalWireDelay (TXRESET_ipd,TXRESET,tipd_TXRESET);
              VitalWireDelay (TXSCRAM64B66BUSE_ipd,TXSCRAM64B66BUSE,tipd_TXSCRAM64B66BUSE);
              VitalWireDelay (TXUSRCLK_ipd,TXUSRCLK,tipd_TXUSRCLK);
              VitalWireDelay (TXUSRCLK2_ipd,TXUSRCLK2,tipd_TXUSRCLK2);
              VitalWireDelay (GSR_ipd,GSR,tipd_GSR);
       end block;

   SignalDelay : block
       begin
           CHBONDI_DELAY : for i in 4 downto 0 generate
              VitalSignalDelay (CHBONDI_dly(i),CHBONDI_ipd(i),tisd_CHBONDI_RXUSRCLK(i));
           end generate CHBONDI_DELAY;
              VitalSignalDelay (ENCHANSYNC_dly,ENCHANSYNC_ipd,tisd_ENCHANSYNC_RXUSRCLK2);
              VitalSignalDelay (RXIGNOREBTF_dly,RXIGNOREBTF_ipd,tisd_RXIGNOREBTF_RXUSRCLK2);
           TXBYPASS8B10B_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXBYPASS8B10B_dly(i),TXBYPASS8B10B_ipd(i),tisd_TXBYPASS8B10B_TXUSRCLK2(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARDISPMODE_dly(i),TXCHARDISPMODE_ipd(i),tisd_TXCHARDISPMODE_TXUSRCLK2(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARDISPVAL_dly(i),TXCHARDISPVAL_ipd(i),tisd_TXCHARDISPVAL_TXUSRCLK2(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARISK_dly(i),TXCHARISK_ipd(i),tisd_TXCHARISK_TXUSRCLK2(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 63 downto 0 generate
              VitalSignalDelay (TXDATA_dly(i),TXDATA_ipd(i),tisd_TXDATA_TXUSRCLK2(i));
           end generate TXDATA_DELAY;
              VitalSignalDelay (RXUSRCLK_dly,RXUSRCLK_ipd,ticd_RXUSRCLK);
              VitalSignalDelay (RXUSRCLK2_dly,RXUSRCLK2_ipd,ticd_RXUSRCLK2);
              VitalSignalDelay (TXUSRCLK2_dly,TXUSRCLK2_ipd,ticd_TXUSRCLK2);
              VitalSignalDelay (REFCLK_dly,REFCLK_ipd,ticd_REFCLK);
       end block;
       

   ENMCOMMAALIGN_dly <= ENMCOMMAALIGN_ipd;
   ENPCOMMAALIGN_dly <= ENPCOMMAALIGN_ipd;
   GSR_dly <= GSR_ipd;    
   LOOPBACK_dly <= LOOPBACK_ipd;
   PMAINIT_dly <= PMAINIT_ipd;
   PMARXLOCKSEL_dly <= PMARXLOCKSEL_ipd;
   POWERDOWN_dly <= POWERDOWN_ipd;
   RXBLOCKSYNC64B66BUSE_dly <= RXBLOCKSYNC64B66BUSE_ipd;
   RXCOMMADETUSE_dly <= RXCOMMADETUSE_ipd;
   RXDATAWIDTH_dly <= RXDATAWIDTH_ipd;
   RXDEC8B10BUSE_dly <= RXDEC8B10BUSE_ipd;
   RXDESCRAM64B66BUSE_dly <= RXDESCRAM64B66BUSE_ipd;
   RXINTDATAWIDTH_dly <= RXINTDATAWIDTH_ipd;
   RXN_dly <= RXN_ipd;
   RXP_dly <= RXP_ipd;
   RXPOLARITY_dly <= RXPOLARITY_ipd;
   RXRESET_dly <= RXRESET_ipd;
   TXDATAWIDTH_dly <= TXDATAWIDTH_ipd;
   TXGEARBOX64B66BUSE_dly <= TXGEARBOX64B66BUSE_ipd;
   TXINHIBIT_dly <= TXINHIBIT_ipd;
   TXINTDATAWIDTH_dly <= TXINTDATAWIDTH_ipd;
   TXPOLARITY_dly <= TXPOLARITY_ipd;
   TXRESET_dly <= TXRESET_ipd;
   TXSCRAM64B66BUSE_dly <= TXSCRAM64B66BUSE_ipd;
   BREFCLKNIN_dly <= BREFCLKNIN_ipd;
   BREFCLKPIN_dly <= BREFCLKPIN_ipd;
--   REFCLK_dly <= REFCLK_ipd;
   REFCLK2_dly <= REFCLK2_ipd;
   TXUSRCLK_dly <= TXUSRCLK_ipd;    
   PMAREGADDR_dly <= PMAREGADDR_ipd;
   PMAREGDATAIN_dly <= PMAREGDATAIN_ipd;
   PMAREGRW_dly <= PMAREGRW_ipd;
   PMAREGSTROBE_dly <= PMAREGSTROBE_ipd;
   REFCLKSEL_dly <= REFCLKSEL_ipd;
   REFCLKBSEL_dly <= REFCLKBSEL_ipd;
   RXDEC64B66BUSE_dly <= RXDEC64B66BUSE_ipd;
   RXSLIDE_dly <= RXSLIDE_ipd;
   TXENC64B66BUSE_dly <= TXENC64B66BUSE_ipd;
   TXENC8B10BUSE_dly <= TXENC8B10BUSE_ipd;    
       

   gt10_swift_bw_1 : GT10_SWIFT_BUS
      port map (
          ALIGN_COMMA_WORD  =>  ALIGN_COMMA_WORD_BINARY,
          BREFCLKNIN  =>  BREFCLKNIN_dly,
          BREFCLKPIN  =>  BREFCLKPIN_dly,
          CHAN_BOND_64B66B_SV  =>  CHAN_BOND_64B66B_SV_BINARY,
          CHAN_BOND_LIMIT  =>  CHAN_BOND_LIMIT_BINARY,
          CHAN_BOND_MODE  =>  CHAN_BOND_MODE_BINARY,
          CHAN_BOND_ONE_SHOT  =>  CHAN_BOND_ONE_SHOT_BINARY,
          CHAN_BOND_SEQ_1_1  =>  CHAN_BOND_SEQ_1_1_BINARY,
          CHAN_BOND_SEQ_1_2  =>  CHAN_BOND_SEQ_1_2_BINARY,
          CHAN_BOND_SEQ_1_3  =>  CHAN_BOND_SEQ_1_3_BINARY,
          CHAN_BOND_SEQ_1_4  =>  CHAN_BOND_SEQ_1_4_BINARY,
          CHAN_BOND_SEQ_1_MASK  =>  CHAN_BOND_SEQ_1_MASK_BINARY,
          CHAN_BOND_SEQ_2_1  =>  CHAN_BOND_SEQ_2_1_BINARY,
          CHAN_BOND_SEQ_2_2  =>  CHAN_BOND_SEQ_2_2_BINARY,
          CHAN_BOND_SEQ_2_3  =>  CHAN_BOND_SEQ_2_3_BINARY,
          CHAN_BOND_SEQ_2_4  =>  CHAN_BOND_SEQ_2_4_BINARY,
          CHAN_BOND_SEQ_2_MASK  =>  CHAN_BOND_SEQ_2_MASK_BINARY,
          CHAN_BOND_SEQ_2_USE  =>  CHAN_BOND_SEQ_2_USE_BINARY,
          CHAN_BOND_SEQ_LEN  =>  CHAN_BOND_SEQ_LEN_BINARY,
          CHBONDDONE  =>  CHBONDDONE_out,
          CHBONDI  =>  CHBONDI_dly,
          CHBONDO  =>  CHBONDO_out,
          CLK_CORRECT_USE  =>  CLK_CORRECT_USE_BINARY,
          CLK_COR_8B10B_DE  =>  CLK_COR_8B10B_DE_BINARY,
          CLK_COR_MAX_LAT  =>  CLK_COR_MAX_LAT_BINARY,
          CLK_COR_MIN_LAT  =>  CLK_COR_MIN_LAT_BINARY,
          CLK_COR_SEQ_1_1  =>  CLK_COR_SEQ_1_1_BINARY,
          CLK_COR_SEQ_1_2  =>  CLK_COR_SEQ_1_2_BINARY,
          CLK_COR_SEQ_1_3  =>  CLK_COR_SEQ_1_3_BINARY,
          CLK_COR_SEQ_1_4  =>  CLK_COR_SEQ_1_4_BINARY,
          CLK_COR_SEQ_1_MASK  =>  CLK_COR_SEQ_1_MASK_BINARY,
          CLK_COR_SEQ_2_1  =>  CLK_COR_SEQ_2_1_BINARY,
          CLK_COR_SEQ_2_2  =>  CLK_COR_SEQ_2_2_BINARY,
          CLK_COR_SEQ_2_3  =>  CLK_COR_SEQ_2_3_BINARY,
          CLK_COR_SEQ_2_4  =>  CLK_COR_SEQ_2_4_BINARY,
          CLK_COR_SEQ_2_MASK  =>  CLK_COR_SEQ_2_MASK_BINARY,
          CLK_COR_SEQ_2_USE  =>  CLK_COR_SEQ_2_USE_BINARY,
          CLK_COR_SEQ_DROP  =>  CLK_COR_SEQ_DROP_BINARY,
          CLK_COR_SEQ_LEN  =>  CLK_COR_SEQ_LEN_BINARY,
          COMMA_10B_MASK  =>  COMMA_10B_MASK_BINARY,
          DEC_MCOMMA_DETECT  =>  DEC_MCOMMA_DETECT_BINARY,
          DEC_PCOMMA_DETECT  =>  DEC_PCOMMA_DETECT_BINARY,
          DEC_VALID_COMMA_ONLY  =>  DEC_VALID_COMMA_ONLY_BINARY,
          ENCHANSYNC  =>  ENCHANSYNC_dly,
          ENMCOMMAALIGN  =>  ENMCOMMAALIGN_dly,
          ENPCOMMAALIGN  =>  ENPCOMMAALIGN_dly,
          GSR  =>  GSR_dly,
          LOOPBACK  =>  LOOPBACK_dly,
          MCOMMA_10B_VALUE  =>  MCOMMA_10B_VALUE_BINARY,
          MCOMMA_DETECT  =>  MCOMMA_DETECT_BINARY,
          PCOMMA_10B_VALUE  =>  PCOMMA_10B_VALUE_BINARY,
          PCOMMA_DETECT  =>  PCOMMA_DETECT_BINARY,
          PMAINIT  =>  PMAINIT_dly,
          PMAREGADDR  =>  PMAREGADDR_dly,
          PMAREGDATAIN  =>  PMAREGDATAIN_dly,
          PMAREGRW  =>  PMAREGRW_dly,
          PMAREGSTROBE  =>  PMAREGSTROBE_dly,
          PMARXLOCK  =>  PMARXLOCK_out,
          PMARXLOCKSEL  =>  PMARXLOCKSEL_dly,
          PMA_PWR_CNTRL  =>  PMA_PWR_CNTRL_BINARY,
          PMA_SPEED  =>  PMA_SPEED_BINARY,
          POWERDOWN  =>  POWERDOWN_dly,
          REFCLK  =>  REFCLK_dly,
          REFCLK2  =>  REFCLK2_dly,
          REFCLKBSEL  =>  REFCLKBSEL_dly,
          REFCLKSEL  =>  REFCLKSEL_dly,
          RXBLOCKSYNC64B66BUSE  =>  RXBLOCKSYNC64B66BUSE_dly,
          RXBUFSTATUS  =>  RXBUFSTATUS_out,
          RXCHARISCOMMA  =>  RXCHARISCOMMA_out,
          RXCHARISK  =>  RXCHARISK_out,
          RXCLKCORCNT  =>  RXCLKCORCNT_out,
          RXCOMMADET  =>  RXCOMMADET_out,
          RXCOMMADETUSE  =>  RXCOMMADETUSE_dly,
          RXDATA  =>  RXDATA_out,
          RXDATAWIDTH  =>  RXDATAWIDTH_dly,
          RXDEC64B66BUSE  =>  RXDEC64B66BUSE_dly,
          RXDEC8B10BUSE  =>  RXDEC8B10BUSE_dly,
          RXDESCRAM64B66BUSE  =>  RXDESCRAM64B66BUSE_dly,
          RXDISPERR  =>  RXDISPERR_out,
          RXIGNOREBTF  =>  RXIGNOREBTF_dly,
          RXINTDATAWIDTH  =>  RXINTDATAWIDTH_dly,
          RXLOSSOFSYNC  =>  RXLOSSOFSYNC_out,
          RXN  =>  RXN_dly,
          RXNOTINTABLE  =>  RXNOTINTABLE_out,
          RXP  =>  RXP_dly,
          RXPOLARITY  =>  RXPOLARITY_dly,
          RXREALIGN  =>  RXREALIGN_out,
          RXRECCLK  =>  RXRECCLK_out,
          RXRESET  =>  RXRESET_dly,
          RXRUNDISP  =>  RXRUNDISP_out,
          RXSLIDE  =>  RXSLIDE_dly,
          RXUSRCLK  =>  RXUSRCLK_dly,
          RXUSRCLK2  =>  RXUSRCLK2_dly,
          RX_BUFFER_USE  =>  RX_BUFFER_USE_BINARY,
          RX_LOSS_OF_SYNC_FSM  =>  RX_LOSS_OF_SYNC_FSM_BINARY,
          RX_LOS_INVALID_INCR  =>  RX_LOS_INVALID_INCR_BINARY,
          RX_LOS_THRESHOLD  =>  RX_LOS_THRESHOLD_BINARY,
          SH_CNT_MAX  =>  SH_CNT_MAX_BINARY,
          SH_INVALID_CNT_MAX  =>  SH_INVALID_CNT_MAX_BINARY,
          TXBUFERR  =>  TXBUFERR_out,
          TXBYPASS8B10B  =>  TXBYPASS8B10B_dly,
          TXCHARDISPMODE  =>  TXCHARDISPMODE_dly,
          TXCHARDISPVAL  =>  TXCHARDISPVAL_dly,
          TXCHARISK  =>  TXCHARISK_dly,
          TXDATA  =>  TXDATA_dly,
          TXDATAWIDTH  =>  TXDATAWIDTH_dly,
          TXENC64B66BUSE  =>  TXENC64B66BUSE_dly,
          TXENC8B10BUSE  =>  TXENC8B10BUSE_dly,
          TXGEARBOX64B66BUSE  =>  TXGEARBOX64B66BUSE_dly,
          TXINHIBIT  =>  TXINHIBIT_dly,
          TXINTDATAWIDTH  =>  TXINTDATAWIDTH_dly,
          TXKERR  =>  TXKERR_out,
          TXN  =>  TXN_out,
          TXOUTCLK  =>  TXOUTCLK_out,
          TXP  =>  TXP_out,
          TXPOLARITY  =>  TXPOLARITY_dly,
          TXRESET  =>  TXRESET_dly,
          TXRUNDISP  =>  TXRUNDISP_out,
          TXSCRAM64B66BUSE  =>  TXSCRAM64B66BUSE_dly,
          TXUSRCLK  =>  TXUSRCLK_dly,
          TXUSRCLK2  =>  TXUSRCLK2_dly,
          TX_BUFFER_USE  =>  TX_BUFFER_USE_BINARY

      );

   INIPROC : process
     variable PMA_SPEED_BIT_VECTOR     : bit_vector(119 downto 0);          
     begin
       case ALIGN_COMMA_WORD is
           when   1  =>  ALIGN_COMMA_WORD_BINARY <= "00";
           when   2  =>  ALIGN_COMMA_WORD_BINARY <= "01";
           when   4  =>  ALIGN_COMMA_WORD_BINARY <= "10";
           when others  =>  assert FALSE report "Error : ALIGN_COMMA_WORD is not in 1, 2, 4." severity warning;
       end case;
       case CHAN_BOND_LIMIT is
           when   0  =>  CHAN_BOND_LIMIT_BINARY <= "000000";
           when   1  =>  CHAN_BOND_LIMIT_BINARY <= "000001";
           when   2  =>  CHAN_BOND_LIMIT_BINARY <= "000010";
           when   3  =>  CHAN_BOND_LIMIT_BINARY <= "000011";
           when   4  =>  CHAN_BOND_LIMIT_BINARY <= "000100";
           when   5  =>  CHAN_BOND_LIMIT_BINARY <= "000101";
           when   6  =>  CHAN_BOND_LIMIT_BINARY <= "000110";
           when   7  =>  CHAN_BOND_LIMIT_BINARY <= "000111";
           when   8  =>  CHAN_BOND_LIMIT_BINARY <= "001000";
           when   9  =>  CHAN_BOND_LIMIT_BINARY <= "001001";
           when   10  =>  CHAN_BOND_LIMIT_BINARY <= "001010";
           when   11  =>  CHAN_BOND_LIMIT_BINARY <= "001011";
           when   12  =>  CHAN_BOND_LIMIT_BINARY <= "001100";
           when   13  =>  CHAN_BOND_LIMIT_BINARY <= "001101";
           when   14  =>  CHAN_BOND_LIMIT_BINARY <= "001110";
           when   15  =>  CHAN_BOND_LIMIT_BINARY <= "001111";
           when   16  =>  CHAN_BOND_LIMIT_BINARY <= "010000";
           when   17  =>  CHAN_BOND_LIMIT_BINARY <= "010001";
           when   18  =>  CHAN_BOND_LIMIT_BINARY <= "010010";
           when   19  =>  CHAN_BOND_LIMIT_BINARY <= "010011";
           when   20  =>  CHAN_BOND_LIMIT_BINARY <= "010100";
           when   21  =>  CHAN_BOND_LIMIT_BINARY <= "010101";
           when   22  =>  CHAN_BOND_LIMIT_BINARY <= "010110";
           when   23  =>  CHAN_BOND_LIMIT_BINARY <= "010111";
           when   24  =>  CHAN_BOND_LIMIT_BINARY <= "011000";
           when   25  =>  CHAN_BOND_LIMIT_BINARY <= "011001";
           when   26  =>  CHAN_BOND_LIMIT_BINARY <= "011010";
           when   27  =>  CHAN_BOND_LIMIT_BINARY <= "011011";
           when   28  =>  CHAN_BOND_LIMIT_BINARY <= "011100";
           when   29  =>  CHAN_BOND_LIMIT_BINARY <= "011101";
           when   30  =>  CHAN_BOND_LIMIT_BINARY <= "011110";
           when   31  =>  CHAN_BOND_LIMIT_BINARY <= "011111";
           when   32  =>  CHAN_BOND_LIMIT_BINARY <= "100000";
           when   33  =>  CHAN_BOND_LIMIT_BINARY <= "100001";
           when   34  =>  CHAN_BOND_LIMIT_BINARY <= "100010";
           when   35  =>  CHAN_BOND_LIMIT_BINARY <= "100011";
           when   36  =>  CHAN_BOND_LIMIT_BINARY <= "100100";
           when   37  =>  CHAN_BOND_LIMIT_BINARY <= "100101";
           when   38  =>  CHAN_BOND_LIMIT_BINARY <= "100110";
           when   39  =>  CHAN_BOND_LIMIT_BINARY <= "100111";
           when   40  =>  CHAN_BOND_LIMIT_BINARY <= "101000";
           when   41  =>  CHAN_BOND_LIMIT_BINARY <= "101001";
           when   42  =>  CHAN_BOND_LIMIT_BINARY <= "101010";
           when   43  =>  CHAN_BOND_LIMIT_BINARY <= "101011";
           when   44  =>  CHAN_BOND_LIMIT_BINARY <= "101100";
           when   45  =>  CHAN_BOND_LIMIT_BINARY <= "101101";
           when   46  =>  CHAN_BOND_LIMIT_BINARY <= "101110";
           when   47  =>  CHAN_BOND_LIMIT_BINARY <= "101111";
           when   48  =>  CHAN_BOND_LIMIT_BINARY <= "110000";
           when   49  =>  CHAN_BOND_LIMIT_BINARY <= "110001";
           when   50  =>  CHAN_BOND_LIMIT_BINARY <= "110010";
           when   51  =>  CHAN_BOND_LIMIT_BINARY <= "110011";
           when   52  =>  CHAN_BOND_LIMIT_BINARY <= "110100";
           when   53  =>  CHAN_BOND_LIMIT_BINARY <= "110101";
           when   54  =>  CHAN_BOND_LIMIT_BINARY <= "110110";
           when   55  =>  CHAN_BOND_LIMIT_BINARY <= "110111";
           when   56  =>  CHAN_BOND_LIMIT_BINARY <= "111000";
           when   57  =>  CHAN_BOND_LIMIT_BINARY <= "111001";
           when   58  =>  CHAN_BOND_LIMIT_BINARY <= "111010";
           when   59  =>  CHAN_BOND_LIMIT_BINARY <= "111011";
           when   60  =>  CHAN_BOND_LIMIT_BINARY <= "111100";
           when   61  =>  CHAN_BOND_LIMIT_BINARY <= "111101";
           when   62  =>  CHAN_BOND_LIMIT_BINARY <= "111110";
           when   63  =>  CHAN_BOND_LIMIT_BINARY <= "111111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_LIMIT is not in range 0...63." severity warning;
       end case;
--     case CHAN_BOND_MODE is
           if((CHAN_BOND_MODE = "OFF") or (CHAN_BOND_MODE = "off")) then
               CHAN_BOND_MODE_BINARY <= "00";
           elsif((CHAN_BOND_MODE = "MASTER") or (CHAN_BOND_MODE = "master")) then
               CHAN_BOND_MODE_BINARY <= "01";
           elsif((CHAN_BOND_MODE = "SLAVE_1_HOP") or (CHAN_BOND_MODE = "slave_1_hop")) then
               CHAN_BOND_MODE_BINARY <= "10";
           elsif((CHAN_BOND_MODE = "SLAVE_2_HOPS") or (CHAN_BOND_MODE = "slave_2_hops")) then
               CHAN_BOND_MODE_BINARY <= "11";
           else
             assert FALSE report "Error : CHAN_BOND_MODE = is not OFF, MASTER, SLAVE_1_HOP, SLAVE_2_HOPS." severity warning;
           end if;
--     end case;
       case CHAN_BOND_ONE_SHOT is
           when FALSE   =>  CHAN_BOND_ONE_SHOT_BINARY <= '0';
           when TRUE    =>  CHAN_BOND_ONE_SHOT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_ONE_SHOT is neither TRUE nor FALSE." severity warning;
       end case;
       case CHAN_BOND_SEQ_2_USE is
           when FALSE   =>  CHAN_BOND_SEQ_2_USE_BINARY <= '0';
           when TRUE    =>  CHAN_BOND_SEQ_2_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_2_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case CHAN_BOND_SEQ_LEN is
           when   1  =>  CHAN_BOND_SEQ_LEN_BINARY <= "000";
           when   2  =>  CHAN_BOND_SEQ_LEN_BINARY <= "001";
           when   3  =>  CHAN_BOND_SEQ_LEN_BINARY <= "010";
           when   4  =>  CHAN_BOND_SEQ_LEN_BINARY <= "011";
           when   8  =>  CHAN_BOND_SEQ_LEN_BINARY <= "111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_LEN is not in 1, 2, 3, 4, 8." severity warning;
       end case;
       case CHAN_BOND_64B66B_SV is
           when FALSE   =>  CHAN_BOND_64B66B_SV_BINARY <= '0';
           when TRUE    =>  CHAN_BOND_64B66B_SV_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_64B66B_SV is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_8B10B_DE is
           when FALSE   =>  CLK_COR_8B10B_DE_BINARY <= '0';
           when TRUE    =>  CLK_COR_8B10B_DE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_8B10B_DE is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_MAX_LAT is
           when   0  =>  CLK_COR_MAX_LAT_BINARY <= "000000";
           when   1  =>  CLK_COR_MAX_LAT_BINARY <= "000001";
           when   2  =>  CLK_COR_MAX_LAT_BINARY <= "000010";
           when   3  =>  CLK_COR_MAX_LAT_BINARY <= "000011";
           when   4  =>  CLK_COR_MAX_LAT_BINARY <= "000100";
           when   5  =>  CLK_COR_MAX_LAT_BINARY <= "000101";
           when   6  =>  CLK_COR_MAX_LAT_BINARY <= "000110";
           when   7  =>  CLK_COR_MAX_LAT_BINARY <= "000111";
           when   8  =>  CLK_COR_MAX_LAT_BINARY <= "001000";
           when   9  =>  CLK_COR_MAX_LAT_BINARY <= "001001";
           when   10  =>  CLK_COR_MAX_LAT_BINARY <= "001010";
           when   11  =>  CLK_COR_MAX_LAT_BINARY <= "001011";
           when   12  =>  CLK_COR_MAX_LAT_BINARY <= "001100";
           when   13  =>  CLK_COR_MAX_LAT_BINARY <= "001101";
           when   14  =>  CLK_COR_MAX_LAT_BINARY <= "001110";
           when   15  =>  CLK_COR_MAX_LAT_BINARY <= "001111";
           when   16  =>  CLK_COR_MAX_LAT_BINARY <= "010000";
           when   17  =>  CLK_COR_MAX_LAT_BINARY <= "010001";
           when   18  =>  CLK_COR_MAX_LAT_BINARY <= "010010";
           when   19  =>  CLK_COR_MAX_LAT_BINARY <= "010011";
           when   20  =>  CLK_COR_MAX_LAT_BINARY <= "010100";
           when   21  =>  CLK_COR_MAX_LAT_BINARY <= "010101";
           when   22  =>  CLK_COR_MAX_LAT_BINARY <= "010110";
           when   23  =>  CLK_COR_MAX_LAT_BINARY <= "010111";
           when   24  =>  CLK_COR_MAX_LAT_BINARY <= "011000";
           when   25  =>  CLK_COR_MAX_LAT_BINARY <= "011001";
           when   26  =>  CLK_COR_MAX_LAT_BINARY <= "011010";
           when   27  =>  CLK_COR_MAX_LAT_BINARY <= "011011";
           when   28  =>  CLK_COR_MAX_LAT_BINARY <= "011100";
           when   29  =>  CLK_COR_MAX_LAT_BINARY <= "011101";
           when   30  =>  CLK_COR_MAX_LAT_BINARY <= "011110";
           when   31  =>  CLK_COR_MAX_LAT_BINARY <= "011111";
           when   32  =>  CLK_COR_MAX_LAT_BINARY <= "100000";
           when   33  =>  CLK_COR_MAX_LAT_BINARY <= "100001";
           when   34  =>  CLK_COR_MAX_LAT_BINARY <= "100010";
           when   35  =>  CLK_COR_MAX_LAT_BINARY <= "100011";
           when   36  =>  CLK_COR_MAX_LAT_BINARY <= "100100";
           when   37  =>  CLK_COR_MAX_LAT_BINARY <= "100101";
           when   38  =>  CLK_COR_MAX_LAT_BINARY <= "100110";
           when   39  =>  CLK_COR_MAX_LAT_BINARY <= "100111";
           when   40  =>  CLK_COR_MAX_LAT_BINARY <= "101000";
           when   41  =>  CLK_COR_MAX_LAT_BINARY <= "101001";
           when   42  =>  CLK_COR_MAX_LAT_BINARY <= "101010";
           when   43  =>  CLK_COR_MAX_LAT_BINARY <= "101011";
           when   44  =>  CLK_COR_MAX_LAT_BINARY <= "101100";
           when   45  =>  CLK_COR_MAX_LAT_BINARY <= "101101";
           when   46  =>  CLK_COR_MAX_LAT_BINARY <= "101110";
           when   47  =>  CLK_COR_MAX_LAT_BINARY <= "101111";
           when   48  =>  CLK_COR_MAX_LAT_BINARY <= "110000";
           when   49  =>  CLK_COR_MAX_LAT_BINARY <= "110001";
           when   50  =>  CLK_COR_MAX_LAT_BINARY <= "110010";
           when   51  =>  CLK_COR_MAX_LAT_BINARY <= "110011";
           when   52  =>  CLK_COR_MAX_LAT_BINARY <= "110100";
           when   53  =>  CLK_COR_MAX_LAT_BINARY <= "110101";
           when   54  =>  CLK_COR_MAX_LAT_BINARY <= "110110";
           when   55  =>  CLK_COR_MAX_LAT_BINARY <= "110111";
           when   56  =>  CLK_COR_MAX_LAT_BINARY <= "111000";
           when   57  =>  CLK_COR_MAX_LAT_BINARY <= "111001";
           when   58  =>  CLK_COR_MAX_LAT_BINARY <= "111010";
           when   59  =>  CLK_COR_MAX_LAT_BINARY <= "111011";
           when   60  =>  CLK_COR_MAX_LAT_BINARY <= "111100";
           when   61  =>  CLK_COR_MAX_LAT_BINARY <= "111101";
           when   62  =>  CLK_COR_MAX_LAT_BINARY <= "111110";
           when   63  =>  CLK_COR_MAX_LAT_BINARY <= "111111";
           when others  =>  assert FALSE report "Error : CLK_COR_MAX_LAT is not in range 0...63." severity warning;
       end case;
       case CLK_COR_MIN_LAT is
           when   0  =>  CLK_COR_MIN_LAT_BINARY <= "000000";
           when   1  =>  CLK_COR_MIN_LAT_BINARY <= "000001";
           when   2  =>  CLK_COR_MIN_LAT_BINARY <= "000010";
           when   3  =>  CLK_COR_MIN_LAT_BINARY <= "000011";
           when   4  =>  CLK_COR_MIN_LAT_BINARY <= "000100";
           when   5  =>  CLK_COR_MIN_LAT_BINARY <= "000101";
           when   6  =>  CLK_COR_MIN_LAT_BINARY <= "000110";
           when   7  =>  CLK_COR_MIN_LAT_BINARY <= "000111";
           when   8  =>  CLK_COR_MIN_LAT_BINARY <= "001000";
           when   9  =>  CLK_COR_MIN_LAT_BINARY <= "001001";
           when   10  =>  CLK_COR_MIN_LAT_BINARY <= "001010";
           when   11  =>  CLK_COR_MIN_LAT_BINARY <= "001011";
           when   12  =>  CLK_COR_MIN_LAT_BINARY <= "001100";
           when   13  =>  CLK_COR_MIN_LAT_BINARY <= "001101";
           when   14  =>  CLK_COR_MIN_LAT_BINARY <= "001110";
           when   15  =>  CLK_COR_MIN_LAT_BINARY <= "001111";
           when   16  =>  CLK_COR_MIN_LAT_BINARY <= "010000";
           when   17  =>  CLK_COR_MIN_LAT_BINARY <= "010001";
           when   18  =>  CLK_COR_MIN_LAT_BINARY <= "010010";
           when   19  =>  CLK_COR_MIN_LAT_BINARY <= "010011";
           when   20  =>  CLK_COR_MIN_LAT_BINARY <= "010100";
           when   21  =>  CLK_COR_MIN_LAT_BINARY <= "010101";
           when   22  =>  CLK_COR_MIN_LAT_BINARY <= "010110";
           when   23  =>  CLK_COR_MIN_LAT_BINARY <= "010111";
           when   24  =>  CLK_COR_MIN_LAT_BINARY <= "011000";
           when   25  =>  CLK_COR_MIN_LAT_BINARY <= "011001";
           when   26  =>  CLK_COR_MIN_LAT_BINARY <= "011010";
           when   27  =>  CLK_COR_MIN_LAT_BINARY <= "011011";
           when   28  =>  CLK_COR_MIN_LAT_BINARY <= "011100";
           when   29  =>  CLK_COR_MIN_LAT_BINARY <= "011101";
           when   30  =>  CLK_COR_MIN_LAT_BINARY <= "011110";
           when   31  =>  CLK_COR_MIN_LAT_BINARY <= "011111";
           when   32  =>  CLK_COR_MIN_LAT_BINARY <= "100000";
           when   33  =>  CLK_COR_MIN_LAT_BINARY <= "100001";
           when   34  =>  CLK_COR_MIN_LAT_BINARY <= "100010";
           when   35  =>  CLK_COR_MIN_LAT_BINARY <= "100011";
           when   36  =>  CLK_COR_MIN_LAT_BINARY <= "100100";
           when   37  =>  CLK_COR_MIN_LAT_BINARY <= "100101";
           when   38  =>  CLK_COR_MIN_LAT_BINARY <= "100110";
           when   39  =>  CLK_COR_MIN_LAT_BINARY <= "100111";
           when   40  =>  CLK_COR_MIN_LAT_BINARY <= "101000";
           when   41  =>  CLK_COR_MIN_LAT_BINARY <= "101001";
           when   42  =>  CLK_COR_MIN_LAT_BINARY <= "101010";
           when   43  =>  CLK_COR_MIN_LAT_BINARY <= "101011";
           when   44  =>  CLK_COR_MIN_LAT_BINARY <= "101100";
           when   45  =>  CLK_COR_MIN_LAT_BINARY <= "101101";
           when   46  =>  CLK_COR_MIN_LAT_BINARY <= "101110";
           when   47  =>  CLK_COR_MIN_LAT_BINARY <= "101111";
           when   48  =>  CLK_COR_MIN_LAT_BINARY <= "110000";
           when   49  =>  CLK_COR_MIN_LAT_BINARY <= "110001";
           when   50  =>  CLK_COR_MIN_LAT_BINARY <= "110010";
           when   51  =>  CLK_COR_MIN_LAT_BINARY <= "110011";
           when   52  =>  CLK_COR_MIN_LAT_BINARY <= "110100";
           when   53  =>  CLK_COR_MIN_LAT_BINARY <= "110101";
           when   54  =>  CLK_COR_MIN_LAT_BINARY <= "110110";
           when   55  =>  CLK_COR_MIN_LAT_BINARY <= "110111";
           when   56  =>  CLK_COR_MIN_LAT_BINARY <= "111000";
           when   57  =>  CLK_COR_MIN_LAT_BINARY <= "111001";
           when   58  =>  CLK_COR_MIN_LAT_BINARY <= "111010";
           when   59  =>  CLK_COR_MIN_LAT_BINARY <= "111011";
           when   60  =>  CLK_COR_MIN_LAT_BINARY <= "111100";
           when   61  =>  CLK_COR_MIN_LAT_BINARY <= "111101";
           when   62  =>  CLK_COR_MIN_LAT_BINARY <= "111110";
           when   63  =>  CLK_COR_MIN_LAT_BINARY <= "111111";
           when others  =>  assert FALSE report "Error : CLK_COR_MIN_LAT is not in range 0...63." severity warning;
       end case;
       case CLK_COR_SEQ_2_USE is
           when FALSE   =>  CLK_COR_SEQ_2_USE_BINARY <= '0';
           when TRUE    =>  CLK_COR_SEQ_2_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_2_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_SEQ_DROP is
           when FALSE   =>  CLK_COR_SEQ_DROP_BINARY <= '0';
           when TRUE    =>  CLK_COR_SEQ_DROP_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_DROP is neither TRUE nor FALSE." severity warning;
       end case;
       case CLK_COR_SEQ_LEN is
           when   1  =>  CLK_COR_SEQ_LEN_BINARY <= "000";
           when   2  =>  CLK_COR_SEQ_LEN_BINARY <= "001";
           when   3  =>  CLK_COR_SEQ_LEN_BINARY <= "010";
           when   4  =>  CLK_COR_SEQ_LEN_BINARY <= "011";
           when   8  =>  CLK_COR_SEQ_LEN_BINARY <= "111";
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_LEN is not in 1, 2, 3, 4, 8." severity warning;
       end case;
       case CLK_CORRECT_USE is
           when FALSE   =>  CLK_CORRECT_USE_BINARY <= '0';
           when TRUE    =>  CLK_CORRECT_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : CLK_CORRECT_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case DEC_MCOMMA_DETECT is
           when FALSE   =>  DEC_MCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  DEC_MCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_MCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case DEC_PCOMMA_DETECT is
           when FALSE   =>  DEC_PCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  DEC_PCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_PCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case DEC_VALID_COMMA_ONLY is
           when FALSE   =>  DEC_VALID_COMMA_ONLY_BINARY <= '0';
           when TRUE    =>  DEC_VALID_COMMA_ONLY_BINARY <= '1';
           when others  =>  assert FALSE report "Error : DEC_VALID_COMMA_ONLY is neither TRUE nor FALSE." severity warning;
       end case;
       case MCOMMA_DETECT is
           when FALSE   =>  MCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  MCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : MCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
       case PCOMMA_DETECT is
           when FALSE   =>  PCOMMA_DETECT_BINARY <= '0';
           when TRUE    =>  PCOMMA_DETECT_BINARY <= '1';
           when others  =>  assert FALSE report "Error : PCOMMA_DETECT is neither TRUE nor FALSE." severity warning;
       end case;
--     case PMA_SPEED_USE is
       if((PMA_SPEED_USE = "PMA_SPEED") or (PMA_SPEED_USE = "pma_speed")) then
--     case PMA_SPEED is
         if (PMA_SPEED = "0_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d00208c9050d4068";
         elsif (PMA_SPEED = "0_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d00208c9050d4068";
         elsif (PMA_SPEED = "1_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d10208c9050d4168";
         elsif (PMA_SPEED = "1_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d10208c9050d4168";
         elsif (PMA_SPEED = "2_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d40208c9060d4468";
         elsif (PMA_SPEED = "2_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d40208c9060d4468";
         elsif (PMA_SPEED = "3_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d50208c9060d4568";
         elsif (PMA_SPEED = "3_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d50208c9060d4568";
         elsif (PMA_SPEED = "4_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d80208c9020d4868";
         elsif (PMA_SPEED = "4_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d80208c9020d4868";
         elsif (PMA_SPEED = "5_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d90208c9020d4968";
         elsif (PMA_SPEED = "5_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d90208c9020d4968";
         elsif (PMA_SPEED = "6_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d00208c9050d4068";
         elsif (PMA_SPEED = "6_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d00208c9050d4068";
         elsif (PMA_SPEED = "7_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d10208c9050d4168";
         elsif (PMA_SPEED = "7_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d10208c9050d4168";
         elsif (PMA_SPEED = "8_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d40208c9050d4468";
         elsif (PMA_SPEED = "8_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d40208c9050d4468";
         elsif (PMA_SPEED = "9_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d50208c9050d4568";
         elsif (PMA_SPEED = "9_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d50208c9050d4568";
         elsif (PMA_SPEED = "10_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d80208c9020d4868";
         elsif (PMA_SPEED = "10_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d80208c9020d4868";
         elsif (PMA_SPEED = "11_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d90208c9020d4968";
         elsif (PMA_SPEED = "11_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504d90208c9020d4968";
         elsif (PMA_SPEED = "12_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506e20208c9050da268";
         elsif (PMA_SPEED = "12_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506e20208c9050da268";
         elsif (PMA_SPEED = "13_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506e60208c9050da668";
         elsif (PMA_SPEED = "13_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506e60208c9050da668";
         elsif (PMA_SPEED = "14_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506ea0208c9020daa68";
         elsif (PMA_SPEED = "14_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1506ea0208c9020daa68";
         elsif (PMA_SPEED = "15_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c00208c9050d0068";
         elsif (PMA_SPEED = "15_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c00208c9050d0068";
         elsif (PMA_SPEED = "16_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c40208c9050d0468";
         elsif (PMA_SPEED = "16_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c40208c9050d0468";
         elsif (PMA_SPEED = "17_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c80208c9010d0868";
         elsif (PMA_SPEED = "17_64") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd24ca1504c80208c9010d0868";
         elsif (PMA_SPEED = "18_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca1106e21208c9050da228";
         elsif (PMA_SPEED = "18_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca1106e21208c9050da228";
         elsif (PMA_SPEED = "19_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca1106e21208c9050da228";
         elsif (PMA_SPEED = "19_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca1106e21208c9050da228";
         elsif (PMA_SPEED = "20_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd30ca1106e21208c9050da228";
         elsif (PMA_SPEED = "20_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca1106e21208c9050da228";
         elsif (PMA_SPEED = "21_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca0d06e21208c9050da228";
         elsif (PMA_SPEED = "21_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca0d06e21208c9050da228";
         elsif (PMA_SPEED = "22_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca0d06e61208c9010da628";
         elsif (PMA_SPEED = "22_80") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd50ca0d06e61208c9010da628";
         elsif (PMA_SPEED = "23_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132263068090104a628";
         elsif (PMA_SPEED = "23_20") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132663068090105a628";
         elsif (PMA_SPEED = "23_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132663068090105a628";
         elsif (PMA_SPEED = "24_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132223068090504a228";
         elsif (PMA_SPEED = "24_20") then
           PMA_SPEED_BIT_VECTOR := X"00fc0db00b0f32623068090505a228";
         elsif (PMA_SPEED = "24_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132623068090505a228";
         elsif (PMA_SPEED = "25_10") then
           PMA_SPEED_BIT_VECTOR := X"00fc0db00b0f32263068090104a628";
         elsif (PMA_SPEED = "25_20") then
           PMA_SPEED_BIT_VECTOR := X"00fc0db00b0f32663068090105a628";
         elsif (PMA_SPEED = "25_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132663068090105a628";
         elsif (PMA_SPEED = "26_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01322a3068090104aa28";
         elsif (PMA_SPEED = "26_20") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01326a3068090105aa28";
         elsif (PMA_SPEED = "26_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01326a3068090105aa28";
         elsif (PMA_SPEED = "27_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132223068090504a220";
         elsif (PMA_SPEED = "27_20") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132623068090505a220";
         elsif (PMA_SPEED = "27_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132623068090505a220";
         elsif (PMA_SPEED = "28_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132263068090104a620";
         elsif (PMA_SPEED = "28_20") then
           PMA_SPEED_BIT_VECTOR := X"00fc0d300b0f32663068090105a620";
         elsif (PMA_SPEED = "28_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b0132663068090105a620";
         elsif (PMA_SPEED = "29_10") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01322a3068090104aa20";
         elsif (PMA_SPEED = "29_20") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01326a3068090105aa20";
         elsif (PMA_SPEED = "29_40") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01326a3068090105aa20";
         elsif (PMA_SPEED = "30_16") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01304430680901050420";
         elsif (PMA_SPEED = "30_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01304430680901050420";
         elsif (PMA_SPEED = "30_8") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01300430680901040420";
         elsif (PMA_SPEED = "31_16") then
           PMA_SPEED_BIT_VECTOR := X"00fc0d300b0f304830680901050820";
         elsif (PMA_SPEED = "31_32") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01304830680901050820";
         elsif (PMA_SPEED = "31_8") then
           PMA_SPEED_BIT_VECTOR := X"00ffcd500b01300830680901040820";
         else
           assert FALSE report "Error : PMA_SPEED = is not 0_32, 0_64, 1_32, 1_64, 2_32, 2_64, 3_32, 3_64, 4_32, 4_64, 5_32, 5_64, 6_32, 6_64, 7_32, 7_64, 8_32, 8_64, 9_32, 9_64, 10_32, 10_64, 11_32, 11_64, 12_40, 12_80, 13_40, 13_80, 14_40, 14_80, 15_32, 15_64, 16_32, 16_64, 17_32, 17_64, 18_40, 18_80, 19_40, 19_80, 20_40, 20_80, 21_40, 21_80, 22_40, 22_80, 23_10, 23_20, 23_40, 24_10, 24_20, 24_40, 25_10, 25_20, 25_40, 26_10, 26_20, 26_40, 27_10, 27_20, 27_40, 28_10, 28_20, 28_40, 29_10, 29_20, 29_40, 30_16, 30_32, 30_8, 31_16, 31_32, 31_8." severity warning;
         end if;
--     end case;             
       elsif((PMA_SPEED_USE = "PMA_SPEED_HEX") or (PMA_SPEED_USE = "pma_speed_hex")) then
         PMA_SPEED_BIT_VECTOR := PMA_SPEED_HEX;
       else
         assert FALSE report "Error : PMA_SPEED_USE is neither PMA_SPEED nor PMA_SPEED_HEX ." severity warning;
       end if;
--     end case;

       PMA_SPEED_BINARY <= To_StdLogicVector(PMA_SPEED_BIT_VECTOR);
       
       case RX_BUFFER_USE is
           when FALSE   =>  RX_BUFFER_USE_BINARY <= '0';
           when TRUE    =>  RX_BUFFER_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_BUFFER_USE is neither TRUE nor FALSE." severity warning;
       end case;
       case RX_LOS_INVALID_INCR is
           when   1  =>  RX_LOS_INVALID_INCR_BINARY <= "00000001";
           when   2  =>  RX_LOS_INVALID_INCR_BINARY <= "00000010";
           when   4  =>  RX_LOS_INVALID_INCR_BINARY <= "00000100";
           when   8  =>  RX_LOS_INVALID_INCR_BINARY <= "00001000";
           when   16  =>  RX_LOS_INVALID_INCR_BINARY <= "00010000";
           when   32  =>  RX_LOS_INVALID_INCR_BINARY <= "00100000";
           when   64  =>  RX_LOS_INVALID_INCR_BINARY <= "01000000";
           when   128  =>  RX_LOS_INVALID_INCR_BINARY <= "10000000";
           when others  =>  assert FALSE report "Error : RX_LOS_INVALID_INCR is not in 1, 2, 4, 8, 16, 32, 64, 128." severity warning;
       end case;
       case RX_LOS_THRESHOLD is
           when   4  =>  RX_LOS_THRESHOLD_BINARY <= "00000001";
           when   8  =>  RX_LOS_THRESHOLD_BINARY <= "00000010";
           when   16  =>  RX_LOS_THRESHOLD_BINARY <= "00000100";
           when   32  =>  RX_LOS_THRESHOLD_BINARY <= "00001000";
           when   64  =>  RX_LOS_THRESHOLD_BINARY <= "00010000";
           when   128  =>  RX_LOS_THRESHOLD_BINARY <= "00100000";
           when   256  =>  RX_LOS_THRESHOLD_BINARY <= "01000000";
           when   512  =>  RX_LOS_THRESHOLD_BINARY <= "10000000";
           when others  =>  assert FALSE report "Error : RX_LOS_THRESHOLD is not in 4, 8, 16, 32, 64, 128, 256, 512." severity warning;
       end case;
       case RX_LOSS_OF_SYNC_FSM is
           when FALSE   =>  RX_LOSS_OF_SYNC_FSM_BINARY <= '0';
           when TRUE    =>  RX_LOSS_OF_SYNC_FSM_BINARY <= '1';
           when others  =>  assert FALSE report "Error : RX_LOSS_OF_SYNC_FSM is neither TRUE nor FALSE." severity warning;
       end case;
       case SH_CNT_MAX is
           when   1  =>  SH_CNT_MAX_BINARY <= "00000000";
           when   2  =>  SH_CNT_MAX_BINARY <= "00000001";
           when   3  =>  SH_CNT_MAX_BINARY <= "00000010";
           when   4  =>  SH_CNT_MAX_BINARY <= "00000011";
           when   5  =>  SH_CNT_MAX_BINARY <= "00000100";
           when   6  =>  SH_CNT_MAX_BINARY <= "00000101";
           when   7  =>  SH_CNT_MAX_BINARY <= "00000110";
           when   8  =>  SH_CNT_MAX_BINARY <= "00000111";
           when   9  =>  SH_CNT_MAX_BINARY <= "00001000";
           when   10  =>  SH_CNT_MAX_BINARY <= "00001001";
           when   11  =>  SH_CNT_MAX_BINARY <= "00001010";
           when   12  =>  SH_CNT_MAX_BINARY <= "00001011";
           when   13  =>  SH_CNT_MAX_BINARY <= "00001100";
           when   14  =>  SH_CNT_MAX_BINARY <= "00001101";
           when   15  =>  SH_CNT_MAX_BINARY <= "00001110";
           when   16  =>  SH_CNT_MAX_BINARY <= "00001111";
           when   17  =>  SH_CNT_MAX_BINARY <= "00010000";
           when   18  =>  SH_CNT_MAX_BINARY <= "00010001";
           when   19  =>  SH_CNT_MAX_BINARY <= "00010010";
           when   20  =>  SH_CNT_MAX_BINARY <= "00010011";
           when   21  =>  SH_CNT_MAX_BINARY <= "00010100";
           when   22  =>  SH_CNT_MAX_BINARY <= "00010101";
           when   23  =>  SH_CNT_MAX_BINARY <= "00010110";
           when   24  =>  SH_CNT_MAX_BINARY <= "00010111";
           when   25  =>  SH_CNT_MAX_BINARY <= "00011000";
           when   26  =>  SH_CNT_MAX_BINARY <= "00011001";
           when   27  =>  SH_CNT_MAX_BINARY <= "00011010";
           when   28  =>  SH_CNT_MAX_BINARY <= "00011011";
           when   29  =>  SH_CNT_MAX_BINARY <= "00011100";
           when   30  =>  SH_CNT_MAX_BINARY <= "00011101";
           when   31  =>  SH_CNT_MAX_BINARY <= "00011110";
           when   32  =>  SH_CNT_MAX_BINARY <= "00011111";
           when   33  =>  SH_CNT_MAX_BINARY <= "00100000";
           when   34  =>  SH_CNT_MAX_BINARY <= "00100001";
           when   35  =>  SH_CNT_MAX_BINARY <= "00100010";
           when   36  =>  SH_CNT_MAX_BINARY <= "00100011";
           when   37  =>  SH_CNT_MAX_BINARY <= "00100100";
           when   38  =>  SH_CNT_MAX_BINARY <= "00100101";
           when   39  =>  SH_CNT_MAX_BINARY <= "00100110";
           when   40  =>  SH_CNT_MAX_BINARY <= "00100111";
           when   41  =>  SH_CNT_MAX_BINARY <= "00101000";
           when   42  =>  SH_CNT_MAX_BINARY <= "00101001";
           when   43  =>  SH_CNT_MAX_BINARY <= "00101010";
           when   44  =>  SH_CNT_MAX_BINARY <= "00101011";
           when   45  =>  SH_CNT_MAX_BINARY <= "00101100";
           when   46  =>  SH_CNT_MAX_BINARY <= "00101101";
           when   47  =>  SH_CNT_MAX_BINARY <= "00101110";
           when   48  =>  SH_CNT_MAX_BINARY <= "00101111";
           when   49  =>  SH_CNT_MAX_BINARY <= "00110000";
           when   50  =>  SH_CNT_MAX_BINARY <= "00110001";
           when   51  =>  SH_CNT_MAX_BINARY <= "00110010";
           when   52  =>  SH_CNT_MAX_BINARY <= "00110011";
           when   53  =>  SH_CNT_MAX_BINARY <= "00110100";
           when   54  =>  SH_CNT_MAX_BINARY <= "00110101";
           when   55  =>  SH_CNT_MAX_BINARY <= "00110110";
           when   56  =>  SH_CNT_MAX_BINARY <= "00110111";
           when   57  =>  SH_CNT_MAX_BINARY <= "00111000";
           when   58  =>  SH_CNT_MAX_BINARY <= "00111001";
           when   59  =>  SH_CNT_MAX_BINARY <= "00111010";
           when   60  =>  SH_CNT_MAX_BINARY <= "00111011";
           when   61  =>  SH_CNT_MAX_BINARY <= "00111100";
           when   62  =>  SH_CNT_MAX_BINARY <= "00111101";
           when   63  =>  SH_CNT_MAX_BINARY <= "00111110";
           when   64  =>  SH_CNT_MAX_BINARY <= "00111111";
           when   65  =>  SH_CNT_MAX_BINARY <= "01000000";
           when   66  =>  SH_CNT_MAX_BINARY <= "01000001";
           when   67  =>  SH_CNT_MAX_BINARY <= "01000010";
           when   68  =>  SH_CNT_MAX_BINARY <= "01000011";
           when   69  =>  SH_CNT_MAX_BINARY <= "01000100";
           when   70  =>  SH_CNT_MAX_BINARY <= "01000101";
           when   71  =>  SH_CNT_MAX_BINARY <= "01000110";
           when   72  =>  SH_CNT_MAX_BINARY <= "01000111";
           when   73  =>  SH_CNT_MAX_BINARY <= "01001000";
           when   74  =>  SH_CNT_MAX_BINARY <= "01001001";
           when   75  =>  SH_CNT_MAX_BINARY <= "01001010";
           when   76  =>  SH_CNT_MAX_BINARY <= "01001011";
           when   77  =>  SH_CNT_MAX_BINARY <= "01001100";
           when   78  =>  SH_CNT_MAX_BINARY <= "01001101";
           when   79  =>  SH_CNT_MAX_BINARY <= "01001110";
           when   80  =>  SH_CNT_MAX_BINARY <= "01001111";
           when   81  =>  SH_CNT_MAX_BINARY <= "01010000";
           when   82  =>  SH_CNT_MAX_BINARY <= "01010001";
           when   83  =>  SH_CNT_MAX_BINARY <= "01010010";
           when   84  =>  SH_CNT_MAX_BINARY <= "01010011";
           when   85  =>  SH_CNT_MAX_BINARY <= "01010100";
           when   86  =>  SH_CNT_MAX_BINARY <= "01010101";
           when   87  =>  SH_CNT_MAX_BINARY <= "01010110";
           when   88  =>  SH_CNT_MAX_BINARY <= "01010111";
           when   89  =>  SH_CNT_MAX_BINARY <= "01011000";
           when   90  =>  SH_CNT_MAX_BINARY <= "01011001";
           when   91  =>  SH_CNT_MAX_BINARY <= "01011010";
           when   92  =>  SH_CNT_MAX_BINARY <= "01011011";
           when   93  =>  SH_CNT_MAX_BINARY <= "01011100";
           when   94  =>  SH_CNT_MAX_BINARY <= "01011101";
           when   95  =>  SH_CNT_MAX_BINARY <= "01011110";
           when   96  =>  SH_CNT_MAX_BINARY <= "01011111";
           when   97  =>  SH_CNT_MAX_BINARY <= "01100000";
           when   98  =>  SH_CNT_MAX_BINARY <= "01100001";
           when   99  =>  SH_CNT_MAX_BINARY <= "01100010";
           when   100  =>  SH_CNT_MAX_BINARY <= "01100011";
           when   101  =>  SH_CNT_MAX_BINARY <= "01100100";
           when   102  =>  SH_CNT_MAX_BINARY <= "01100101";
           when   103  =>  SH_CNT_MAX_BINARY <= "01100110";
           when   104  =>  SH_CNT_MAX_BINARY <= "01100111";
           when   105  =>  SH_CNT_MAX_BINARY <= "01101000";
           when   106  =>  SH_CNT_MAX_BINARY <= "01101001";
           when   107  =>  SH_CNT_MAX_BINARY <= "01101010";
           when   108  =>  SH_CNT_MAX_BINARY <= "01101011";
           when   109  =>  SH_CNT_MAX_BINARY <= "01101100";
           when   110  =>  SH_CNT_MAX_BINARY <= "01101101";
           when   111  =>  SH_CNT_MAX_BINARY <= "01101110";
           when   112  =>  SH_CNT_MAX_BINARY <= "01101111";
           when   113  =>  SH_CNT_MAX_BINARY <= "01110000";
           when   114  =>  SH_CNT_MAX_BINARY <= "01110001";
           when   115  =>  SH_CNT_MAX_BINARY <= "01110010";
           when   116  =>  SH_CNT_MAX_BINARY <= "01110011";
           when   117  =>  SH_CNT_MAX_BINARY <= "01110100";
           when   118  =>  SH_CNT_MAX_BINARY <= "01110101";
           when   119  =>  SH_CNT_MAX_BINARY <= "01110110";
           when   120  =>  SH_CNT_MAX_BINARY <= "01110111";
           when   121  =>  SH_CNT_MAX_BINARY <= "01111000";
           when   122  =>  SH_CNT_MAX_BINARY <= "01111001";
           when   123  =>  SH_CNT_MAX_BINARY <= "01111010";
           when   124  =>  SH_CNT_MAX_BINARY <= "01111011";
           when   125  =>  SH_CNT_MAX_BINARY <= "01111100";
           when   126  =>  SH_CNT_MAX_BINARY <= "01111101";
           when   127  =>  SH_CNT_MAX_BINARY <= "01111110";
           when   128  =>  SH_CNT_MAX_BINARY <= "01111111";
           when   129  =>  SH_CNT_MAX_BINARY <= "10000000";
           when   130  =>  SH_CNT_MAX_BINARY <= "10000001";
           when   131  =>  SH_CNT_MAX_BINARY <= "10000010";
           when   132  =>  SH_CNT_MAX_BINARY <= "10000011";
           when   133  =>  SH_CNT_MAX_BINARY <= "10000100";
           when   134  =>  SH_CNT_MAX_BINARY <= "10000101";
           when   135  =>  SH_CNT_MAX_BINARY <= "10000110";
           when   136  =>  SH_CNT_MAX_BINARY <= "10000111";
           when   137  =>  SH_CNT_MAX_BINARY <= "10001000";
           when   138  =>  SH_CNT_MAX_BINARY <= "10001001";
           when   139  =>  SH_CNT_MAX_BINARY <= "10001010";
           when   140  =>  SH_CNT_MAX_BINARY <= "10001011";
           when   141  =>  SH_CNT_MAX_BINARY <= "10001100";
           when   142  =>  SH_CNT_MAX_BINARY <= "10001101";
           when   143  =>  SH_CNT_MAX_BINARY <= "10001110";
           when   144  =>  SH_CNT_MAX_BINARY <= "10001111";
           when   145  =>  SH_CNT_MAX_BINARY <= "10010000";
           when   146  =>  SH_CNT_MAX_BINARY <= "10010001";
           when   147  =>  SH_CNT_MAX_BINARY <= "10010010";
           when   148  =>  SH_CNT_MAX_BINARY <= "10010011";
           when   149  =>  SH_CNT_MAX_BINARY <= "10010100";
           when   150  =>  SH_CNT_MAX_BINARY <= "10010101";
           when   151  =>  SH_CNT_MAX_BINARY <= "10010110";
           when   152  =>  SH_CNT_MAX_BINARY <= "10010111";
           when   153  =>  SH_CNT_MAX_BINARY <= "10011000";
           when   154  =>  SH_CNT_MAX_BINARY <= "10011001";
           when   155  =>  SH_CNT_MAX_BINARY <= "10011010";
           when   156  =>  SH_CNT_MAX_BINARY <= "10011011";
           when   157  =>  SH_CNT_MAX_BINARY <= "10011100";
           when   158  =>  SH_CNT_MAX_BINARY <= "10011101";
           when   159  =>  SH_CNT_MAX_BINARY <= "10011110";
           when   160  =>  SH_CNT_MAX_BINARY <= "10011111";
           when   161  =>  SH_CNT_MAX_BINARY <= "10100000";
           when   162  =>  SH_CNT_MAX_BINARY <= "10100001";
           when   163  =>  SH_CNT_MAX_BINARY <= "10100010";
           when   164  =>  SH_CNT_MAX_BINARY <= "10100011";
           when   165  =>  SH_CNT_MAX_BINARY <= "10100100";
           when   166  =>  SH_CNT_MAX_BINARY <= "10100101";
           when   167  =>  SH_CNT_MAX_BINARY <= "10100110";
           when   168  =>  SH_CNT_MAX_BINARY <= "10100111";
           when   169  =>  SH_CNT_MAX_BINARY <= "10101000";
           when   170  =>  SH_CNT_MAX_BINARY <= "10101001";
           when   171  =>  SH_CNT_MAX_BINARY <= "10101010";
           when   172  =>  SH_CNT_MAX_BINARY <= "10101011";
           when   173  =>  SH_CNT_MAX_BINARY <= "10101100";
           when   174  =>  SH_CNT_MAX_BINARY <= "10101101";
           when   175  =>  SH_CNT_MAX_BINARY <= "10101110";
           when   176  =>  SH_CNT_MAX_BINARY <= "10101111";
           when   177  =>  SH_CNT_MAX_BINARY <= "10110000";
           when   178  =>  SH_CNT_MAX_BINARY <= "10110001";
           when   179  =>  SH_CNT_MAX_BINARY <= "10110010";
           when   180  =>  SH_CNT_MAX_BINARY <= "10110011";
           when   181  =>  SH_CNT_MAX_BINARY <= "10110100";
           when   182  =>  SH_CNT_MAX_BINARY <= "10110101";
           when   183  =>  SH_CNT_MAX_BINARY <= "10110110";
           when   184  =>  SH_CNT_MAX_BINARY <= "10110111";
           when   185  =>  SH_CNT_MAX_BINARY <= "10111000";
           when   186  =>  SH_CNT_MAX_BINARY <= "10111001";
           when   187  =>  SH_CNT_MAX_BINARY <= "10111010";
           when   188  =>  SH_CNT_MAX_BINARY <= "10111011";
           when   189  =>  SH_CNT_MAX_BINARY <= "10111100";
           when   190  =>  SH_CNT_MAX_BINARY <= "10111101";
           when   191  =>  SH_CNT_MAX_BINARY <= "10111110";
           when   192  =>  SH_CNT_MAX_BINARY <= "10111111";
           when   193  =>  SH_CNT_MAX_BINARY <= "11000000";
           when   194  =>  SH_CNT_MAX_BINARY <= "11000001";
           when   195  =>  SH_CNT_MAX_BINARY <= "11000010";
           when   196  =>  SH_CNT_MAX_BINARY <= "11000011";
           when   197  =>  SH_CNT_MAX_BINARY <= "11000100";
           when   198  =>  SH_CNT_MAX_BINARY <= "11000101";
           when   199  =>  SH_CNT_MAX_BINARY <= "11000110";
           when   200  =>  SH_CNT_MAX_BINARY <= "11000111";
           when   201  =>  SH_CNT_MAX_BINARY <= "11001000";
           when   202  =>  SH_CNT_MAX_BINARY <= "11001001";
           when   203  =>  SH_CNT_MAX_BINARY <= "11001010";
           when   204  =>  SH_CNT_MAX_BINARY <= "11001011";
           when   205  =>  SH_CNT_MAX_BINARY <= "11001100";
           when   206  =>  SH_CNT_MAX_BINARY <= "11001101";
           when   207  =>  SH_CNT_MAX_BINARY <= "11001110";
           when   208  =>  SH_CNT_MAX_BINARY <= "11001111";
           when   209  =>  SH_CNT_MAX_BINARY <= "11010000";
           when   210  =>  SH_CNT_MAX_BINARY <= "11010001";
           when   211  =>  SH_CNT_MAX_BINARY <= "11010010";
           when   212  =>  SH_CNT_MAX_BINARY <= "11010011";
           when   213  =>  SH_CNT_MAX_BINARY <= "11010100";
           when   214  =>  SH_CNT_MAX_BINARY <= "11010101";
           when   215  =>  SH_CNT_MAX_BINARY <= "11010110";
           when   216  =>  SH_CNT_MAX_BINARY <= "11010111";
           when   217  =>  SH_CNT_MAX_BINARY <= "11011000";
           when   218  =>  SH_CNT_MAX_BINARY <= "11011001";
           when   219  =>  SH_CNT_MAX_BINARY <= "11011010";
           when   220  =>  SH_CNT_MAX_BINARY <= "11011011";
           when   221  =>  SH_CNT_MAX_BINARY <= "11011100";
           when   222  =>  SH_CNT_MAX_BINARY <= "11011101";
           when   223  =>  SH_CNT_MAX_BINARY <= "11011110";
           when   224  =>  SH_CNT_MAX_BINARY <= "11011111";
           when   225  =>  SH_CNT_MAX_BINARY <= "11100000";
           when   226  =>  SH_CNT_MAX_BINARY <= "11100001";
           when   227  =>  SH_CNT_MAX_BINARY <= "11100010";
           when   228  =>  SH_CNT_MAX_BINARY <= "11100011";
           when   229  =>  SH_CNT_MAX_BINARY <= "11100100";
           when   230  =>  SH_CNT_MAX_BINARY <= "11100101";
           when   231  =>  SH_CNT_MAX_BINARY <= "11100110";
           when   232  =>  SH_CNT_MAX_BINARY <= "11100111";
           when   233  =>  SH_CNT_MAX_BINARY <= "11101000";
           when   234  =>  SH_CNT_MAX_BINARY <= "11101001";
           when   235  =>  SH_CNT_MAX_BINARY <= "11101010";
           when   236  =>  SH_CNT_MAX_BINARY <= "11101011";
           when   237  =>  SH_CNT_MAX_BINARY <= "11101100";
           when   238  =>  SH_CNT_MAX_BINARY <= "11101101";
           when   239  =>  SH_CNT_MAX_BINARY <= "11101110";
           when   240  =>  SH_CNT_MAX_BINARY <= "11101111";
           when   241  =>  SH_CNT_MAX_BINARY <= "11110000";
           when   242  =>  SH_CNT_MAX_BINARY <= "11110001";
           when   243  =>  SH_CNT_MAX_BINARY <= "11110010";
           when   244  =>  SH_CNT_MAX_BINARY <= "11110011";
           when   245  =>  SH_CNT_MAX_BINARY <= "11110100";
           when   246  =>  SH_CNT_MAX_BINARY <= "11110101";
           when   247  =>  SH_CNT_MAX_BINARY <= "11110110";
           when   248  =>  SH_CNT_MAX_BINARY <= "11110111";
           when   249  =>  SH_CNT_MAX_BINARY <= "11111000";
           when   250  =>  SH_CNT_MAX_BINARY <= "11111001";
           when   251  =>  SH_CNT_MAX_BINARY <= "11111010";
           when   252  =>  SH_CNT_MAX_BINARY <= "11111011";
           when   253  =>  SH_CNT_MAX_BINARY <= "11111100";
           when   254  =>  SH_CNT_MAX_BINARY <= "11111101";
           when   255  =>  SH_CNT_MAX_BINARY <= "11111110";
           when   256  =>  SH_CNT_MAX_BINARY <= "11111111";
           when others  =>  assert FALSE report "Error : SH_CNT_MAX is not in range 1...256." severity warning;
       end case;
       case SH_INVALID_CNT_MAX is
           when   1  =>  SH_INVALID_CNT_MAX_BINARY <= "00000000";
           when   2  =>  SH_INVALID_CNT_MAX_BINARY <= "00000001";
           when   3  =>  SH_INVALID_CNT_MAX_BINARY <= "00000010";
           when   4  =>  SH_INVALID_CNT_MAX_BINARY <= "00000011";
           when   5  =>  SH_INVALID_CNT_MAX_BINARY <= "00000100";
           when   6  =>  SH_INVALID_CNT_MAX_BINARY <= "00000101";
           when   7  =>  SH_INVALID_CNT_MAX_BINARY <= "00000110";
           when   8  =>  SH_INVALID_CNT_MAX_BINARY <= "00000111";
           when   9  =>  SH_INVALID_CNT_MAX_BINARY <= "00001000";
           when   10  =>  SH_INVALID_CNT_MAX_BINARY <= "00001001";
           when   11  =>  SH_INVALID_CNT_MAX_BINARY <= "00001010";
           when   12  =>  SH_INVALID_CNT_MAX_BINARY <= "00001011";
           when   13  =>  SH_INVALID_CNT_MAX_BINARY <= "00001100";
           when   14  =>  SH_INVALID_CNT_MAX_BINARY <= "00001101";
           when   15  =>  SH_INVALID_CNT_MAX_BINARY <= "00001110";
           when   16  =>  SH_INVALID_CNT_MAX_BINARY <= "00001111";
           when   17  =>  SH_INVALID_CNT_MAX_BINARY <= "00010000";
           when   18  =>  SH_INVALID_CNT_MAX_BINARY <= "00010001";
           when   19  =>  SH_INVALID_CNT_MAX_BINARY <= "00010010";
           when   20  =>  SH_INVALID_CNT_MAX_BINARY <= "00010011";
           when   21  =>  SH_INVALID_CNT_MAX_BINARY <= "00010100";
           when   22  =>  SH_INVALID_CNT_MAX_BINARY <= "00010101";
           when   23  =>  SH_INVALID_CNT_MAX_BINARY <= "00010110";
           when   24  =>  SH_INVALID_CNT_MAX_BINARY <= "00010111";
           when   25  =>  SH_INVALID_CNT_MAX_BINARY <= "00011000";
           when   26  =>  SH_INVALID_CNT_MAX_BINARY <= "00011001";
           when   27  =>  SH_INVALID_CNT_MAX_BINARY <= "00011010";
           when   28  =>  SH_INVALID_CNT_MAX_BINARY <= "00011011";
           when   29  =>  SH_INVALID_CNT_MAX_BINARY <= "00011100";
           when   30  =>  SH_INVALID_CNT_MAX_BINARY <= "00011101";
           when   31  =>  SH_INVALID_CNT_MAX_BINARY <= "00011110";
           when   32  =>  SH_INVALID_CNT_MAX_BINARY <= "00011111";
           when   33  =>  SH_INVALID_CNT_MAX_BINARY <= "00100000";
           when   34  =>  SH_INVALID_CNT_MAX_BINARY <= "00100001";
           when   35  =>  SH_INVALID_CNT_MAX_BINARY <= "00100010";
           when   36  =>  SH_INVALID_CNT_MAX_BINARY <= "00100011";
           when   37  =>  SH_INVALID_CNT_MAX_BINARY <= "00100100";
           when   38  =>  SH_INVALID_CNT_MAX_BINARY <= "00100101";
           when   39  =>  SH_INVALID_CNT_MAX_BINARY <= "00100110";
           when   40  =>  SH_INVALID_CNT_MAX_BINARY <= "00100111";
           when   41  =>  SH_INVALID_CNT_MAX_BINARY <= "00101000";
           when   42  =>  SH_INVALID_CNT_MAX_BINARY <= "00101001";
           when   43  =>  SH_INVALID_CNT_MAX_BINARY <= "00101010";
           when   44  =>  SH_INVALID_CNT_MAX_BINARY <= "00101011";
           when   45  =>  SH_INVALID_CNT_MAX_BINARY <= "00101100";
           when   46  =>  SH_INVALID_CNT_MAX_BINARY <= "00101101";
           when   47  =>  SH_INVALID_CNT_MAX_BINARY <= "00101110";
           when   48  =>  SH_INVALID_CNT_MAX_BINARY <= "00101111";
           when   49  =>  SH_INVALID_CNT_MAX_BINARY <= "00110000";
           when   50  =>  SH_INVALID_CNT_MAX_BINARY <= "00110001";
           when   51  =>  SH_INVALID_CNT_MAX_BINARY <= "00110010";
           when   52  =>  SH_INVALID_CNT_MAX_BINARY <= "00110011";
           when   53  =>  SH_INVALID_CNT_MAX_BINARY <= "00110100";
           when   54  =>  SH_INVALID_CNT_MAX_BINARY <= "00110101";
           when   55  =>  SH_INVALID_CNT_MAX_BINARY <= "00110110";
           when   56  =>  SH_INVALID_CNT_MAX_BINARY <= "00110111";
           when   57  =>  SH_INVALID_CNT_MAX_BINARY <= "00111000";
           when   58  =>  SH_INVALID_CNT_MAX_BINARY <= "00111001";
           when   59  =>  SH_INVALID_CNT_MAX_BINARY <= "00111010";
           when   60  =>  SH_INVALID_CNT_MAX_BINARY <= "00111011";
           when   61  =>  SH_INVALID_CNT_MAX_BINARY <= "00111100";
           when   62  =>  SH_INVALID_CNT_MAX_BINARY <= "00111101";
           when   63  =>  SH_INVALID_CNT_MAX_BINARY <= "00111110";
           when   64  =>  SH_INVALID_CNT_MAX_BINARY <= "00111111";
           when   65  =>  SH_INVALID_CNT_MAX_BINARY <= "01000000";
           when   66  =>  SH_INVALID_CNT_MAX_BINARY <= "01000001";
           when   67  =>  SH_INVALID_CNT_MAX_BINARY <= "01000010";
           when   68  =>  SH_INVALID_CNT_MAX_BINARY <= "01000011";
           when   69  =>  SH_INVALID_CNT_MAX_BINARY <= "01000100";
           when   70  =>  SH_INVALID_CNT_MAX_BINARY <= "01000101";
           when   71  =>  SH_INVALID_CNT_MAX_BINARY <= "01000110";
           when   72  =>  SH_INVALID_CNT_MAX_BINARY <= "01000111";
           when   73  =>  SH_INVALID_CNT_MAX_BINARY <= "01001000";
           when   74  =>  SH_INVALID_CNT_MAX_BINARY <= "01001001";
           when   75  =>  SH_INVALID_CNT_MAX_BINARY <= "01001010";
           when   76  =>  SH_INVALID_CNT_MAX_BINARY <= "01001011";
           when   77  =>  SH_INVALID_CNT_MAX_BINARY <= "01001100";
           when   78  =>  SH_INVALID_CNT_MAX_BINARY <= "01001101";
           when   79  =>  SH_INVALID_CNT_MAX_BINARY <= "01001110";
           when   80  =>  SH_INVALID_CNT_MAX_BINARY <= "01001111";
           when   81  =>  SH_INVALID_CNT_MAX_BINARY <= "01010000";
           when   82  =>  SH_INVALID_CNT_MAX_BINARY <= "01010001";
           when   83  =>  SH_INVALID_CNT_MAX_BINARY <= "01010010";
           when   84  =>  SH_INVALID_CNT_MAX_BINARY <= "01010011";
           when   85  =>  SH_INVALID_CNT_MAX_BINARY <= "01010100";
           when   86  =>  SH_INVALID_CNT_MAX_BINARY <= "01010101";
           when   87  =>  SH_INVALID_CNT_MAX_BINARY <= "01010110";
           when   88  =>  SH_INVALID_CNT_MAX_BINARY <= "01010111";
           when   89  =>  SH_INVALID_CNT_MAX_BINARY <= "01011000";
           when   90  =>  SH_INVALID_CNT_MAX_BINARY <= "01011001";
           when   91  =>  SH_INVALID_CNT_MAX_BINARY <= "01011010";
           when   92  =>  SH_INVALID_CNT_MAX_BINARY <= "01011011";
           when   93  =>  SH_INVALID_CNT_MAX_BINARY <= "01011100";
           when   94  =>  SH_INVALID_CNT_MAX_BINARY <= "01011101";
           when   95  =>  SH_INVALID_CNT_MAX_BINARY <= "01011110";
           when   96  =>  SH_INVALID_CNT_MAX_BINARY <= "01011111";
           when   97  =>  SH_INVALID_CNT_MAX_BINARY <= "01100000";
           when   98  =>  SH_INVALID_CNT_MAX_BINARY <= "01100001";
           when   99  =>  SH_INVALID_CNT_MAX_BINARY <= "01100010";
           when   100  =>  SH_INVALID_CNT_MAX_BINARY <= "01100011";
           when   101  =>  SH_INVALID_CNT_MAX_BINARY <= "01100100";
           when   102  =>  SH_INVALID_CNT_MAX_BINARY <= "01100101";
           when   103  =>  SH_INVALID_CNT_MAX_BINARY <= "01100110";
           when   104  =>  SH_INVALID_CNT_MAX_BINARY <= "01100111";
           when   105  =>  SH_INVALID_CNT_MAX_BINARY <= "01101000";
           when   106  =>  SH_INVALID_CNT_MAX_BINARY <= "01101001";
           when   107  =>  SH_INVALID_CNT_MAX_BINARY <= "01101010";
           when   108  =>  SH_INVALID_CNT_MAX_BINARY <= "01101011";
           when   109  =>  SH_INVALID_CNT_MAX_BINARY <= "01101100";
           when   110  =>  SH_INVALID_CNT_MAX_BINARY <= "01101101";
           when   111  =>  SH_INVALID_CNT_MAX_BINARY <= "01101110";
           when   112  =>  SH_INVALID_CNT_MAX_BINARY <= "01101111";
           when   113  =>  SH_INVALID_CNT_MAX_BINARY <= "01110000";
           when   114  =>  SH_INVALID_CNT_MAX_BINARY <= "01110001";
           when   115  =>  SH_INVALID_CNT_MAX_BINARY <= "01110010";
           when   116  =>  SH_INVALID_CNT_MAX_BINARY <= "01110011";
           when   117  =>  SH_INVALID_CNT_MAX_BINARY <= "01110100";
           when   118  =>  SH_INVALID_CNT_MAX_BINARY <= "01110101";
           when   119  =>  SH_INVALID_CNT_MAX_BINARY <= "01110110";
           when   120  =>  SH_INVALID_CNT_MAX_BINARY <= "01110111";
           when   121  =>  SH_INVALID_CNT_MAX_BINARY <= "01111000";
           when   122  =>  SH_INVALID_CNT_MAX_BINARY <= "01111001";
           when   123  =>  SH_INVALID_CNT_MAX_BINARY <= "01111010";
           when   124  =>  SH_INVALID_CNT_MAX_BINARY <= "01111011";
           when   125  =>  SH_INVALID_CNT_MAX_BINARY <= "01111100";
           when   126  =>  SH_INVALID_CNT_MAX_BINARY <= "01111101";
           when   127  =>  SH_INVALID_CNT_MAX_BINARY <= "01111110";
           when   128  =>  SH_INVALID_CNT_MAX_BINARY <= "01111111";
           when   129  =>  SH_INVALID_CNT_MAX_BINARY <= "10000000";
           when   130  =>  SH_INVALID_CNT_MAX_BINARY <= "10000001";
           when   131  =>  SH_INVALID_CNT_MAX_BINARY <= "10000010";
           when   132  =>  SH_INVALID_CNT_MAX_BINARY <= "10000011";
           when   133  =>  SH_INVALID_CNT_MAX_BINARY <= "10000100";
           when   134  =>  SH_INVALID_CNT_MAX_BINARY <= "10000101";
           when   135  =>  SH_INVALID_CNT_MAX_BINARY <= "10000110";
           when   136  =>  SH_INVALID_CNT_MAX_BINARY <= "10000111";
           when   137  =>  SH_INVALID_CNT_MAX_BINARY <= "10001000";
           when   138  =>  SH_INVALID_CNT_MAX_BINARY <= "10001001";
           when   139  =>  SH_INVALID_CNT_MAX_BINARY <= "10001010";
           when   140  =>  SH_INVALID_CNT_MAX_BINARY <= "10001011";
           when   141  =>  SH_INVALID_CNT_MAX_BINARY <= "10001100";
           when   142  =>  SH_INVALID_CNT_MAX_BINARY <= "10001101";
           when   143  =>  SH_INVALID_CNT_MAX_BINARY <= "10001110";
           when   144  =>  SH_INVALID_CNT_MAX_BINARY <= "10001111";
           when   145  =>  SH_INVALID_CNT_MAX_BINARY <= "10010000";
           when   146  =>  SH_INVALID_CNT_MAX_BINARY <= "10010001";
           when   147  =>  SH_INVALID_CNT_MAX_BINARY <= "10010010";
           when   148  =>  SH_INVALID_CNT_MAX_BINARY <= "10010011";
           when   149  =>  SH_INVALID_CNT_MAX_BINARY <= "10010100";
           when   150  =>  SH_INVALID_CNT_MAX_BINARY <= "10010101";
           when   151  =>  SH_INVALID_CNT_MAX_BINARY <= "10010110";
           when   152  =>  SH_INVALID_CNT_MAX_BINARY <= "10010111";
           when   153  =>  SH_INVALID_CNT_MAX_BINARY <= "10011000";
           when   154  =>  SH_INVALID_CNT_MAX_BINARY <= "10011001";
           when   155  =>  SH_INVALID_CNT_MAX_BINARY <= "10011010";
           when   156  =>  SH_INVALID_CNT_MAX_BINARY <= "10011011";
           when   157  =>  SH_INVALID_CNT_MAX_BINARY <= "10011100";
           when   158  =>  SH_INVALID_CNT_MAX_BINARY <= "10011101";
           when   159  =>  SH_INVALID_CNT_MAX_BINARY <= "10011110";
           when   160  =>  SH_INVALID_CNT_MAX_BINARY <= "10011111";
           when   161  =>  SH_INVALID_CNT_MAX_BINARY <= "10100000";
           when   162  =>  SH_INVALID_CNT_MAX_BINARY <= "10100001";
           when   163  =>  SH_INVALID_CNT_MAX_BINARY <= "10100010";
           when   164  =>  SH_INVALID_CNT_MAX_BINARY <= "10100011";
           when   165  =>  SH_INVALID_CNT_MAX_BINARY <= "10100100";
           when   166  =>  SH_INVALID_CNT_MAX_BINARY <= "10100101";
           when   167  =>  SH_INVALID_CNT_MAX_BINARY <= "10100110";
           when   168  =>  SH_INVALID_CNT_MAX_BINARY <= "10100111";
           when   169  =>  SH_INVALID_CNT_MAX_BINARY <= "10101000";
           when   170  =>  SH_INVALID_CNT_MAX_BINARY <= "10101001";
           when   171  =>  SH_INVALID_CNT_MAX_BINARY <= "10101010";
           when   172  =>  SH_INVALID_CNT_MAX_BINARY <= "10101011";
           when   173  =>  SH_INVALID_CNT_MAX_BINARY <= "10101100";
           when   174  =>  SH_INVALID_CNT_MAX_BINARY <= "10101101";
           when   175  =>  SH_INVALID_CNT_MAX_BINARY <= "10101110";
           when   176  =>  SH_INVALID_CNT_MAX_BINARY <= "10101111";
           when   177  =>  SH_INVALID_CNT_MAX_BINARY <= "10110000";
           when   178  =>  SH_INVALID_CNT_MAX_BINARY <= "10110001";
           when   179  =>  SH_INVALID_CNT_MAX_BINARY <= "10110010";
           when   180  =>  SH_INVALID_CNT_MAX_BINARY <= "10110011";
           when   181  =>  SH_INVALID_CNT_MAX_BINARY <= "10110100";
           when   182  =>  SH_INVALID_CNT_MAX_BINARY <= "10110101";
           when   183  =>  SH_INVALID_CNT_MAX_BINARY <= "10110110";
           when   184  =>  SH_INVALID_CNT_MAX_BINARY <= "10110111";
           when   185  =>  SH_INVALID_CNT_MAX_BINARY <= "10111000";
           when   186  =>  SH_INVALID_CNT_MAX_BINARY <= "10111001";
           when   187  =>  SH_INVALID_CNT_MAX_BINARY <= "10111010";
           when   188  =>  SH_INVALID_CNT_MAX_BINARY <= "10111011";
           when   189  =>  SH_INVALID_CNT_MAX_BINARY <= "10111100";
           when   190  =>  SH_INVALID_CNT_MAX_BINARY <= "10111101";
           when   191  =>  SH_INVALID_CNT_MAX_BINARY <= "10111110";
           when   192  =>  SH_INVALID_CNT_MAX_BINARY <= "10111111";
           when   193  =>  SH_INVALID_CNT_MAX_BINARY <= "11000000";
           when   194  =>  SH_INVALID_CNT_MAX_BINARY <= "11000001";
           when   195  =>  SH_INVALID_CNT_MAX_BINARY <= "11000010";
           when   196  =>  SH_INVALID_CNT_MAX_BINARY <= "11000011";
           when   197  =>  SH_INVALID_CNT_MAX_BINARY <= "11000100";
           when   198  =>  SH_INVALID_CNT_MAX_BINARY <= "11000101";
           when   199  =>  SH_INVALID_CNT_MAX_BINARY <= "11000110";
           when   200  =>  SH_INVALID_CNT_MAX_BINARY <= "11000111";
           when   201  =>  SH_INVALID_CNT_MAX_BINARY <= "11001000";
           when   202  =>  SH_INVALID_CNT_MAX_BINARY <= "11001001";
           when   203  =>  SH_INVALID_CNT_MAX_BINARY <= "11001010";
           when   204  =>  SH_INVALID_CNT_MAX_BINARY <= "11001011";
           when   205  =>  SH_INVALID_CNT_MAX_BINARY <= "11001100";
           when   206  =>  SH_INVALID_CNT_MAX_BINARY <= "11001101";
           when   207  =>  SH_INVALID_CNT_MAX_BINARY <= "11001110";
           when   208  =>  SH_INVALID_CNT_MAX_BINARY <= "11001111";
           when   209  =>  SH_INVALID_CNT_MAX_BINARY <= "11010000";
           when   210  =>  SH_INVALID_CNT_MAX_BINARY <= "11010001";
           when   211  =>  SH_INVALID_CNT_MAX_BINARY <= "11010010";
           when   212  =>  SH_INVALID_CNT_MAX_BINARY <= "11010011";
           when   213  =>  SH_INVALID_CNT_MAX_BINARY <= "11010100";
           when   214  =>  SH_INVALID_CNT_MAX_BINARY <= "11010101";
           when   215  =>  SH_INVALID_CNT_MAX_BINARY <= "11010110";
           when   216  =>  SH_INVALID_CNT_MAX_BINARY <= "11010111";
           when   217  =>  SH_INVALID_CNT_MAX_BINARY <= "11011000";
           when   218  =>  SH_INVALID_CNT_MAX_BINARY <= "11011001";
           when   219  =>  SH_INVALID_CNT_MAX_BINARY <= "11011010";
           when   220  =>  SH_INVALID_CNT_MAX_BINARY <= "11011011";
           when   221  =>  SH_INVALID_CNT_MAX_BINARY <= "11011100";
           when   222  =>  SH_INVALID_CNT_MAX_BINARY <= "11011101";
           when   223  =>  SH_INVALID_CNT_MAX_BINARY <= "11011110";
           when   224  =>  SH_INVALID_CNT_MAX_BINARY <= "11011111";
           when   225  =>  SH_INVALID_CNT_MAX_BINARY <= "11100000";
           when   226  =>  SH_INVALID_CNT_MAX_BINARY <= "11100001";
           when   227  =>  SH_INVALID_CNT_MAX_BINARY <= "11100010";
           when   228  =>  SH_INVALID_CNT_MAX_BINARY <= "11100011";
           when   229  =>  SH_INVALID_CNT_MAX_BINARY <= "11100100";
           when   230  =>  SH_INVALID_CNT_MAX_BINARY <= "11100101";
           when   231  =>  SH_INVALID_CNT_MAX_BINARY <= "11100110";
           when   232  =>  SH_INVALID_CNT_MAX_BINARY <= "11100111";
           when   233  =>  SH_INVALID_CNT_MAX_BINARY <= "11101000";
           when   234  =>  SH_INVALID_CNT_MAX_BINARY <= "11101001";
           when   235  =>  SH_INVALID_CNT_MAX_BINARY <= "11101010";
           when   236  =>  SH_INVALID_CNT_MAX_BINARY <= "11101011";
           when   237  =>  SH_INVALID_CNT_MAX_BINARY <= "11101100";
           when   238  =>  SH_INVALID_CNT_MAX_BINARY <= "11101101";
           when   239  =>  SH_INVALID_CNT_MAX_BINARY <= "11101110";
           when   240  =>  SH_INVALID_CNT_MAX_BINARY <= "11101111";
           when   241  =>  SH_INVALID_CNT_MAX_BINARY <= "11110000";
           when   242  =>  SH_INVALID_CNT_MAX_BINARY <= "11110001";
           when   243  =>  SH_INVALID_CNT_MAX_BINARY <= "11110010";
           when   244  =>  SH_INVALID_CNT_MAX_BINARY <= "11110011";
           when   245  =>  SH_INVALID_CNT_MAX_BINARY <= "11110100";
           when   246  =>  SH_INVALID_CNT_MAX_BINARY <= "11110101";
           when   247  =>  SH_INVALID_CNT_MAX_BINARY <= "11110110";
           when   248  =>  SH_INVALID_CNT_MAX_BINARY <= "11110111";
           when   249  =>  SH_INVALID_CNT_MAX_BINARY <= "11111000";
           when   250  =>  SH_INVALID_CNT_MAX_BINARY <= "11111001";
           when   251  =>  SH_INVALID_CNT_MAX_BINARY <= "11111010";
           when   252  =>  SH_INVALID_CNT_MAX_BINARY <= "11111011";
           when   253  =>  SH_INVALID_CNT_MAX_BINARY <= "11111100";
           when   254  =>  SH_INVALID_CNT_MAX_BINARY <= "11111101";
           when   255  =>  SH_INVALID_CNT_MAX_BINARY <= "11111110";
           when   256  =>  SH_INVALID_CNT_MAX_BINARY <= "11111111";
           when others  =>  assert FALSE report "Error : SH_INVALID_CNT_MAX is not in range 1...256." severity warning;
       end case;       
       case TX_BUFFER_USE is
           when FALSE   =>  TX_BUFFER_USE_BINARY <= '0';
           when TRUE    =>  TX_BUFFER_USE_BINARY <= '1';
           when others  =>  assert FALSE report "Error : TX_BUFFER_USE is neither TRUE nor FALSE." severity warning;
       end case;
     wait;
   end process INIPROC;

   TIMING : process

--  Pin timing violations (clock input pins)
     variable Pviol_BREFCLKNIN : STD_ULOGIC := '0';
     variable PInfo_BREFCLKNIN : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_BREFCLKPIN : STD_ULOGIC := '0';
     variable PInfo_BREFCLKPIN : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_REFCLK : STD_ULOGIC := '0';
     variable PInfo_REFCLK : VitalPeriodDataType := VitalPeriodDataInit;
     variable Pviol_REFCLK2 : STD_ULOGIC := '0';
     variable PInfo_REFCLK2 : VitalPeriodDataType := VitalPeriodDataInit;

--  Pin Timing Violations (all input pins)
     variable Tviol_CHBONDI0_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI0_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI1_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI1_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI2_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI2_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI3_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI3_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI4_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI4_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_ENCHANSYNC_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_ENCHANSYNC_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXIGNOREBTF_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXIGNOREBTF_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA8_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA8_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA9_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA9_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA10_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA10_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA11_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA11_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA12_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA12_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA13_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA13_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA14_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA14_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA15_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA15_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA16_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA16_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA17_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA17_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA18_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA18_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA19_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA19_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA20_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA20_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA21_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA21_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA22_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA22_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA23_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA23_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA24_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA24_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA25_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA25_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA26_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA26_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA27_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA27_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA28_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA28_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA29_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA29_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA30_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA30_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA31_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA31_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA32_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA32_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA33_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA33_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA34_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA34_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA35_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA35_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA36_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA36_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA37_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA37_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA38_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA38_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA39_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA39_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA40_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA40_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA41_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA41_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA42_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA42_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA43_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA43_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA44_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA44_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA45_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA45_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA46_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA46_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA47_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA47_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA48_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA48_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA49_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA49_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA50_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA50_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA51_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA51_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA52_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA52_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA53_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA53_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA54_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA54_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA55_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA55_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA56_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA56_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA57_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA57_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA58_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA58_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA59_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA59_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA60_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA60_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA61_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA61_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA62_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA62_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA63_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA63_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;

--  Output Pin glitch declaration
     variable  CHBONDDONE_GlitchData : VitalGlitchDataType;
     variable  CHBONDO0_GlitchData : VitalGlitchDataType;
     variable  CHBONDO1_GlitchData : VitalGlitchDataType;
     variable  CHBONDO2_GlitchData : VitalGlitchDataType;
     variable  CHBONDO3_GlitchData : VitalGlitchDataType;
     variable  CHBONDO4_GlitchData : VitalGlitchDataType;
     variable  PMARXLOCK_GlitchData : VitalGlitchDataType;
     variable  RXBUFSTATUS0_GlitchData : VitalGlitchDataType;
     variable  RXBUFSTATUS1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA3_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA4_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA5_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA6_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA7_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK3_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK4_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK5_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK6_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK7_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT0_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT1_GlitchData : VitalGlitchDataType;
     variable  RXCLKCORCNT2_GlitchData : VitalGlitchDataType;
     variable  RXCOMMADET_GlitchData : VitalGlitchDataType;
     variable  RXDATA0_GlitchData : VitalGlitchDataType;
     variable  RXDATA1_GlitchData : VitalGlitchDataType;
     variable  RXDATA2_GlitchData : VitalGlitchDataType;
     variable  RXDATA3_GlitchData : VitalGlitchDataType;
     variable  RXDATA4_GlitchData : VitalGlitchDataType;
     variable  RXDATA5_GlitchData : VitalGlitchDataType;
     variable  RXDATA6_GlitchData : VitalGlitchDataType;
     variable  RXDATA7_GlitchData : VitalGlitchDataType;
     variable  RXDATA8_GlitchData : VitalGlitchDataType;
     variable  RXDATA9_GlitchData : VitalGlitchDataType;
     variable  RXDATA10_GlitchData : VitalGlitchDataType;
     variable  RXDATA11_GlitchData : VitalGlitchDataType;
     variable  RXDATA12_GlitchData : VitalGlitchDataType;
     variable  RXDATA13_GlitchData : VitalGlitchDataType;
     variable  RXDATA14_GlitchData : VitalGlitchDataType;
     variable  RXDATA15_GlitchData : VitalGlitchDataType;
     variable  RXDATA16_GlitchData : VitalGlitchDataType;
     variable  RXDATA17_GlitchData : VitalGlitchDataType;
     variable  RXDATA18_GlitchData : VitalGlitchDataType;
     variable  RXDATA19_GlitchData : VitalGlitchDataType;
     variable  RXDATA20_GlitchData : VitalGlitchDataType;
     variable  RXDATA21_GlitchData : VitalGlitchDataType;
     variable  RXDATA22_GlitchData : VitalGlitchDataType;
     variable  RXDATA23_GlitchData : VitalGlitchDataType;
     variable  RXDATA24_GlitchData : VitalGlitchDataType;
     variable  RXDATA25_GlitchData : VitalGlitchDataType;
     variable  RXDATA26_GlitchData : VitalGlitchDataType;
     variable  RXDATA27_GlitchData : VitalGlitchDataType;
     variable  RXDATA28_GlitchData : VitalGlitchDataType;
     variable  RXDATA29_GlitchData : VitalGlitchDataType;
     variable  RXDATA30_GlitchData : VitalGlitchDataType;
     variable  RXDATA31_GlitchData : VitalGlitchDataType;
     variable  RXDATA32_GlitchData : VitalGlitchDataType;
     variable  RXDATA33_GlitchData : VitalGlitchDataType;
     variable  RXDATA34_GlitchData : VitalGlitchDataType;
     variable  RXDATA35_GlitchData : VitalGlitchDataType;
     variable  RXDATA36_GlitchData : VitalGlitchDataType;
     variable  RXDATA37_GlitchData : VitalGlitchDataType;
     variable  RXDATA38_GlitchData : VitalGlitchDataType;
     variable  RXDATA39_GlitchData : VitalGlitchDataType;
     variable  RXDATA40_GlitchData : VitalGlitchDataType;
     variable  RXDATA41_GlitchData : VitalGlitchDataType;
     variable  RXDATA42_GlitchData : VitalGlitchDataType;
     variable  RXDATA43_GlitchData : VitalGlitchDataType;
     variable  RXDATA44_GlitchData : VitalGlitchDataType;
     variable  RXDATA45_GlitchData : VitalGlitchDataType;
     variable  RXDATA46_GlitchData : VitalGlitchDataType;
     variable  RXDATA47_GlitchData : VitalGlitchDataType;
     variable  RXDATA48_GlitchData : VitalGlitchDataType;
     variable  RXDATA49_GlitchData : VitalGlitchDataType;
     variable  RXDATA50_GlitchData : VitalGlitchDataType;
     variable  RXDATA51_GlitchData : VitalGlitchDataType;
     variable  RXDATA52_GlitchData : VitalGlitchDataType;
     variable  RXDATA53_GlitchData : VitalGlitchDataType;
     variable  RXDATA54_GlitchData : VitalGlitchDataType;
     variable  RXDATA55_GlitchData : VitalGlitchDataType;
     variable  RXDATA56_GlitchData : VitalGlitchDataType;
     variable  RXDATA57_GlitchData : VitalGlitchDataType;
     variable  RXDATA58_GlitchData : VitalGlitchDataType;
     variable  RXDATA59_GlitchData : VitalGlitchDataType;
     variable  RXDATA60_GlitchData : VitalGlitchDataType;
     variable  RXDATA61_GlitchData : VitalGlitchDataType;
     variable  RXDATA62_GlitchData : VitalGlitchDataType;
     variable  RXDATA63_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR0_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR1_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR2_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR3_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR4_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR5_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR6_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR7_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC0_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE0_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE2_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE3_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE4_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE5_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE6_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE7_GlitchData : VitalGlitchDataType;
     variable  RXREALIGN_GlitchData : VitalGlitchDataType;
--     variable  RXRECCLK_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP3_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP4_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP5_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP6_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP7_GlitchData : VitalGlitchDataType;
     variable  TXBUFERR_GlitchData : VitalGlitchDataType;
     variable  TXKERR0_GlitchData : VitalGlitchDataType;
     variable  TXKERR1_GlitchData : VitalGlitchDataType;
     variable  TXKERR2_GlitchData : VitalGlitchDataType;
     variable  TXKERR3_GlitchData : VitalGlitchDataType;
     variable  TXKERR4_GlitchData : VitalGlitchDataType;
     variable  TXKERR5_GlitchData : VitalGlitchDataType;
     variable  TXKERR6_GlitchData : VitalGlitchDataType;
     variable  TXKERR7_GlitchData : VitalGlitchDataType;
--     variable  TXN_GlitchData : VitalGlitchDataType;
--     variable  TXOUTCLK_GlitchData : VitalGlitchDataType;
--     variable  TXP_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP3_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP4_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP5_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP6_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP7_GlitchData : VitalGlitchDataType;
begin

--  Setup/Hold Check Violations (all input pins)

     if (TimingChecksOn) then
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI0_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI0_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(0),
         TestSignalName => "CHBONDI(0)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(0),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(0),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(0),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(0),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI1_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI1_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(1),
         TestSignalName => "CHBONDI(1)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(1),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(1),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(1),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(1),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI2_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI2_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(2),
         TestSignalName => "CHBONDI(2)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(2),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(2),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(2),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(2),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI3_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI3_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(3),
         TestSignalName => "CHBONDI(3)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(3),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(3),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(3),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(3),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI4_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI4_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(4),
         TestSignalName => "CHBONDI(4)",
         TestDelay      => tisd_CHBONDI_RXUSRCLK(4),
         RefSignal      => RXUSRCLK,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(4),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(4),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(4),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_ENCHANSYNC_RXUSRCLK2_posedge,
         TimingData     => Tmkr_ENCHANSYNC_RXUSRCLK2_posedge,
         TestSignal     => ENCHANSYNC_dly,
         TestSignalName => "ENCHANSYNC",
         TestDelay      => tisd_ENCHANSYNC_RXUSRCLK2,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXIGNOREBTF_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXIGNOREBTF_RXUSRCLK2_posedge,
         TestSignal     => RXIGNOREBTF_dly,
         TestSignalName => "RXIGNOREBTF",
         TestDelay      => tisd_RXIGNOREBTF_RXUSRCLK2,
         RefSignal      => RXUSRCLK2,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => ticd_RXUSRCLK2,
         SetupHigh      => tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(0),
         TestSignalName => "TXBYPASS8B10B(0)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(1),
         TestSignalName => "TXBYPASS8B10B(1)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(2),
         TestSignalName => "TXBYPASS8B10B(2)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(3),
         TestSignalName => "TXBYPASS8B10B(3)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B4_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(4),
         TestSignalName => "TXBYPASS8B10B(4)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B5_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(5),
         TestSignalName => "TXBYPASS8B10B(5)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B6_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(6),
         TestSignalName => "TXBYPASS8B10B(6)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B7_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(7),
         TestSignalName => "TXBYPASS8B10B(7)",
         TestDelay      => tisd_TXBYPASS8B10B_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(0),
         TestSignalName => "TXCHARDISPMODE(0)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(1),
         TestSignalName => "TXCHARDISPMODE(1)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(2),
         TestSignalName => "TXCHARDISPMODE(2)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(3),
         TestSignalName => "TXCHARDISPMODE(3)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(4),
         TestSignalName => "TXCHARDISPMODE(4)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(5),
         TestSignalName => "TXCHARDISPMODE(5)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(6),
         TestSignalName => "TXCHARDISPMODE(6)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(7),
         TestSignalName => "TXCHARDISPMODE(7)",
         TestDelay      => tisd_TXCHARDISPMODE_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(0),
         TestSignalName => "TXCHARDISPVAL(0)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(1),
         TestSignalName => "TXCHARDISPVAL(1)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(2),
         TestSignalName => "TXCHARDISPVAL(2)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(3),
         TestSignalName => "TXCHARDISPVAL(3)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(4),
         TestSignalName => "TXCHARDISPVAL(4)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(5),
         TestSignalName => "TXCHARDISPVAL(5)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(6),
         TestSignalName => "TXCHARDISPVAL(6)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(7),
         TestSignalName => "TXCHARDISPVAL(7)",
         TestDelay      => tisd_TXCHARDISPVAL_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(0),
         TestSignalName => "TXCHARISK(0)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(1),
         TestSignalName => "TXCHARISK(1)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(2),
         TestSignalName => "TXCHARISK(2)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(3),
         TestSignalName => "TXCHARISK(3)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(4),
         TestSignalName => "TXCHARISK(4)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(5),
         TestSignalName => "TXCHARISK(5)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(6),
         TestSignalName => "TXCHARISK(6)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(7),
         TestSignalName => "TXCHARISK(7)",
         TestDelay      => tisd_TXCHARISK_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA0_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(0),
         TestSignalName => "TXDATA(0)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA1_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(1),
         TestSignalName => "TXDATA(1)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA2_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(2),
         TestSignalName => "TXDATA(2)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA3_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(3),
         TestSignalName => "TXDATA(3)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA4_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(4),
         TestSignalName => "TXDATA(4)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA5_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(5),
         TestSignalName => "TXDATA(5)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA6_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(6),
         TestSignalName => "TXDATA(6)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA7_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(7),
         TestSignalName => "TXDATA(7)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA8_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA8_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(8),
         TestSignalName => "TXDATA(8)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(8),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(8),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(8),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(8),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA9_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA9_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(9),
         TestSignalName => "TXDATA(9)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(9),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(9),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(9),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(9),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA10_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA10_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(10),
         TestSignalName => "TXDATA(10)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(10),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(10),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(10),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(10),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA11_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA11_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(11),
         TestSignalName => "TXDATA(11)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(11),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(11),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(11),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(11),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA12_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA12_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(12),
         TestSignalName => "TXDATA(12)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(12),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(12),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(12),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(12),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA13_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA13_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(13),
         TestSignalName => "TXDATA(13)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(13),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(13),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(13),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(13),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA14_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA14_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(14),
         TestSignalName => "TXDATA(14)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(14),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(14),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(14),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(14),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA15_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA15_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(15),
         TestSignalName => "TXDATA(15)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(15),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(15),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(15),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(15),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA16_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA16_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(16),
         TestSignalName => "TXDATA(16)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(16),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(16),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(16),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(16),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA17_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA17_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(17),
         TestSignalName => "TXDATA(17)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(17),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(17),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(17),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(17),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA18_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA18_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(18),
         TestSignalName => "TXDATA(18)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(18),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(18),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(18),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(18),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA19_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA19_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(19),
         TestSignalName => "TXDATA(19)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(19),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(19),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(19),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(19),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA20_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA20_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(20),
         TestSignalName => "TXDATA(20)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(20),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(20),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(20),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(20),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA21_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA21_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(21),
         TestSignalName => "TXDATA(21)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(21),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(21),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(21),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(21),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA22_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA22_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(22),
         TestSignalName => "TXDATA(22)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(22),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(22),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(22),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(22),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA23_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA23_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(23),
         TestSignalName => "TXDATA(23)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(23),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(23),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(23),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(23),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA24_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA24_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(24),
         TestSignalName => "TXDATA(24)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(24),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(24),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(24),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(24),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA25_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA25_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(25),
         TestSignalName => "TXDATA(25)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(25),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(25),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(25),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(25),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA26_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA26_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(26),
         TestSignalName => "TXDATA(26)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(26),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(26),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(26),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(26),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA27_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA27_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(27),
         TestSignalName => "TXDATA(27)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(27),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(27),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(27),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(27),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA28_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA28_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(28),
         TestSignalName => "TXDATA(28)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(28),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(28),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(28),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(28),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA29_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA29_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(29),
         TestSignalName => "TXDATA(29)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(29),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(29),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(29),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(29),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA30_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA30_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(30),
         TestSignalName => "TXDATA(30)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(30),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(30),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(30),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(30),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA31_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA31_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(31),
         TestSignalName => "TXDATA(31)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(31),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(31),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(31),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(31),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA32_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA32_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(32),
         TestSignalName => "TXDATA(32)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(32),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(32),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(32),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(32),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA33_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA33_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(33),
         TestSignalName => "TXDATA(33)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(33),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(33),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(33),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(33),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA34_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA34_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(34),
         TestSignalName => "TXDATA(34)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(34),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(34),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(34),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(34),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA35_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA35_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(35),
         TestSignalName => "TXDATA(35)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(35),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(35),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(35),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(35),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA36_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA36_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(36),
         TestSignalName => "TXDATA(36)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(36),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(36),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(36),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(36),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA37_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA37_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(37),
         TestSignalName => "TXDATA(37)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(37),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(37),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(37),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(37),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA38_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA38_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(38),
         TestSignalName => "TXDATA(38)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(38),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(38),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(38),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(38),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA39_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA39_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(39),
         TestSignalName => "TXDATA(39)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(39),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(39),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(39),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(39),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA40_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA40_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(40),
         TestSignalName => "TXDATA(40)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(40),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(40),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(40),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(40),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA41_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA41_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(41),
         TestSignalName => "TXDATA(41)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(41),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(41),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(41),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(41),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA42_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA42_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(42),
         TestSignalName => "TXDATA(42)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(42),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(42),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(42),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(42),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA43_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA43_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(43),
         TestSignalName => "TXDATA(43)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(43),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(43),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(43),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(43),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA44_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA44_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(44),
         TestSignalName => "TXDATA(44)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(44),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(44),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(44),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(44),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA45_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA45_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(45),
         TestSignalName => "TXDATA(45)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(45),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(45),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(45),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(45),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA46_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA46_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(46),
         TestSignalName => "TXDATA(46)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(46),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(46),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(46),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(46),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA47_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA47_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(47),
         TestSignalName => "TXDATA(47)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(47),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(47),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(47),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(47),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA48_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA48_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(48),
         TestSignalName => "TXDATA(48)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(48),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(48),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(48),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(48),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA49_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA49_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(49),
         TestSignalName => "TXDATA(49)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(49),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(49),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(49),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(49),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA50_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA50_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(50),
         TestSignalName => "TXDATA(50)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(50),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(50),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(50),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(50),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA51_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA51_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(51),
         TestSignalName => "TXDATA(51)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(51),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(51),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(51),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(51),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA52_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA52_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(52),
         TestSignalName => "TXDATA(52)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(52),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(52),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(52),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(52),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA53_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA53_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(53),
         TestSignalName => "TXDATA(53)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(53),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(53),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(53),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(53),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA54_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA54_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(54),
         TestSignalName => "TXDATA(54)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(54),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(54),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(54),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(54),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA55_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA55_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(55),
         TestSignalName => "TXDATA(55)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(55),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(55),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(55),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(55),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA56_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA56_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(56),
         TestSignalName => "TXDATA(56)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(56),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(56),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(56),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(56),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA57_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA57_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(57),
         TestSignalName => "TXDATA(57)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(57),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(57),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(57),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(57),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA58_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA58_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(58),
         TestSignalName => "TXDATA(58)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(58),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(58),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(58),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(58),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA59_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA59_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(59),
         TestSignalName => "TXDATA(59)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(59),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(59),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(59),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(59),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA60_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA60_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(60),
         TestSignalName => "TXDATA(60)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(60),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(60),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(60),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(60),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA61_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA61_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(61),
         TestSignalName => "TXDATA(61)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(61),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(61),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(61),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(61),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA62_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA62_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(62),
         TestSignalName => "TXDATA(62)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(62),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(62),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(62),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(62),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA63_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA63_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(63),
         TestSignalName => "TXDATA(63)",
         TestDelay      => tisd_TXDATA_TXUSRCLK2(63),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(63),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(63),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(63),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );

     VitalPeriodPulseCheck
       (
         Violation      => Pviol_BREFCLKNIN,
         PeriodData     => PInfo_BREFCLKNIN,
         TestSignal     => BREFCLKNIN_dly,
         TestSignalName => "BREFCLKNIN",
         TestDelay      => 0 ns,
         Period         => tperiod_BREFCLKNIN_posedge,
         PulseWidthHigh => tpw_BREFCLKNIN_posedge,
         PulseWidthLow  => tpw_BREFCLKNIN_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_BREFCLKPIN,
         PeriodData     => PInfo_BREFCLKPIN,
         TestSignal     => BREFCLKPIN_dly,
         TestSignalName => "BREFCLKPIN",
         TestDelay      => 0 ns,
         Period         => tperiod_BREFCLKPIN_posedge,
         PulseWidthHigh => tpw_BREFCLKPIN_posedge,
         PulseWidthLow  => tpw_BREFCLKPIN_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_REFCLK,
         PeriodData     => PInfo_REFCLK,
         TestSignal     => REFCLK_dly,
         TestSignalName => "REFCLK",
         TestDelay      => 0 ns,
         Period         => tperiod_REFCLK_posedge,
         PulseWidthHigh => tpw_REFCLK_posedge,
         PulseWidthLow  => tpw_REFCLK_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation      => Pviol_REFCLK2,
         PeriodData     => PInfo_REFCLK2,
         TestSignal     => REFCLK2_dly,
         TestSignalName => "REFCLK2",
         TestDelay      => 0 ns,
         Period         => tperiod_REFCLK2_posedge,
         PulseWidthHigh => tpw_REFCLK2_posedge,
         PulseWidthLow  => tpw_REFCLK2_negedge,
         CheckEnabled   => TRUE,
         HeaderMsg      => InstancePath & "/X_GT10",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     end if;
-- End of (TimingChecksOn)

--  Output-to-Clock path delay
     VitalPathDelay01
       (
         OutSignal     => CHBONDDONE,
         GlitchData    => CHBONDDONE_GlitchData,
         OutSignalName => "CHBONDDONE",
         OutTemp       => CHBONDDONE_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_CHBONDDONE,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(0),
         GlitchData    => CHBONDO0_GlitchData,
         OutSignalName => "CHBONDO(0)",
         OutTemp       => CHBONDO_OUT(0),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(1),
         GlitchData    => CHBONDO1_GlitchData,
         OutSignalName => "CHBONDO(1)",
         OutTemp       => CHBONDO_OUT(1),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(2),
         GlitchData    => CHBONDO2_GlitchData,
         OutSignalName => "CHBONDO(2)",
         OutTemp       => CHBONDO_OUT(2),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(3),
         GlitchData    => CHBONDO3_GlitchData,
         OutSignalName => "CHBONDO(3)",
         OutTemp       => CHBONDO_OUT(3),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(4),
         GlitchData    => CHBONDO4_GlitchData,
         OutSignalName => "CHBONDO(4)",
         OutTemp       => CHBONDO_OUT(4),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXBUFSTATUS(0),
         GlitchData    => RXBUFSTATUS0_GlitchData,
         OutSignalName => "RXBUFSTATUS(0)",
         OutTemp       => RXBUFSTATUS_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXBUFSTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXBUFSTATUS(1),
         GlitchData    => RXBUFSTATUS1_GlitchData,
         OutSignalName => "RXBUFSTATUS(1)",
         OutTemp       => RXBUFSTATUS_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXBUFSTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(0),
         GlitchData    => RXCHARISCOMMA0_GlitchData,
         OutSignalName => "RXCHARISCOMMA(0)",
         OutTemp       => RXCHARISCOMMA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(1),
         GlitchData    => RXCHARISCOMMA1_GlitchData,
         OutSignalName => "RXCHARISCOMMA(1)",
         OutTemp       => RXCHARISCOMMA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(2),
         GlitchData    => RXCHARISCOMMA2_GlitchData,
         OutSignalName => "RXCHARISCOMMA(2)",
         OutTemp       => RXCHARISCOMMA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(3),
         GlitchData    => RXCHARISCOMMA3_GlitchData,
         OutSignalName => "RXCHARISCOMMA(3)",
         OutTemp       => RXCHARISCOMMA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(4),
         GlitchData    => RXCHARISCOMMA4_GlitchData,
         OutSignalName => "RXCHARISCOMMA(4)",
         OutTemp       => RXCHARISCOMMA_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(5),
         GlitchData    => RXCHARISCOMMA5_GlitchData,
         OutSignalName => "RXCHARISCOMMA(5)",
         OutTemp       => RXCHARISCOMMA_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(6),
         GlitchData    => RXCHARISCOMMA6_GlitchData,
         OutSignalName => "RXCHARISCOMMA(6)",
         OutTemp       => RXCHARISCOMMA_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(7),
         GlitchData    => RXCHARISCOMMA7_GlitchData,
         OutSignalName => "RXCHARISCOMMA(7)",
         OutTemp       => RXCHARISCOMMA_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(0),
         GlitchData    => RXCHARISK0_GlitchData,
         OutSignalName => "RXCHARISK(0)",
         OutTemp       => RXCHARISK_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(1),
         GlitchData    => RXCHARISK1_GlitchData,
         OutSignalName => "RXCHARISK(1)",
         OutTemp       => RXCHARISK_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(2),
         GlitchData    => RXCHARISK2_GlitchData,
         OutSignalName => "RXCHARISK(2)",
         OutTemp       => RXCHARISK_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(3),
         GlitchData    => RXCHARISK3_GlitchData,
         OutSignalName => "RXCHARISK(3)",
         OutTemp       => RXCHARISK_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(4),
         GlitchData    => RXCHARISK4_GlitchData,
         OutSignalName => "RXCHARISK(4)",
         OutTemp       => RXCHARISK_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(5),
         GlitchData    => RXCHARISK5_GlitchData,
         OutSignalName => "RXCHARISK(5)",
         OutTemp       => RXCHARISK_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(6),
         GlitchData    => RXCHARISK6_GlitchData,
         OutSignalName => "RXCHARISK(6)",
         OutTemp       => RXCHARISK_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(7),
         GlitchData    => RXCHARISK7_GlitchData,
         OutSignalName => "RXCHARISK(7)",
         OutTemp       => RXCHARISK_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(0),
         GlitchData    => RXCLKCORCNT0_GlitchData,
         OutSignalName => "RXCLKCORCNT(0)",
         OutTemp       => RXCLKCORCNT_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(1),
         GlitchData    => RXCLKCORCNT1_GlitchData,
         OutSignalName => "RXCLKCORCNT(1)",
         OutTemp       => RXCLKCORCNT_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCLKCORCNT(2),
         GlitchData    => RXCLKCORCNT2_GlitchData,
         OutSignalName => "RXCLKCORCNT(2)",
         OutTemp       => RXCLKCORCNT_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCLKCORCNT(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCOMMADET,
         GlitchData    => RXCOMMADET_GlitchData,
         OutSignalName => "RXCOMMADET",
         OutTemp       => RXCOMMADET_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCOMMADET,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(0),
         GlitchData    => RXDATA0_GlitchData,
         OutSignalName => "RXDATA(0)",
         OutTemp       => RXDATA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(1),
         GlitchData    => RXDATA1_GlitchData,
         OutSignalName => "RXDATA(1)",
         OutTemp       => RXDATA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(2),
         GlitchData    => RXDATA2_GlitchData,
         OutSignalName => "RXDATA(2)",
         OutTemp       => RXDATA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(3),
         GlitchData    => RXDATA3_GlitchData,
         OutSignalName => "RXDATA(3)",
         OutTemp       => RXDATA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(4),
         GlitchData    => RXDATA4_GlitchData,
         OutSignalName => "RXDATA(4)",
         OutTemp       => RXDATA_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(5),
         GlitchData    => RXDATA5_GlitchData,
         OutSignalName => "RXDATA(5)",
         OutTemp       => RXDATA_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(6),
         GlitchData    => RXDATA6_GlitchData,
         OutSignalName => "RXDATA(6)",
         OutTemp       => RXDATA_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(7),
         GlitchData    => RXDATA7_GlitchData,
         OutSignalName => "RXDATA(7)",
         OutTemp       => RXDATA_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(8),
         GlitchData    => RXDATA8_GlitchData,
         OutSignalName => "RXDATA(8)",
         OutTemp       => RXDATA_OUT(8),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(9),
         GlitchData    => RXDATA9_GlitchData,
         OutSignalName => "RXDATA(9)",
         OutTemp       => RXDATA_OUT(9),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(10),
         GlitchData    => RXDATA10_GlitchData,
         OutSignalName => "RXDATA(10)",
         OutTemp       => RXDATA_OUT(10),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(11),
         GlitchData    => RXDATA11_GlitchData,
         OutSignalName => "RXDATA(11)",
         OutTemp       => RXDATA_OUT(11),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(12),
         GlitchData    => RXDATA12_GlitchData,
         OutSignalName => "RXDATA(12)",
         OutTemp       => RXDATA_OUT(12),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(13),
         GlitchData    => RXDATA13_GlitchData,
         OutSignalName => "RXDATA(13)",
         OutTemp       => RXDATA_OUT(13),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(14),
         GlitchData    => RXDATA14_GlitchData,
         OutSignalName => "RXDATA(14)",
         OutTemp       => RXDATA_OUT(14),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(15),
         GlitchData    => RXDATA15_GlitchData,
         OutSignalName => "RXDATA(15)",
         OutTemp       => RXDATA_OUT(15),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(16),
         GlitchData    => RXDATA16_GlitchData,
         OutSignalName => "RXDATA(16)",
         OutTemp       => RXDATA_OUT(16),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(17),
         GlitchData    => RXDATA17_GlitchData,
         OutSignalName => "RXDATA(17)",
         OutTemp       => RXDATA_OUT(17),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(18),
         GlitchData    => RXDATA18_GlitchData,
         OutSignalName => "RXDATA(18)",
         OutTemp       => RXDATA_OUT(18),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(19),
         GlitchData    => RXDATA19_GlitchData,
         OutSignalName => "RXDATA(19)",
         OutTemp       => RXDATA_OUT(19),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(20),
         GlitchData    => RXDATA20_GlitchData,
         OutSignalName => "RXDATA(20)",
         OutTemp       => RXDATA_OUT(20),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(21),
         GlitchData    => RXDATA21_GlitchData,
         OutSignalName => "RXDATA(21)",
         OutTemp       => RXDATA_OUT(21),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(22),
         GlitchData    => RXDATA22_GlitchData,
         OutSignalName => "RXDATA(22)",
         OutTemp       => RXDATA_OUT(22),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(23),
         GlitchData    => RXDATA23_GlitchData,
         OutSignalName => "RXDATA(23)",
         OutTemp       => RXDATA_OUT(23),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(24),
         GlitchData    => RXDATA24_GlitchData,
         OutSignalName => "RXDATA(24)",
         OutTemp       => RXDATA_OUT(24),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(25),
         GlitchData    => RXDATA25_GlitchData,
         OutSignalName => "RXDATA(25)",
         OutTemp       => RXDATA_OUT(25),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(26),
         GlitchData    => RXDATA26_GlitchData,
         OutSignalName => "RXDATA(26)",
         OutTemp       => RXDATA_OUT(26),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(27),
         GlitchData    => RXDATA27_GlitchData,
         OutSignalName => "RXDATA(27)",
         OutTemp       => RXDATA_OUT(27),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(28),
         GlitchData    => RXDATA28_GlitchData,
         OutSignalName => "RXDATA(28)",
         OutTemp       => RXDATA_OUT(28),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(29),
         GlitchData    => RXDATA29_GlitchData,
         OutSignalName => "RXDATA(29)",
         OutTemp       => RXDATA_OUT(29),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(30),
         GlitchData    => RXDATA30_GlitchData,
         OutSignalName => "RXDATA(30)",
         OutTemp       => RXDATA_OUT(30),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(31),
         GlitchData    => RXDATA31_GlitchData,
         OutSignalName => "RXDATA(31)",
         OutTemp       => RXDATA_OUT(31),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(32),
         GlitchData    => RXDATA32_GlitchData,
         OutSignalName => "RXDATA(32)",
         OutTemp       => RXDATA_OUT(32),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(32),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(33),
         GlitchData    => RXDATA33_GlitchData,
         OutSignalName => "RXDATA(33)",
         OutTemp       => RXDATA_OUT(33),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(33),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(34),
         GlitchData    => RXDATA34_GlitchData,
         OutSignalName => "RXDATA(34)",
         OutTemp       => RXDATA_OUT(34),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(34),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(35),
         GlitchData    => RXDATA35_GlitchData,
         OutSignalName => "RXDATA(35)",
         OutTemp       => RXDATA_OUT(35),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(35),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(36),
         GlitchData    => RXDATA36_GlitchData,
         OutSignalName => "RXDATA(36)",
         OutTemp       => RXDATA_OUT(36),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(36),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(37),
         GlitchData    => RXDATA37_GlitchData,
         OutSignalName => "RXDATA(37)",
         OutTemp       => RXDATA_OUT(37),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(37),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(38),
         GlitchData    => RXDATA38_GlitchData,
         OutSignalName => "RXDATA(38)",
         OutTemp       => RXDATA_OUT(38),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(38),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(39),
         GlitchData    => RXDATA39_GlitchData,
         OutSignalName => "RXDATA(39)",
         OutTemp       => RXDATA_OUT(39),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(39),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(40),
         GlitchData    => RXDATA40_GlitchData,
         OutSignalName => "RXDATA(40)",
         OutTemp       => RXDATA_OUT(40),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(40),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(41),
         GlitchData    => RXDATA41_GlitchData,
         OutSignalName => "RXDATA(41)",
         OutTemp       => RXDATA_OUT(41),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(41),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(42),
         GlitchData    => RXDATA42_GlitchData,
         OutSignalName => "RXDATA(42)",
         OutTemp       => RXDATA_OUT(42),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(42),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(43),
         GlitchData    => RXDATA43_GlitchData,
         OutSignalName => "RXDATA(43)",
         OutTemp       => RXDATA_OUT(43),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(43),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(44),
         GlitchData    => RXDATA44_GlitchData,
         OutSignalName => "RXDATA(44)",
         OutTemp       => RXDATA_OUT(44),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(44),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(45),
         GlitchData    => RXDATA45_GlitchData,
         OutSignalName => "RXDATA(45)",
         OutTemp       => RXDATA_OUT(45),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(45),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(46),
         GlitchData    => RXDATA46_GlitchData,
         OutSignalName => "RXDATA(46)",
         OutTemp       => RXDATA_OUT(46),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(46),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(47),
         GlitchData    => RXDATA47_GlitchData,
         OutSignalName => "RXDATA(47)",
         OutTemp       => RXDATA_OUT(47),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(47),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(48),
         GlitchData    => RXDATA48_GlitchData,
         OutSignalName => "RXDATA(48)",
         OutTemp       => RXDATA_OUT(48),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(48),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(49),
         GlitchData    => RXDATA49_GlitchData,
         OutSignalName => "RXDATA(49)",
         OutTemp       => RXDATA_OUT(49),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(49),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(50),
         GlitchData    => RXDATA50_GlitchData,
         OutSignalName => "RXDATA(50)",
         OutTemp       => RXDATA_OUT(50),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(50),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(51),
         GlitchData    => RXDATA51_GlitchData,
         OutSignalName => "RXDATA(51)",
         OutTemp       => RXDATA_OUT(51),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(51),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(52),
         GlitchData    => RXDATA52_GlitchData,
         OutSignalName => "RXDATA(52)",
         OutTemp       => RXDATA_OUT(52),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(52),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(53),
         GlitchData    => RXDATA53_GlitchData,
         OutSignalName => "RXDATA(53)",
         OutTemp       => RXDATA_OUT(53),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(53),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(54),
         GlitchData    => RXDATA54_GlitchData,
         OutSignalName => "RXDATA(54)",
         OutTemp       => RXDATA_OUT(54),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(54),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(55),
         GlitchData    => RXDATA55_GlitchData,
         OutSignalName => "RXDATA(55)",
         OutTemp       => RXDATA_OUT(55),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(55),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(56),
         GlitchData    => RXDATA56_GlitchData,
         OutSignalName => "RXDATA(56)",
         OutTemp       => RXDATA_OUT(56),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(56),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(57),
         GlitchData    => RXDATA57_GlitchData,
         OutSignalName => "RXDATA(57)",
         OutTemp       => RXDATA_OUT(57),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(57),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(58),
         GlitchData    => RXDATA58_GlitchData,
         OutSignalName => "RXDATA(58)",
         OutTemp       => RXDATA_OUT(58),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(58),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(59),
         GlitchData    => RXDATA59_GlitchData,
         OutSignalName => "RXDATA(59)",
         OutTemp       => RXDATA_OUT(59),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(59),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(60),
         GlitchData    => RXDATA60_GlitchData,
         OutSignalName => "RXDATA(60)",
         OutTemp       => RXDATA_OUT(60),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(60),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(61),
         GlitchData    => RXDATA61_GlitchData,
         OutSignalName => "RXDATA(61)",
         OutTemp       => RXDATA_OUT(61),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(61),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(62),
         GlitchData    => RXDATA62_GlitchData,
         OutSignalName => "RXDATA(62)",
         OutTemp       => RXDATA_OUT(62),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(62),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(63),
         GlitchData    => RXDATA63_GlitchData,
         OutSignalName => "RXDATA(63)",
         OutTemp       => RXDATA_OUT(63),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(63),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(0),
         GlitchData    => RXDISPERR0_GlitchData,
         OutSignalName => "RXDISPERR(0)",
         OutTemp       => RXDISPERR_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(1),
         GlitchData    => RXDISPERR1_GlitchData,
         OutSignalName => "RXDISPERR(1)",
         OutTemp       => RXDISPERR_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(2),
         GlitchData    => RXDISPERR2_GlitchData,
         OutSignalName => "RXDISPERR(2)",
         OutTemp       => RXDISPERR_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(3),
         GlitchData    => RXDISPERR3_GlitchData,
         OutSignalName => "RXDISPERR(3)",
         OutTemp       => RXDISPERR_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(4),
         GlitchData    => RXDISPERR4_GlitchData,
         OutSignalName => "RXDISPERR(4)",
         OutTemp       => RXDISPERR_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(5),
         GlitchData    => RXDISPERR5_GlitchData,
         OutSignalName => "RXDISPERR(5)",
         OutTemp       => RXDISPERR_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(6),
         GlitchData    => RXDISPERR6_GlitchData,
         OutSignalName => "RXDISPERR(6)",
         OutTemp       => RXDISPERR_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(7),
         GlitchData    => RXDISPERR7_GlitchData,
         OutSignalName => "RXDISPERR(7)",
         OutTemp       => RXDISPERR_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(0),
         GlitchData    => RXLOSSOFSYNC0_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(0)",
         OutTemp       => RXLOSSOFSYNC_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(1),
         GlitchData    => RXLOSSOFSYNC1_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(1)",
         OutTemp       => RXLOSSOFSYNC_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(0),
         GlitchData    => RXNOTINTABLE0_GlitchData,
         OutSignalName => "RXNOTINTABLE(0)",
         OutTemp       => RXNOTINTABLE_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(1),
         GlitchData    => RXNOTINTABLE1_GlitchData,
         OutSignalName => "RXNOTINTABLE(1)",
         OutTemp       => RXNOTINTABLE_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(2),
         GlitchData    => RXNOTINTABLE2_GlitchData,
         OutSignalName => "RXNOTINTABLE(2)",
         OutTemp       => RXNOTINTABLE_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(3),
         GlitchData    => RXNOTINTABLE3_GlitchData,
         OutSignalName => "RXNOTINTABLE(3)",
         OutTemp       => RXNOTINTABLE_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(4),
         GlitchData    => RXNOTINTABLE4_GlitchData,
         OutSignalName => "RXNOTINTABLE(4)",
         OutTemp       => RXNOTINTABLE_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(5),
         GlitchData    => RXNOTINTABLE5_GlitchData,
         OutSignalName => "RXNOTINTABLE(5)",
         OutTemp       => RXNOTINTABLE_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(6),
         GlitchData    => RXNOTINTABLE6_GlitchData,
         OutSignalName => "RXNOTINTABLE(6)",
         OutTemp       => RXNOTINTABLE_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(7),
         GlitchData    => RXNOTINTABLE7_GlitchData,
         OutSignalName => "RXNOTINTABLE(7)",
         OutTemp       => RXNOTINTABLE_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXREALIGN,
         GlitchData    => RXREALIGN_GlitchData,
         OutSignalName => "RXREALIGN",
         OutTemp       => RXREALIGN_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXREALIGN,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(0),
         GlitchData    => RXRUNDISP0_GlitchData,
         OutSignalName => "RXRUNDISP(0)",
         OutTemp       => RXRUNDISP_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(1),
         GlitchData    => RXRUNDISP1_GlitchData,
         OutSignalName => "RXRUNDISP(1)",
         OutTemp       => RXRUNDISP_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(2),
         GlitchData    => RXRUNDISP2_GlitchData,
         OutSignalName => "RXRUNDISP(2)",
         OutTemp       => RXRUNDISP_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(3),
         GlitchData    => RXRUNDISP3_GlitchData,
         OutSignalName => "RXRUNDISP(3)",
         OutTemp       => RXRUNDISP_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(4),
         GlitchData    => RXRUNDISP4_GlitchData,
         OutSignalName => "RXRUNDISP(4)",
         OutTemp       => RXRUNDISP_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(5),
         GlitchData    => RXRUNDISP5_GlitchData,
         OutSignalName => "RXRUNDISP(5)",
         OutTemp       => RXRUNDISP_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(6),
         GlitchData    => RXRUNDISP6_GlitchData,
         OutSignalName => "RXRUNDISP(6)",
         OutTemp       => RXRUNDISP_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(7),
         GlitchData    => RXRUNDISP7_GlitchData,
         OutSignalName => "RXRUNDISP(7)",
         OutTemp       => RXRUNDISP_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXBUFERR,
         GlitchData    => TXBUFERR_GlitchData,
         OutSignalName => "TXBUFERR",
         OutTemp       => TXBUFERR_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXBUFERR,TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(0),
         GlitchData    => TXKERR0_GlitchData,
         OutSignalName => "TXKERR(0)",
         OutTemp       => TXKERR_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(1),
         GlitchData    => TXKERR1_GlitchData,
         OutSignalName => "TXKERR(1)",
         OutTemp       => TXKERR_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(2),
         GlitchData    => TXKERR2_GlitchData,
         OutSignalName => "TXKERR(2)",
         OutTemp       => TXKERR_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(3),
         GlitchData    => TXKERR3_GlitchData,
         OutSignalName => "TXKERR(3)",
         OutTemp       => TXKERR_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(4),
         GlitchData    => TXKERR4_GlitchData,
         OutSignalName => "TXKERR(4)",
         OutTemp       => TXKERR_OUT(4),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(5),
         GlitchData    => TXKERR5_GlitchData,
         OutSignalName => "TXKERR(5)",
         OutTemp       => TXKERR_OUT(5),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(6),
         GlitchData    => TXKERR6_GlitchData,
         OutSignalName => "TXKERR(6)",
         OutTemp       => TXKERR_OUT(6),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(7),
         GlitchData    => TXKERR7_GlitchData,
         OutSignalName => "TXKERR(7)",
         OutTemp       => TXKERR_OUT(7),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(0),
         GlitchData    => TXRUNDISP0_GlitchData,
         OutSignalName => "TXRUNDISP(0)",
         OutTemp       => TXRUNDISP_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(1),
         GlitchData    => TXRUNDISP1_GlitchData,
         OutSignalName => "TXRUNDISP(1)",
         OutTemp       => TXRUNDISP_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(2),
         GlitchData    => TXRUNDISP2_GlitchData,
         OutSignalName => "TXRUNDISP(2)",
         OutTemp       => TXRUNDISP_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(3),
         GlitchData    => TXRUNDISP3_GlitchData,
         OutSignalName => "TXRUNDISP(3)",
         OutTemp       => TXRUNDISP_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(4),
         GlitchData    => TXRUNDISP4_GlitchData,
         OutSignalName => "TXRUNDISP(4)",
         OutTemp       => TXRUNDISP_OUT(4),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(5),
         GlitchData    => TXRUNDISP5_GlitchData,
         OutSignalName => "TXRUNDISP(5)",
         OutTemp       => TXRUNDISP_OUT(5),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(6),
         GlitchData    => TXRUNDISP6_GlitchData,
         OutSignalName => "TXRUNDISP(6)",
         OutTemp       => TXRUNDISP_OUT(6),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(7),
         GlitchData    => TXRUNDISP7_GlitchData,
         OutSignalName => "TXRUNDISP(7)",
         OutTemp       => TXRUNDISP_OUT(7),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => Xon,
         MsgOn         => MsgOn,
         MsgSeverity   => WARNING
       );

--  Wait signal (input/output pins)
   wait on
     CHBONDDONE_OUT,
     CHBONDO_OUT,
--     PMARXLOCK_OUT,
     RXBUFSTATUS_OUT,
     RXCHARISCOMMA_OUT,
     RXCHARISK_OUT,
     RXCLKCORCNT_OUT,
     RXCOMMADET_OUT,
     RXDATA_OUT,
     RXDISPERR_OUT,
     RXLOSSOFSYNC_OUT,
     RXNOTINTABLE_OUT,
     RXREALIGN_OUT,
--     RXRECCLK_OUT,
     RXRUNDISP_OUT,
     TXBUFERR_OUT,
     TXKERR_OUT,
--     TXN_OUT,
--     TXOUTCLK_OUT,
--     TXP_OUT,
     TXRUNDISP_OUT,
     BREFCLKNIN_dly,
     BREFCLKPIN_dly,
     CHBONDI_dly,
     ENCHANSYNC_dly,
     ENMCOMMAALIGN_dly,
     ENPCOMMAALIGN_dly,
     LOOPBACK_dly,
     PMAINIT_dly,
     PMAREGADDR_dly,
     PMAREGDATAIN_dly,
     PMAREGRW_dly,
     PMAREGSTROBE_dly,
     PMARXLOCKSEL_dly,
     POWERDOWN_dly,
     REFCLK_dly,
     REFCLK2_dly,
     REFCLKBSEL_dly,
     REFCLKSEL_dly,
     RXBLOCKSYNC64B66BUSE_dly,
     RXCOMMADETUSE_dly,
     RXDATAWIDTH_dly,
     RXDEC64B66BUSE_dly,
     RXDEC8B10BUSE_dly,
     RXDESCRAM64B66BUSE_dly,
     RXIGNOREBTF_dly,
     RXINTDATAWIDTH_dly,
     RXN_dly,
     RXP_dly,
     RXPOLARITY_dly,
     RXRESET_dly,
     RXSLIDE_dly,
     RXUSRCLK_dly,
     RXUSRCLK2_dly,
     TXBYPASS8B10B_dly,
     TXCHARDISPMODE_dly,
     TXCHARDISPVAL_dly,
     TXCHARISK_dly,
     TXDATA_dly,
     TXDATAWIDTH_dly,
     TXENC64B66BUSE_dly,
     TXENC8B10BUSE_dly,
     TXGEARBOX64B66BUSE_dly,
     TXINHIBIT_dly,
     TXINTDATAWIDTH_dly,
     TXPOLARITY_dly,
     TXRESET_dly,
     TXSCRAM64B66BUSE_dly,
     TXUSRCLK_dly,
     TXUSRCLK2_dly;

   end process TIMING;

     TXN <= TXN_OUT;
     TXP <= TXP_OUT;
     RXRECCLK <= RXRECCLK_OUT;
     TXOUTCLK <= TXOUTCLK_OUT;
     PMARXLOCK <= PMARXLOCK_OUT;

end X_GT10_V;

-- $Header: /usr/local/cvs/s010728/02207/report/fig/simprim_SMODEL_mti.vhd,v 1.1 2007/02/26 09:16:00 s030485 Exp $
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  Power PC Core
-- /___/   /\     Filename : X_PPC405.vhd
-- \   \  /  \    Timestamp : Thu Apr  8 10:57:05 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.


library IEEE;
use IEEE.STD_LOGIC_1164.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity FPGA_startup is

    port (
          bus_reset : out std_ulogic;
          ghigh_b : out std_ulogic;
          done : out std_ulogic;
          gsr : out std_ulogic;
          gwe : out std_ulogic;
          gts_b : out std_ulogic;

          shutdown : in std_ulogic;
          cclk : in std_ulogic;
          por : in std_ulogic
          );
end FPGA_startup;

-- architecture body --

architecture FPGA_startup_v of FPGA_startup is
    signal count_changed : boolean := false;
begin
set_output:process(cclk, por)
  variable abus_reset : std_ulogic := '0';
  variable aghigh_b : std_ulogic := '0';
  variable agsr : std_ulogic := '0';
  variable adone : std_ulogic := '0'; 
  variable agwe : std_ulogic := '0';    
  variable agts_b : std_ulogic := '0';
  variable count : integer := 0;
  variable count_last_value : integer := 0;

begin
  if (((cclk'event) and (cclk = '1') and (cclk'last_value = '0')) or ((por'event) and (por = '1') and (por'last_value = '0')))then
    
          count_last_value := count;
    if (por = '1') then
      count := 0;
    elsif ((shutdown ='1') and (count > 0)) then
      count := count - 1;
    elsif ((shutdown ='0') and (count < 255)) then
      count := count + 1;
    end if;
   if(count_last_value /= count) then
     count_changed <= true;
   end if;  


    if (por = '1') then
      bus_reset <= '0';
      ghigh_b <=  '0';
      gsr <= '0';
      done <= '0'; 
      gwe <= '0';
      gts_b <= '0'; 
 
    else

      bus_reset <= abus_reset;
      ghigh_b <=  aghigh_b;
      gsr <= agsr;
      done <= adone; 
      gwe <= agwe;
      gts_b <= agts_b;

    end if;
  end if;
    if(count_last_value /= count) then
      abus_reset := '1';
      aghigh_b := '0';
      agsr := '0';
      adone := '0';
      agwe := '0';
      agts_b := '0';     
     if (count >= 04) then
       abus_reset := '0';
     end if;  
     if ((count = 33) or (count = 34)) then
       agsr := '1';
     end if;  
     if (count > 38) then
         aghigh_b := '1';
     end if;
     if (count > 49) then
        adone := '1';   
     end if;
     if (count > 50) then
        agwe := '1';   
     end if;
     if (count > 51) then
        agts_b := '1';   
     end if;
    end if;      
end process set_output;


end FPGA_startup_v;

----- CELL X_PPC405 -----
--**************************************************************
--  Copyright (c) 2002 Xilinx Inc.  All Rights Reserved
--  File Name    : X_PPC405.vhd
--  Cell Name    : X_PPC405
--**************************************************************

-------------------------------------------------------------------------------
-- Model for  power pc (for simulation only)
-------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

--FUNCTION      : Power PC
entity X_PPC405 is

generic (


        TimingChecksOn: Boolean := TRUE;
        InstancePath: STRING := "*";
        Xon: Boolean := True;
        MsgOn: Boolean := False;
        LOC            : string  := "UNPLACED";        
        
tpd_bramdsocmclk_DSOCMBRAMABUS : VitalDelayArrayType01(8 to 29) := (others => (0.100 ns, 0.100 ns));
tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE : VitalDelayArrayType01(0 to 3):= (others => (0.100 ns, 0.100 ns));
tpd_bramdsocmclk_DSOCMBRAMEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_bramdsocmclk_DSOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
tpd_bramisocmclk_ISOCMBRAMEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_bramisocmclk_ISOCMBRAMEVENWRITEEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_bramisocmclk_ISOCMBRAMODDWRITEEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_bramisocmclk_ISOCMBRAMRDABUS : VitalDelayArrayType01(8 to 28) := (others => (0.100 ns, 0.100 ns));
tpd_bramisocmclk_ISOCMBRAMWRABUS : VitalDelayArrayType01(8 to 28) := (others => (0.100 ns, 0.100 ns));
tpd_bramisocmclk_ISOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));


tpd_cpmc405clock_C405CPMCORESLEEPREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405CPMMSRCE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405CPMMSREE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405CPMTIMERIRQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405CPMTIMERRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DBGMSRWE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DBGSTOPACK : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DBGWBCOMPLETE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DBGWBFULL : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DBGWBIAR : VitalDelayArrayType01(0 to 29) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405DCRABUS : VitalDelayArrayType01(0 to 9) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405DCRDBUSOUT : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405DCRREAD : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405DCRWRITE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405JTGPGMOUT : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405RSTCHIPRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405RSTCORERESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405RSTSYSRESETREQ : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405TRCCYCLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405TRCEVENEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405TRCODDEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405TRCTRACESTATUS : VitalDelayArrayType01(0 to 3) := (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405TRCTRIGGEREVENTOUT : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE : VitalDelayArrayType01(0 to 10):= (others => (0.100 ns, 0.100 ns));
tpd_cpmc405clock_C405XXXMACHINECHECK : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_cpmc405clock_DSOCMBUSY : VitalDelayType01 := (0.100 ns, 0.100 ns);

tpd_jtgc405tck_C405JTGCAPTUREDR : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_jtgc405tck_C405JTGEXTEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_jtgc405tck_C405JTGSHIFTDR : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_jtgc405tck_C405JTGTDO : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_jtgc405tck_C405JTGTDOEN : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_jtgc405tck_C405JTGUPDATEDR : VitalDelayType01 := (0.100 ns, 0.100 ns);

tpd_plbclk_C405PLBDCUABORT : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUABUS : VitalDelayArrayType01(0 to 31) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBDCUBE : VitalDelayArrayType01(0 to 7) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBDCUCACHEABLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUGUARDED : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBDCUREQUEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCURNW : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUSIZE2 : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUU0ATTR : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBDCUWRDBUS : VitalDelayArrayType01(0 to 63) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBDCUWRITETHRU : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBICUABORT : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBICUABUS : VitalDelayArrayType01(0 to 29) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBICUCACHEABLE : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBICUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBICUREQUEST : VitalDelayType01 := (0.100 ns, 0.100 ns);
tpd_plbclk_C405PLBICUSIZE : VitalDelayArrayType01(2 to 3) := (others => (0.100 ns, 0.100 ns));
tpd_plbclk_C405PLBICUU0ATTR : VitalDelayType01 := (0.100 ns, 0.100 ns);

	tipd_BRAMDSOCMCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_BRAMDSOCMRDDBUS : VitalDelayArrayType01 (0 TO 31) := (others => (0.0 ns, 0.0 ns));
	tipd_BRAMISOCMCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_BRAMISOCMRDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
	tipd_CPMC405CLOCK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_CPMC405CORECLKINACTIVE : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_CPMC405CPUCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_CPMC405JTAGCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_CPMC405TIMERCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_CPMC405TIMERTICK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_DBGC405DEBUGHALT : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_DBGC405EXTBUSHOLDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_DBGC405UNCONDDEBUGEVENT : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_DCRC405ACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_DCRC405DBUSIN : VitalDelayArrayType01 (0 TO 31) := (others => (0.0 ns, 0.0 ns));
	tipd_DSARCVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_DSCNTLVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_EICC405CRITINPUTIRQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_EICC405EXTINPUTIRQ : VitalDelayType01 := (0.0 ns, 0.0 ns);
        tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);        
	tipd_ISARCVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_ISCNTLVALUE : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_JTGC405BNDSCANTDO : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_JTGC405TCK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_JTGC405TDI : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_JTGC405TMS : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_JTGC405TRSTNEG : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_MCBCPUCLKEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_MCBJTAGEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_MCBTIMEREN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_MCPPCRST : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCUADDRACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCUBUSY : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCUERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCURDDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCURDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
	tipd_PLBC405DCURDWDADDR : VitalDelayArrayType01 (1 TO 3) := (others => (0.0 ns, 0.0 ns));
	tipd_PLBC405DCUSSIZE1 : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405DCUWRDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405ICUADDRACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405ICUBUSY : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405ICUERR : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405ICURDDACK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBC405ICURDDBUS : VitalDelayArrayType01 (0 TO 63) := (others => (0.0 ns, 0.0 ns));
	tipd_PLBC405ICURDWDADDR : VitalDelayArrayType01 (1 TO 3) := (others => (0.0 ns, 0.0 ns));
	tipd_PLBC405ICUSSIZE1 : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_PLBCLK : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_RSTC405RESETCHIP : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_RSTC405RESETCORE : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_RSTC405RESETSYS : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_TIEC405DETERMINISTICMULT : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_TIEC405DISOPERANDFWD : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_TIEC405MMUEN : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_TIEDSOCMDCRADDR : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_TIEISOCMDCRADDR : VitalDelayArrayType01 (0 TO 7) := (others => (0.0 ns, 0.0 ns));
	tipd_TRCC405TRACEDISABLE : VitalDelayType01 := (0.0 ns, 0.0 ns);
	tipd_TRCC405TRIGGEREVENTIN : VitalDelayType01 := (0.0 ns, 0.0 ns);

tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tsetup_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405TIMERTICK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405TIMERTICK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405TIMERTICK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405TIMERTICK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DCRC405ACK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DCRC405ACK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_DCRC405ACK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_DCRC405ACK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
tsetup_DSARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_DSARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
thold_DSARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_DSARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_DSCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_DSCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBCPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBCPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBCPUCLKEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBCPUCLKEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBJTAGEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBJTAGEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBJTAGEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBJTAGEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBTIMEREN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCBTIMEREN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBTIMEREN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_MCBTIMEREN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCPPCRST_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_MCPPCRST_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_MCPPCRST_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_MCPPCRST_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBCLK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBCLK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBCLK_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBCLK_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;



tsetup_RSTC405RESETCHIP_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_RSTC405RESETCHIP_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETCHIP_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETCHIP_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_RSTC405RESETCORE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_RSTC405RESETCORE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETCORE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETCORE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_RSTC405RESETSYS_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_RSTC405RESETSYS_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETSYS_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_RSTC405RESETSYS_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405MMUEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEC405MMUEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405MMUEN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_TIEC405MMUEN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
thold_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge : VitalDelayType := 0.000 ns;
thold_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_ISARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_ISARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
thold_ISARCVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_ISARCVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
thold_ISCNTLVALUE_cpmc405clock_posedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
thold_ISCNTLVALUE_cpmc405clock_negedge_posedge : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));


tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405TDI_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405TDI_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TDI_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TDI_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405TMS_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405TMS_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TMS_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TMS_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_JTGC405TRSTNEG_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_JTGC405TRSTNEG_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TRSTNEG_jtgc405tck_posedge_posedge : VitalDelayType := 0.000 ns;
thold_JTGC405TRSTNEG_jtgc405tck_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));

tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));

tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;

tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));

tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));

tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.000 ns;
thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.000 ns;


--NEG CONSTRAINT


ticd_bramdsocmclk : VitalDelayType := 0.000 ns;
tisd_BRAMDSOCMRDDBUS_bramdsocmclk : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));

ticd_bramisocmclk : VitalDelayType := 0.000 ns;
tisd_BRAMISOCMRDDBUS_bramisocmclk : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));

ticd_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_CPMC405CPUCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_CPMC405JTAGCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_CPMC405TIMERCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_CPMC405TIMERTICK_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_DBGC405DEBUGHALT_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_DBGC405UNCONDDEBUGEVENT_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_DCRC405ACK_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_DCRC405DBUSIN_cpmc405clock : VitalDelayArrayType(0 to 31) := (others => (0.000 ns));
tisd_DSARCVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tisd_DSCNTLVALUE_cpmc405clock : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
tisd_EICC405CRITINPUTIRQ_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_EICC405EXTINPUTIRQ_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_MCBCPUCLKEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_MCBJTAGEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_MCBTIMEREN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_MCPPCRST_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_PLBCLK_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_RSTC405RESETCHIP_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_RSTC405RESETCORE_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_RSTC405RESETSYS_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_TIEC405DETERMINISTICMULT_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_TIEC405DISOPERANDFWD_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_TIEC405MMUEN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_TIEDSOCMDCRADDR_cpmc405clock : VitalDelayArrayType(0 to 7):= (others => (0.000 ns));
tisd_TIEISOCMDCRADDR_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tisd_TRCC405TRACEDISABLE_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_TRCC405TRIGGEREVENTIN_cpmc405clock : VitalDelayType := 0.000 ns;
tisd_ISARCVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));
tisd_ISCNTLVALUE_cpmc405clock : VitalDelayArrayType(0 to 7) := (others => (0.000 ns));

ticd_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_CPMC405CORECLKINACTIVE_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_DBGC405EXTBUSHOLDACK_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_JTGC405BNDSCANTDO_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_JTGC405TDI_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_JTGC405TMS_jtgc405tck : VitalDelayType := 0.000 ns;
tisd_JTGC405TRSTNEG_jtgc405tck : VitalDelayType := 0.000 ns;

ticd_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCUADDRACK_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCUBUSY_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCUERR_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCURDDACK_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCURDDBUS_PLBCLK : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tisd_PLBC405DCURDWDADDR_PLBCLK : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
tisd_PLBC405DCUSSIZE1_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405DCUWRDACK_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405ICUADDRACK_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405ICUBUSY_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405ICUERR_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405ICURDDACK_PLBCLK : VitalDelayType := 0.000 ns;
tisd_PLBC405ICURDDBUS_PLBCLK : VitalDelayArrayType(0 to 63) := (others => (0.000 ns));
tisd_PLBC405ICURDWDADDR_PLBCLK : VitalDelayArrayType(1 to 3) := (others => (0.000 ns));
tisd_PLBC405ICUSSIZE1_PLBCLK : VitalDelayType := 0.000 ns;

tpw_BRAMDSOCMCLK_posedge : VitalDelayType := 0.000 ns;
tpw_BRAMDSOCMCLK_negedge : VitalDelayType := 0.000 ns;
tpw_BRAMISOCMCLK_posedge : VitalDelayType := 0.000 ns;
tpw_BRAMISOCMCLK_negedge : VitalDelayType := 0.000 ns;
tpw_CPMC405CLOCK_posedge : VitalDelayType := 0.000 ns;
tpw_CPMC405CLOCK_negedge : VitalDelayType := 0.000 ns;
tpw_JTGC405TCK_posedge : VitalDelayType := 0.000 ns;
tpw_JTGC405TCK_negedge : VitalDelayType := 0.000 ns;
tpw_PLBCLK_posedge : VitalDelayType := 0.000 ns;
tpw_PLBCLK_negedge : VitalDelayType := 0.000 ns;
tperiod_CPMC405CLOCK_POSEDGE : VitalDelayType := 0.0 ns;
tpd_GSR_C405RSTCORERESETREQ : VitalDelayType01 := (0.000 ns, 0.000 ns);


          PPCUSER : std_logic_vector(0 to 3) := "0000"    
) ;
  port (
	C405CPMCORESLEEPREQ : out std_ulogic;
	C405CPMMSRCE : out std_ulogic;
	C405CPMMSREE : out std_ulogic;
	C405CPMTIMERIRQ : out std_ulogic;
	C405CPMTIMERRESETREQ : out std_ulogic;
	C405DBGMSRWE : out std_ulogic;
	C405DBGSTOPACK : out std_ulogic;
	C405DBGWBCOMPLETE : out std_ulogic;
	C405DBGWBFULL : out std_ulogic;
	C405DBGWBIAR : out std_logic_vector(0 TO 29);
	C405DCRABUS : out std_logic_vector(0 TO 9);
	C405DCRDBUSOUT : out std_logic_vector(0 TO 31);
	C405DCRREAD : out std_ulogic;
	C405DCRWRITE : out std_ulogic;
	C405JTGCAPTUREDR : out std_ulogic;
	C405JTGEXTEST : out std_ulogic;
	C405JTGPGMOUT : out std_ulogic;
	C405JTGSHIFTDR : out std_ulogic;
	C405JTGTDO : out std_ulogic;
	C405JTGTDOEN : out std_ulogic;
	C405JTGUPDATEDR : out std_ulogic;
	C405PLBDCUABORT : out std_ulogic;
	C405PLBDCUABUS : out std_logic_vector(0 TO 31);
	C405PLBDCUBE : out std_logic_vector(0 TO 7);
	C405PLBDCUCACHEABLE : out std_ulogic;
	C405PLBDCUGUARDED : out std_ulogic;
	C405PLBDCUPRIORITY : out std_logic_vector(0 TO 1);
	C405PLBDCUREQUEST : out std_ulogic;
	C405PLBDCURNW : out std_ulogic;
	C405PLBDCUSIZE2 : out std_ulogic;
	C405PLBDCUU0ATTR : out std_ulogic;
	C405PLBDCUWRDBUS : out std_logic_vector(0 TO 63);
	C405PLBDCUWRITETHRU : out std_ulogic;
	C405PLBICUABORT : out std_ulogic;
	C405PLBICUABUS : out std_logic_vector(0 TO 29);
	C405PLBICUCACHEABLE : out std_ulogic;
	C405PLBICUPRIORITY : out std_logic_vector(0 TO 1);
	C405PLBICUREQUEST : out std_ulogic;
	C405PLBICUSIZE : out std_logic_vector(2 TO 3);
	C405PLBICUU0ATTR : out std_ulogic;
	C405RSTCHIPRESETREQ : out std_ulogic;
	C405RSTCORERESETREQ : out std_ulogic;
	C405RSTSYSRESETREQ : out std_ulogic;
	C405TRCCYCLE : out std_ulogic;
	C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
	C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
	C405TRCTRACESTATUS : out std_logic_vector(0 TO 3);
	C405TRCTRIGGEREVENTOUT : out std_ulogic;
	C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 TO 10);
	C405XXXMACHINECHECK : out std_ulogic;
	DSOCMBRAMABUS : out std_logic_vector(8 TO 29);
	DSOCMBRAMBYTEWRITE : out std_logic_vector(0 TO 3);
	DSOCMBRAMEN : out std_ulogic;
	DSOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
	DSOCMBUSY : out std_ulogic;
	ISOCMBRAMEN : out std_ulogic;
	ISOCMBRAMEVENWRITEEN : out std_ulogic;
	ISOCMBRAMODDWRITEEN : out std_ulogic;
	ISOCMBRAMRDABUS : out std_logic_vector(8 TO 28);
	ISOCMBRAMWRABUS : out std_logic_vector(8 TO 28);
	ISOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
	BRAMDSOCMCLK : in std_ulogic;
	BRAMDSOCMRDDBUS : in std_logic_vector(0 TO 31);
	BRAMISOCMCLK : in std_ulogic;
	BRAMISOCMRDDBUS : in std_logic_vector(0 TO 63);
	CPMC405CLOCK : in std_ulogic;
	CPMC405CORECLKINACTIVE : in std_ulogic;
	CPMC405CPUCLKEN : in std_ulogic;
	CPMC405JTAGCLKEN : in std_ulogic;
	CPMC405TIMERCLKEN : in std_ulogic;
	CPMC405TIMERTICK : in std_ulogic;
	DBGC405DEBUGHALT : in std_ulogic;
	DBGC405EXTBUSHOLDACK : in std_ulogic;
	DBGC405UNCONDDEBUGEVENT : in std_ulogic;
	DCRC405ACK : in std_ulogic;
	DCRC405DBUSIN : in std_logic_vector(0 TO 31);
	DSARCVALUE : in std_logic_vector(0 TO 7);
	DSCNTLVALUE : in std_logic_vector(0 TO 7);
	EICC405CRITINPUTIRQ : in std_ulogic;
	EICC405EXTINPUTIRQ : in std_ulogic;
	ISARCVALUE : in std_logic_vector(0 TO 7);
	ISCNTLVALUE : in std_logic_vector(0 TO 7);
	JTGC405BNDSCANTDO : in std_ulogic;
	JTGC405TCK : in std_ulogic;
	JTGC405TDI : in std_ulogic;
	JTGC405TMS : in std_ulogic;
	JTGC405TRSTNEG : in std_ulogic;
	MCBCPUCLKEN : in std_ulogic;
	MCBJTAGEN : in std_ulogic;
	MCBTIMEREN : in std_ulogic;
	MCPPCRST : in std_ulogic;
	PLBC405DCUADDRACK : in std_ulogic;
	PLBC405DCUBUSY : in std_ulogic;
	PLBC405DCUERR : in std_ulogic;
	PLBC405DCURDDACK : in std_ulogic;
	PLBC405DCURDDBUS : in std_logic_vector(0 TO 63);
	PLBC405DCURDWDADDR : in std_logic_vector(1 TO 3);
	PLBC405DCUSSIZE1 : in std_ulogic;
	PLBC405DCUWRDACK : in std_ulogic;
	PLBC405ICUADDRACK : in std_ulogic;
	PLBC405ICUBUSY : in std_ulogic;
	PLBC405ICUERR : in std_ulogic;
	PLBC405ICURDDACK : in std_ulogic;
	PLBC405ICURDDBUS : in std_logic_vector(0 TO 63);
	PLBC405ICURDWDADDR : in std_logic_vector(1 TO 3);
	PLBC405ICUSSIZE1 : in std_ulogic;
	PLBCLK : in std_ulogic;
	RSTC405RESETCHIP : in std_ulogic;
	RSTC405RESETCORE : in std_ulogic;
	RSTC405RESETSYS : in std_ulogic;
	TIEC405DETERMINISTICMULT : in std_ulogic;
	TIEC405DISOPERANDFWD : in std_ulogic;
	TIEC405MMUEN : in std_ulogic;
	TIEDSOCMDCRADDR : in std_logic_vector(0 TO 7);
	TIEISOCMDCRADDR : in std_logic_vector(0 TO 7);
	TRCC405TRACEDISABLE : in std_ulogic;
	TRCC405TRIGGEREVENTIN : in std_ulogic
);
end X_PPC405;

-- architecture body --


architecture X_PPC405_v of X_PPC405 is
        component ppc405_swift_bus
	port (
		BUS_CLK : in std_ulogic;
		BUS_RESET : in std_ulogic;
		GWE : in std_ulogic;
		GHIGHB : in std_ulogic;
		GSR : in std_ulogic;
		CPMC405CPUCLKEN : in std_ulogic;
		CPMC405JTAGCLKEN : in std_ulogic;
		CPMC405TIMERCLKEN : in std_ulogic;
		C405JTGPGMOUT : out std_ulogic;
		MCBCPUCLKEN : in std_ulogic;
		MCBJTAGEN : in std_ulogic;
		MCBTIMEREN : in std_ulogic;
		MCPPCRST : in std_ulogic;
		C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
		C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 TO 1);
		CPMC405CLOCK : in std_ulogic;
		CPMC405CORECLKINACTIVE : in std_ulogic;
		PLBCLK : in std_ulogic;
		CPMC405TIMERTICK : in std_ulogic;
		C405CPMMSREE : out std_ulogic;
		C405CPMMSRCE : out std_ulogic;
		C405CPMTIMERIRQ : out std_ulogic;
		C405CPMTIMERRESETREQ : out std_ulogic;
		C405CPMCORESLEEPREQ : out std_ulogic;
		TIEC405DISOPERANDFWD : in std_ulogic;
		TIEC405DETERMINISTICMULT : in std_ulogic;
		TIEC405MMUEN : in std_ulogic;
		TIEC405PVR : in std_logic_vector(28 TO 31);
		C405XXXMACHINECHECK : out std_ulogic;
		C405RSTCHIPRESETREQ : out std_ulogic;
		C405RSTCORERESETREQ : out std_ulogic;
		C405RSTSYSRESETREQ : out std_ulogic;
		RSTC405RESETCHIP : in std_ulogic;
		RSTC405RESETCORE : in std_ulogic;
		RSTC405RESETSYS : in std_ulogic;
		C405PLBICUREQUEST : out std_ulogic;
		C405PLBICUPRIORITY : out std_logic_vector(0 TO 1);
		C405PLBICUCACHEABLE : out std_ulogic;
		C405PLBICUABUS : out std_logic_vector(0 TO 29);
		C405PLBICUSIZE : out std_logic_vector(2 TO 3);
		C405PLBICUABORT : out std_ulogic;
		C405PLBICUU0ATTR : out std_ulogic;
		PLBC405ICUADDRACK : in std_ulogic;
		PLBC405ICUBUSY : in std_ulogic;
		PLBC405ICUERR : in std_ulogic;
		PLBC405ICURDDACK : in std_ulogic;
		PLBC405ICURDDBUS : in std_logic_vector(0 TO 63);
		PLBC405ICUSSIZE1 : in std_ulogic;
		PLBC405ICURDWDADDR : in std_logic_vector(1 TO 3);
		C405PLBDCUREQUEST : out std_ulogic;
		C405PLBDCURNW : out std_ulogic;
		C405PLBDCUABUS : out std_logic_vector(0 TO 31);
		C405PLBDCUBE : out std_logic_vector(0 TO 7);
		C405PLBDCUCACHEABLE : out std_ulogic;
		C405PLBDCUGUARDED : out std_ulogic;
		C405PLBDCUPRIORITY : out std_logic_vector(0 TO 1);
		C405PLBDCUSIZE2 : out std_ulogic;
		C405PLBDCUABORT : out std_ulogic;
		C405PLBDCUWRDBUS : out std_logic_vector(0 TO 63);
		C405PLBDCUU0ATTR : out std_ulogic;
		C405PLBDCUWRITETHRU : out std_ulogic;
		PLBC405DCUADDRACK : in std_ulogic;
		PLBC405DCUBUSY : in std_ulogic;
		PLBC405DCUERR : in std_ulogic;
		PLBC405DCURDDACK : in std_ulogic;
		PLBC405DCURDDBUS : in std_logic_vector(0 TO 63);
		PLBC405DCURDWDADDR : in std_logic_vector(1 TO 3);
		PLBC405DCUSSIZE1 : in std_ulogic;
		PLBC405DCUWRDACK : in std_ulogic;
		ISOCMBRAMRDABUS : out std_logic_vector(8 TO 28);
		ISOCMBRAMWRABUS : out std_logic_vector(8 TO 28);
		ISOCMBRAMEN : out std_ulogic;
		ISOCMBRAMODDWRITEEN : out std_ulogic;
		ISOCMBRAMEVENWRITEEN : out std_ulogic;
		ISOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
		BRAMISOCMRDDBUS : in std_logic_vector(0 TO 63);
		TIEISOCMDCRADDR : in std_logic_vector(0 TO 7);
		ISARCVALUE : in std_logic_vector(0 TO 7);
		ISCNTLVALUE : in std_logic_vector(0 TO 7);
		BRAMISOCMCLK : in std_ulogic;
		DSOCMBRAMABUS : out std_logic_vector(8 TO 29);
		DSOCMBRAMBYTEWRITE : out std_logic_vector(0 TO 3);
		DSOCMBRAMEN : out std_ulogic;
		DSOCMBRAMWRDBUS : out std_logic_vector(0 TO 31);
		BRAMDSOCMRDDBUS : in std_logic_vector(0 TO 31);
		DSOCMBUSY : out std_ulogic;
		TIEDSOCMDCRADDR : in std_logic_vector(0 TO 7);
		DSARCVALUE : in std_logic_vector(0 TO 7);
		DSCNTLVALUE : in std_logic_vector(0 TO 7);
		BRAMDSOCMCLK : in std_ulogic;
		C405DCRREAD : out std_ulogic;
		C405DCRWRITE : out std_ulogic;
		C405DCRABUS : out std_logic_vector(0 TO 9);
		C405DCRDBUSOUT : out std_logic_vector(0 TO 31);
		DCRC405ACK : in std_ulogic;
		DCRC405DBUSIN : in std_logic_vector(0 TO 31);
		EICC405EXTINPUTIRQ : in std_ulogic;
		EICC405CRITINPUTIRQ : in std_ulogic;
		JTGC405BNDSCANTDO : in std_ulogic;
		JTGC405TCK : in std_ulogic;
		JTGC405TDI : in std_ulogic;
		JTGC405TMS : in std_ulogic;
		JTGC405TRSTNEG : in std_ulogic;
		C405JTGTDO : out std_ulogic;
		C405JTGTDOEN : out std_ulogic;
		C405JTGEXTEST : out std_ulogic;
		C405JTGCAPTUREDR : out std_ulogic;
		C405JTGSHIFTDR : out std_ulogic;
		C405JTGUPDATEDR : out std_ulogic;
		DBGC405DEBUGHALT : in std_ulogic;
		DBGC405UNCONDDEBUGEVENT : in std_ulogic;
		DBGC405EXTBUSHOLDACK : in std_ulogic;
		C405DBGMSRWE : out std_ulogic;
		C405DBGSTOPACK : out std_ulogic;
		C405DBGWBCOMPLETE : out std_ulogic;
		C405DBGWBFULL : out std_ulogic;
		C405DBGWBIAR : out std_logic_vector(0 TO 29);
		C405TRCTRIGGEREVENTOUT : out std_ulogic;
		C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 TO 10);
		C405TRCCYCLE : out std_ulogic;
		C405TRCTRACESTATUS : out std_logic_vector(0 TO 3);
		TRCC405TRACEDISABLE : in std_ulogic;
		TRCC405TRIGGEREVENTIN : in std_ulogic
	);          
        end component;
----- component fpga_startup            -----
component fpga_startup
    port (
          bus_reset : out std_ulogic;
          ghigh_b : out std_ulogic;
          done : out std_ulogic;
          gsr : out std_ulogic;
          gwe : out std_ulogic;
          gts_b : out std_ulogic;

          shutdown : in std_ulogic;
          cclk : in std_ulogic;
          por : in std_ulogic
          );  
end component;

        constant IN_DELAY : time := 1 ps;
	constant OUT_DELAY : VitalDelayType01 := (0 ps, 0 ps);

	signal BRAMDSOCMCLK_ipd : std_ulogic;
	signal BRAMDSOCMRDDBUS_ipd : std_logic_vector(0 TO 31);
	signal BRAMISOCMCLK_ipd : std_ulogic;
	signal BRAMISOCMRDDBUS_ipd : std_logic_vector(0 TO 63);
	signal CPMC405CLOCK_ipd : std_ulogic;
	signal CPMC405CORECLKINACTIVE_ipd : std_ulogic;
	signal CPMC405CPUCLKEN_ipd : std_ulogic;
	signal CPMC405JTAGCLKEN_ipd : std_ulogic;
	signal CPMC405TIMERCLKEN_ipd : std_ulogic;
	signal CPMC405TIMERTICK_ipd : std_ulogic;
	signal DBGC405DEBUGHALT_ipd : std_ulogic;
	signal DBGC405EXTBUSHOLDACK_ipd : std_ulogic;
	signal DBGC405UNCONDDEBUGEVENT_ipd : std_ulogic;
	signal DCRC405ACK_ipd : std_ulogic;
	signal DCRC405DBUSIN_ipd : std_logic_vector(0 TO 31);
	signal DSARCVALUE_ipd : std_logic_vector(0 TO 7);
	signal DSCNTLVALUE_ipd : std_logic_vector(0 TO 7);
	signal EICC405CRITINPUTIRQ_ipd : std_ulogic;
	signal EICC405EXTINPUTIRQ_ipd : std_ulogic;
        signal GSR_ipd : std_ulogic;
	signal ISARCVALUE_ipd : std_logic_vector(0 TO 7);
	signal ISCNTLVALUE_ipd : std_logic_vector(0 TO 7);
	signal JTGC405BNDSCANTDO_ipd : std_ulogic;
	signal JTGC405TCK_ipd : std_ulogic;
	signal JTGC405TDI_ipd : std_ulogic;
	signal JTGC405TMS_ipd : std_ulogic;
	signal JTGC405TRSTNEG_ipd : std_ulogic;
	signal MCBCPUCLKEN_ipd : std_ulogic;
	signal MCBJTAGEN_ipd : std_ulogic;
	signal MCBTIMEREN_ipd : std_ulogic;
	signal MCPPCRST_ipd : std_ulogic;
	signal PLBC405DCUADDRACK_ipd : std_ulogic;
	signal PLBC405DCUBUSY_ipd : std_ulogic;
	signal PLBC405DCUERR_ipd : std_ulogic;
	signal PLBC405DCURDDACK_ipd : std_ulogic;
	signal PLBC405DCURDDBUS_ipd : std_logic_vector(0 TO 63);
	signal PLBC405DCURDWDADDR_ipd : std_logic_vector(1 TO 3);
	signal PLBC405DCUSSIZE1_ipd : std_ulogic;
	signal PLBC405DCUWRDACK_ipd : std_ulogic;
	signal PLBC405ICUADDRACK_ipd : std_ulogic;
	signal PLBC405ICUBUSY_ipd : std_ulogic;
	signal PLBC405ICUERR_ipd : std_ulogic;
	signal PLBC405ICURDDACK_ipd : std_ulogic;
	signal PLBC405ICURDDBUS_ipd : std_logic_vector(0 TO 63);
	signal PLBC405ICURDWDADDR_ipd : std_logic_vector(1 TO 3);
	signal PLBC405ICUSSIZE1_ipd : std_ulogic;
	signal PLBCLK_ipd : std_ulogic;
	signal RSTC405RESETCHIP_ipd : std_ulogic;
	signal RSTC405RESETCORE_ipd : std_ulogic;
	signal RSTC405RESETSYS_ipd : std_ulogic;
	signal TIEC405DETERMINISTICMULT_ipd : std_ulogic;
	signal TIEC405DISOPERANDFWD_ipd : std_ulogic;
	signal TIEC405MMUEN_ipd : std_ulogic;
	signal TIEDSOCMDCRADDR_ipd : std_logic_vector(0 TO 7);
	signal TIEISOCMDCRADDR_ipd : std_logic_vector(0 TO 7);
	signal TRCC405TRACEDISABLE_ipd : std_ulogic;
	signal TRCC405TRIGGEREVENTIN_ipd : std_ulogic;
        
	signal C405CPMCORESLEEPREQ_OUT : std_ulogic;
	signal C405CPMMSRCE_OUT : std_ulogic;
	signal C405CPMMSREE_OUT : std_ulogic;
	signal C405CPMTIMERIRQ_OUT : std_ulogic;
	signal C405CPMTIMERRESETREQ_OUT : std_ulogic;
	signal C405DBGMSRWE_OUT : std_ulogic;
	signal C405DBGSTOPACK_OUT : std_ulogic;
	signal C405DBGWBCOMPLETE_OUT : std_ulogic;
	signal C405DBGWBFULL_OUT : std_ulogic;
	signal C405DBGWBIAR_OUT : std_logic_vector(0 TO 29);
	signal C405DCRABUS_OUT : std_logic_vector(0 TO 9);
	signal C405DCRDBUSOUT_OUT : std_logic_vector(0 TO 31);
	signal C405DCRREAD_OUT : std_ulogic;
	signal C405DCRWRITE_OUT : std_ulogic;
	signal C405JTGCAPTUREDR_OUT : std_ulogic;
	signal C405JTGEXTEST_OUT : std_ulogic;
	signal C405JTGPGMOUT_OUT : std_ulogic;
	signal C405JTGSHIFTDR_OUT : std_ulogic;
	signal C405JTGTDO_OUT : std_ulogic;
	signal C405JTGTDOEN_OUT : std_ulogic;
	signal C405JTGUPDATEDR_OUT : std_ulogic;
	signal C405PLBDCUABORT_OUT : std_ulogic;
	signal C405PLBDCUABUS_OUT : std_logic_vector(0 TO 31);
	signal C405PLBDCUBE_OUT : std_logic_vector(0 TO 7);
	signal C405PLBDCUCACHEABLE_OUT : std_ulogic;
	signal C405PLBDCUGUARDED_OUT : std_ulogic;
	signal C405PLBDCUPRIORITY_OUT : std_logic_vector(0 TO 1);
	signal C405PLBDCUREQUEST_OUT : std_ulogic;
	signal C405PLBDCURNW_OUT : std_ulogic;
	signal C405PLBDCUSIZE2_OUT : std_ulogic;
	signal C405PLBDCUU0ATTR_OUT : std_ulogic;
	signal C405PLBDCUWRDBUS_OUT : std_logic_vector(0 TO 63);
	signal C405PLBDCUWRITETHRU_OUT : std_ulogic;
	signal C405PLBICUABORT_OUT : std_ulogic;
	signal C405PLBICUABUS_OUT : std_logic_vector(0 TO 29);
	signal C405PLBICUCACHEABLE_OUT : std_ulogic;
	signal C405PLBICUPRIORITY_OUT : std_logic_vector(0 TO 1);
	signal C405PLBICUREQUEST_OUT : std_ulogic;
	signal C405PLBICUSIZE_OUT : std_logic_vector(2 TO 3);
	signal C405PLBICUU0ATTR_OUT : std_ulogic;
	signal C405RSTCHIPRESETREQ_OUT : std_ulogic;
	signal C405RSTCORERESETREQ_OUT : std_ulogic;
	signal C405RSTSYSRESETREQ_OUT : std_ulogic;
	signal C405TRCCYCLE_OUT : std_ulogic;
	signal C405TRCEVENEXECUTIONSTATUS_OUT : std_logic_vector(0 TO 1);
	signal C405TRCODDEXECUTIONSTATUS_OUT : std_logic_vector(0 TO 1);
	signal C405TRCTRACESTATUS_OUT : std_logic_vector(0 TO 3);
	signal C405TRCTRIGGEREVENTOUT_OUT : std_ulogic;
	signal C405TRCTRIGGEREVENTTYPE_OUT : std_logic_vector(0 TO 10);
	signal C405XXXMACHINECHECK_OUT : std_ulogic;
	signal DSOCMBRAMABUS_OUT : std_logic_vector(8 TO 29);
	signal DSOCMBRAMBYTEWRITE_OUT : std_logic_vector(0 TO 3);
	signal DSOCMBRAMEN_OUT : std_ulogic;
	signal DSOCMBRAMWRDBUS_OUT : std_logic_vector(0 TO 31);
	signal DSOCMBUSY_OUT : std_ulogic;
	signal ISOCMBRAMEN_OUT : std_ulogic;
	signal ISOCMBRAMEVENWRITEEN_OUT : std_ulogic;
	signal ISOCMBRAMODDWRITEEN_OUT : std_ulogic;
	signal ISOCMBRAMRDABUS_OUT : std_logic_vector(8 TO 28);
	signal ISOCMBRAMWRABUS_OUT : std_logic_vector(8 TO 28);
	signal ISOCMBRAMWRDBUS_OUT : std_logic_vector(0 TO 31);

	signal BRAMDSOCMCLK_dly : std_ulogic;
	signal BRAMDSOCMRDDBUS_dly : std_logic_vector(0 TO 31);
	signal BRAMISOCMCLK_dly : std_ulogic;
	signal BRAMISOCMRDDBUS_dly : std_logic_vector(0 TO 63);
	signal CPMC405CLOCK_dly : std_ulogic;
	signal CPMC405CORECLKINACTIVE_dly : std_ulogic;
	signal CPMC405CPUCLKEN_dly : std_ulogic;
	signal CPMC405JTAGCLKEN_dly : std_ulogic;
	signal CPMC405TIMERCLKEN_dly : std_ulogic;
	signal CPMC405TIMERTICK_dly : std_ulogic;
	signal DBGC405DEBUGHALT_dly : std_ulogic;
	signal DBGC405EXTBUSHOLDACK_dly : std_ulogic;
	signal DBGC405UNCONDDEBUGEVENT_dly : std_ulogic;
	signal DCRC405ACK_dly : std_ulogic;
	signal DCRC405DBUSIN_dly : std_logic_vector(0 TO 31);
	signal DSARCVALUE_dly : std_logic_vector(0 TO 7);
	signal DSCNTLVALUE_dly : std_logic_vector(0 TO 7);
	signal EICC405CRITINPUTIRQ_dly : std_ulogic;
	signal EICC405EXTINPUTIRQ_dly : std_ulogic;
	signal ISARCVALUE_dly : std_logic_vector(0 TO 7);
	signal ISCNTLVALUE_dly : std_logic_vector(0 TO 7);
	signal JTGC405BNDSCANTDO_dly : std_ulogic;
	signal JTGC405TCK_dly : std_ulogic;
	signal JTGC405TDI_dly : std_ulogic;
	signal JTGC405TMS_dly : std_ulogic;
	signal JTGC405TRSTNEG_dly : std_ulogic;
	signal MCBCPUCLKEN_dly : std_ulogic;
	signal MCBJTAGEN_dly : std_ulogic;
	signal MCBTIMEREN_dly : std_ulogic;
	signal MCPPCRST_dly : std_ulogic;
	signal PLBC405DCUADDRACK_dly : std_ulogic;
	signal PLBC405DCUBUSY_dly : std_ulogic;
	signal PLBC405DCUERR_dly : std_ulogic;
	signal PLBC405DCURDDACK_dly : std_ulogic;
	signal PLBC405DCURDDBUS_dly : std_logic_vector(0 TO 63);
	signal PLBC405DCURDWDADDR_dly : std_logic_vector(1 TO 3);
	signal PLBC405DCUSSIZE1_dly : std_ulogic;
	signal PLBC405DCUWRDACK_dly : std_ulogic;
	signal PLBC405ICUADDRACK_dly : std_ulogic;
	signal PLBC405ICUBUSY_dly : std_ulogic;
	signal PLBC405ICUERR_dly : std_ulogic;
	signal PLBC405ICURDDACK_dly : std_ulogic;
	signal PLBC405ICURDDBUS_dly : std_logic_vector(0 TO 63);
	signal PLBC405ICURDWDADDR_dly : std_logic_vector(1 TO 3);
	signal PLBC405ICUSSIZE1_dly : std_ulogic;
	signal PLBCLK_dly : std_ulogic;
	signal RSTC405RESETCHIP_dly : std_ulogic;
	signal RSTC405RESETCORE_dly : std_ulogic;
	signal RSTC405RESETSYS_dly : std_ulogic;
	signal TIEC405DETERMINISTICMULT_dly : std_ulogic;
	signal TIEC405DISOPERANDFWD_dly : std_ulogic;
	signal TIEC405MMUEN_dly : std_ulogic;
	signal TIEDSOCMDCRADDR_dly : std_logic_vector(0 TO 7);
	signal TIEISOCMDCRADDR_dly : std_logic_vector(0 TO 7);
	signal TRCC405TRACEDISABLE_dly : std_ulogic;
	signal TRCC405TRIGGEREVENTIN_dly : std_ulogic;

	signal BRAMDSOCMCLK_dly_1 : std_ulogic;
	signal BRAMDSOCMRDDBUS_dly_1 : std_logic_vector(0 TO 31);
	signal BRAMISOCMCLK_dly_1 : std_ulogic;
	signal BRAMISOCMRDDBUS_dly_1 : std_logic_vector(0 TO 63);
	signal CPMC405CLOCK_dly_1 : std_ulogic;
	signal CPMC405CORECLKINACTIVE_dly_1 : std_ulogic;
	signal CPMC405CPUCLKEN_dly_1 : std_ulogic;
	signal CPMC405JTAGCLKEN_dly_1 : std_ulogic;
	signal CPMC405TIMERCLKEN_dly_1 : std_ulogic;
	signal CPMC405TIMERTICK_dly_1 : std_ulogic;
	signal DBGC405DEBUGHALT_dly_1 : std_ulogic;
	signal DBGC405EXTBUSHOLDACK_dly_1 : std_ulogic;
	signal DBGC405UNCONDDEBUGEVENT_dly_1 : std_ulogic;
	signal DCRC405ACK_dly_1 : std_ulogic;
	signal DCRC405DBUSIN_dly_1 : std_logic_vector(0 TO 31);
	signal DSARCVALUE_dly_1 : std_logic_vector(0 TO 7);
	signal DSCNTLVALUE_dly_1 : std_logic_vector(0 TO 7);
	signal EICC405CRITINPUTIRQ_dly_1 : std_ulogic;
	signal EICC405EXTINPUTIRQ_dly_1 : std_ulogic;
	signal ISARCVALUE_dly_1 : std_logic_vector(0 TO 7);
	signal ISCNTLVALUE_dly_1 : std_logic_vector(0 TO 7);
	signal JTGC405BNDSCANTDO_dly_1 : std_ulogic;
	signal JTGC405TCK_dly_1 : std_ulogic;
	signal JTGC405TDI_dly_1 : std_ulogic;
	signal JTGC405TMS_dly_1 : std_ulogic;
	signal JTGC405TRSTNEG_dly_1 : std_ulogic;
	signal MCBCPUCLKEN_dly_1 : std_ulogic;
	signal MCBJTAGEN_dly_1 : std_ulogic;
	signal MCBTIMEREN_dly_1 : std_ulogic;
	signal MCPPCRST_dly_1 : std_ulogic;
	signal PLBC405DCUADDRACK_dly_1 : std_ulogic;
	signal PLBC405DCUBUSY_dly_1 : std_ulogic;
	signal PLBC405DCUERR_dly_1 : std_ulogic;
	signal PLBC405DCURDDACK_dly_1 : std_ulogic;
	signal PLBC405DCURDDBUS_dly_1 : std_logic_vector(0 TO 63);
	signal PLBC405DCURDWDADDR_dly_1 : std_logic_vector(1 TO 3);
	signal PLBC405DCUSSIZE1_dly_1 : std_ulogic;
	signal PLBC405DCUWRDACK_dly_1 : std_ulogic;
	signal PLBC405ICUADDRACK_dly_1 : std_ulogic;
	signal PLBC405ICUBUSY_dly_1 : std_ulogic;
	signal PLBC405ICUERR_dly_1 : std_ulogic;
	signal PLBC405ICURDDACK_dly_1 : std_ulogic;
	signal PLBC405ICURDDBUS_dly_1 : std_logic_vector(0 TO 63);
	signal PLBC405ICURDWDADDR_dly_1 : std_logic_vector(1 TO 3);
	signal PLBC405ICUSSIZE1_dly_1 : std_ulogic;
	signal PLBCLK_dly_1 : std_ulogic;
	signal RSTC405RESETCHIP_dly_1 : std_ulogic;
	signal RSTC405RESETCORE_dly_1 : std_ulogic;
	signal RSTC405RESETSYS_dly_1 : std_ulogic;
	signal TIEC405DETERMINISTICMULT_dly_1 : std_ulogic;
	signal TIEC405DISOPERANDFWD_dly_1 : std_ulogic;
	signal TIEC405MMUEN_dly_1 : std_ulogic;
	signal TIEDSOCMDCRADDR_dly_1 : std_logic_vector(0 TO 7);
	signal TIEISOCMDCRADDR_dly_1 : std_logic_vector(0 TO 7);
	signal TRCC405TRACEDISABLE_dly_1 : std_ulogic;
	signal TRCC405TRIGGEREVENTIN_dly_1 : std_ulogic;       

        signal FPGA_CCLK : std_ulogic := '0';
        signal FPGA_POR : std_ulogic := '1';        
        signal FPGA_BUS_RESET : std_ulogic := '0';
        signal FPGA_GWE : std_ulogic := '0';
        signal FPGA_GHIGHB : std_ulogic := '0';
        signal FPGA_GSR  : std_ulogic := '0';
        signal GSR_OR : std_ulogic := '0';
--        signal GSR  : std_ulogic := '0';
        signal FPGA_SHUTDOWN  : std_ulogic := '0';

        signal FPGA_CCLK_delay : std_ulogic := '0';
        signal FPGA_BUS_RESET_delay : std_ulogic := '0';
        signal GSR_delay  : std_ulogic := '0';
        signal FPGA_GWE_delay : std_ulogic := '0';
        signal FPGA_GHIGHB_delay : std_ulogic := '0';
        signal PPCUSER_binary : std_logic_vector(0 to 3) :=PPCUSER;        
--        signal PPCUSER_reverse_binary : std_logic_vector(0 to 3) :=PPCUSER_binary;        


begin

WireDelay : block
begin
	VitalWireDelay ( BRAMDSOCMCLK_ipd, BRAMDSOCMCLK , tipd_BRAMDSOCMCLK);
	BRAMDSOCMRDDBUS_DELAY : FOR i IN 0 TO 31 GENERATE
	VitalWireDelay (BRAMDSOCMRDDBUS_ipd(i) , BRAMDSOCMRDDBUS(i), tipd_BRAMDSOCMRDDBUS(i));
	END GENERATE BRAMDSOCMRDDBUS_DELAY;
	VitalWireDelay ( BRAMISOCMCLK_ipd, BRAMISOCMCLK , tipd_BRAMISOCMCLK);
	BRAMISOCMRDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalWireDelay (BRAMISOCMRDDBUS_ipd(i) , BRAMISOCMRDDBUS(i), tipd_BRAMISOCMRDDBUS(i));
	END GENERATE BRAMISOCMRDDBUS_DELAY;
	VitalWireDelay ( CPMC405CLOCK_ipd, CPMC405CLOCK , tipd_CPMC405CLOCK);
	VitalWireDelay ( CPMC405CORECLKINACTIVE_ipd, CPMC405CORECLKINACTIVE , tipd_CPMC405CORECLKINACTIVE);
	VitalWireDelay ( CPMC405CPUCLKEN_ipd, CPMC405CPUCLKEN , tipd_CPMC405CPUCLKEN);
	VitalWireDelay ( CPMC405JTAGCLKEN_ipd, CPMC405JTAGCLKEN , tipd_CPMC405JTAGCLKEN);
	VitalWireDelay ( CPMC405TIMERCLKEN_ipd, CPMC405TIMERCLKEN , tipd_CPMC405TIMERCLKEN);
	VitalWireDelay ( CPMC405TIMERTICK_ipd, CPMC405TIMERTICK , tipd_CPMC405TIMERTICK);
	VitalWireDelay ( DBGC405DEBUGHALT_ipd, DBGC405DEBUGHALT , tipd_DBGC405DEBUGHALT);
	VitalWireDelay ( DBGC405EXTBUSHOLDACK_ipd, DBGC405EXTBUSHOLDACK , tipd_DBGC405EXTBUSHOLDACK);
	VitalWireDelay ( DBGC405UNCONDDEBUGEVENT_ipd, DBGC405UNCONDDEBUGEVENT , tipd_DBGC405UNCONDDEBUGEVENT);
	VitalWireDelay ( DCRC405ACK_ipd, DCRC405ACK , tipd_DCRC405ACK);
	DCRC405DBUSIN_DELAY : FOR i IN 0 TO 31 GENERATE
	VitalWireDelay (DCRC405DBUSIN_ipd(i) , DCRC405DBUSIN(i), tipd_DCRC405DBUSIN(i));
	END GENERATE DCRC405DBUSIN_DELAY;
	DSARCVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (DSARCVALUE_ipd(i) , DSARCVALUE(i), tipd_DSARCVALUE(i));
	END GENERATE DSARCVALUE_DELAY;
	DSCNTLVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (DSCNTLVALUE_ipd(i) , DSCNTLVALUE(i), tipd_DSCNTLVALUE(i));
	END GENERATE DSCNTLVALUE_DELAY;
	VitalWireDelay ( EICC405CRITINPUTIRQ_ipd, EICC405CRITINPUTIRQ , tipd_EICC405CRITINPUTIRQ);
	VitalWireDelay ( EICC405EXTINPUTIRQ_ipd, EICC405EXTINPUTIRQ , tipd_EICC405EXTINPUTIRQ);
       	VitalWireDelay ( GSR_ipd, GSR , tipd_GSR);
	ISARCVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (ISARCVALUE_ipd(i) , ISARCVALUE(i), tipd_ISARCVALUE(i));
	END GENERATE ISARCVALUE_DELAY;
	ISCNTLVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (ISCNTLVALUE_ipd(i) , ISCNTLVALUE(i), tipd_ISCNTLVALUE(i));
	END GENERATE ISCNTLVALUE_DELAY;
	VitalWireDelay ( JTGC405BNDSCANTDO_ipd, JTGC405BNDSCANTDO , tipd_JTGC405BNDSCANTDO);
	VitalWireDelay ( JTGC405TCK_ipd, JTGC405TCK , tipd_JTGC405TCK);
	VitalWireDelay ( JTGC405TDI_ipd, JTGC405TDI , tipd_JTGC405TDI);
	VitalWireDelay ( JTGC405TMS_ipd, JTGC405TMS , tipd_JTGC405TMS);
	VitalWireDelay ( JTGC405TRSTNEG_ipd, JTGC405TRSTNEG , tipd_JTGC405TRSTNEG);
	VitalWireDelay ( MCBCPUCLKEN_ipd, MCBCPUCLKEN , tipd_MCBCPUCLKEN);
	VitalWireDelay ( MCBJTAGEN_ipd, MCBJTAGEN , tipd_MCBJTAGEN);
	VitalWireDelay ( MCBTIMEREN_ipd, MCBTIMEREN , tipd_MCBTIMEREN);
	VitalWireDelay ( MCPPCRST_ipd, MCPPCRST , tipd_MCPPCRST);
	VitalWireDelay ( PLBC405DCUADDRACK_ipd, PLBC405DCUADDRACK , tipd_PLBC405DCUADDRACK);
	VitalWireDelay ( PLBC405DCUBUSY_ipd, PLBC405DCUBUSY , tipd_PLBC405DCUBUSY);
	VitalWireDelay ( PLBC405DCUERR_ipd, PLBC405DCUERR , tipd_PLBC405DCUERR);
	VitalWireDelay ( PLBC405DCURDDACK_ipd, PLBC405DCURDDACK , tipd_PLBC405DCURDDACK);
	PLBC405DCURDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalWireDelay (PLBC405DCURDDBUS_ipd(i) , PLBC405DCURDDBUS(i), tipd_PLBC405DCURDDBUS(i));
	END GENERATE PLBC405DCURDDBUS_DELAY;
	PLBC405DCURDWDADDR_DELAY : FOR i IN 1 TO 3 GENERATE
	VitalWireDelay (PLBC405DCURDWDADDR_ipd(i) , PLBC405DCURDWDADDR(i), tipd_PLBC405DCURDWDADDR(i));
	END GENERATE PLBC405DCURDWDADDR_DELAY;
	VitalWireDelay ( PLBC405DCUSSIZE1_ipd, PLBC405DCUSSIZE1 , tipd_PLBC405DCUSSIZE1);
	VitalWireDelay ( PLBC405DCUWRDACK_ipd, PLBC405DCUWRDACK , tipd_PLBC405DCUWRDACK);
	VitalWireDelay ( PLBC405ICUADDRACK_ipd, PLBC405ICUADDRACK , tipd_PLBC405ICUADDRACK);
	VitalWireDelay ( PLBC405ICUBUSY_ipd, PLBC405ICUBUSY , tipd_PLBC405ICUBUSY);
	VitalWireDelay ( PLBC405ICUERR_ipd, PLBC405ICUERR , tipd_PLBC405ICUERR);
	VitalWireDelay ( PLBC405ICURDDACK_ipd, PLBC405ICURDDACK , tipd_PLBC405ICURDDACK);
	PLBC405ICURDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalWireDelay (PLBC405ICURDDBUS_ipd(i) , PLBC405ICURDDBUS(i), tipd_PLBC405ICURDDBUS(i));
	END GENERATE PLBC405ICURDDBUS_DELAY;
	PLBC405ICURDWDADDR_DELAY : FOR i IN 1 TO 3 GENERATE
	VitalWireDelay (PLBC405ICURDWDADDR_ipd(i) , PLBC405ICURDWDADDR(i), tipd_PLBC405ICURDWDADDR(i));
	END GENERATE PLBC405ICURDWDADDR_DELAY;
	VitalWireDelay ( PLBC405ICUSSIZE1_ipd, PLBC405ICUSSIZE1 , tipd_PLBC405ICUSSIZE1);
	VitalWireDelay ( PLBCLK_ipd, PLBCLK , tipd_PLBCLK);
	VitalWireDelay ( RSTC405RESETCHIP_ipd, RSTC405RESETCHIP , tipd_RSTC405RESETCHIP);
	VitalWireDelay ( RSTC405RESETCORE_ipd, RSTC405RESETCORE , tipd_RSTC405RESETCORE);
	VitalWireDelay ( RSTC405RESETSYS_ipd, RSTC405RESETSYS , tipd_RSTC405RESETSYS);
	VitalWireDelay ( TIEC405DETERMINISTICMULT_ipd, TIEC405DETERMINISTICMULT , tipd_TIEC405DETERMINISTICMULT);
	VitalWireDelay ( TIEC405DISOPERANDFWD_ipd, TIEC405DISOPERANDFWD , tipd_TIEC405DISOPERANDFWD);
	VitalWireDelay ( TIEC405MMUEN_ipd, TIEC405MMUEN , tipd_TIEC405MMUEN);
	TIEDSOCMDCRADDR_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (TIEDSOCMDCRADDR_ipd(i) , TIEDSOCMDCRADDR(i), tipd_TIEDSOCMDCRADDR(i));
	END GENERATE TIEDSOCMDCRADDR_DELAY;
	TIEISOCMDCRADDR_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalWireDelay (TIEISOCMDCRADDR_ipd(i) , TIEISOCMDCRADDR(i), tipd_TIEISOCMDCRADDR(i));
	END GENERATE TIEISOCMDCRADDR_DELAY;
	VitalWireDelay ( TRCC405TRACEDISABLE_ipd, TRCC405TRACEDISABLE , tipd_TRCC405TRACEDISABLE);
	VitalWireDelay ( TRCC405TRIGGEREVENTIN_ipd, TRCC405TRIGGEREVENTIN , tipd_TRCC405TRIGGEREVENTIN);


end block;

SignalDelay : block
begin
	VitalSignalDelay ( BRAMDSOCMCLK_dly, BRAMDSOCMCLK_ipd, ticd_BRAMDSOCMCLK);
	BRAMDSOCMRDDBUS_DELAY : FOR i IN 0 TO 31 GENERATE
	VitalSignalDelay (BRAMDSOCMRDDBUS_dly(i) ,BRAMDSOCMRDDBUS_ipd(i) , tisd_BRAMDSOCMRDDBUS_bramdsocmclk(i));
	END GENERATE BRAMDSOCMRDDBUS_DELAY;
	VitalSignalDelay ( BRAMISOCMCLK_dly, BRAMISOCMCLK_ipd, ticd_BRAMISOCMCLK);
	BRAMISOCMRDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalSignalDelay (BRAMISOCMRDDBUS_dly(i) ,BRAMISOCMRDDBUS_ipd(i) , tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(i));
	END GENERATE BRAMISOCMRDDBUS_DELAY;
	VitalSignalDelay ( CPMC405CLOCK_dly, CPMC405CLOCK_ipd, ticd_CPMC405CLOCK);
	VitalSignalDelay ( CPMC405CORECLKINACTIVE_dly, CPMC405CORECLKINACTIVE_ipd, tisd_CPMC405CORECLKINACTIVE_JTGC405TCK);
	VitalSignalDelay ( CPMC405CPUCLKEN_dly, CPMC405CPUCLKEN_ipd, tisd_CPMC405CPUCLKEN_CPMC405CLOCK);
	VitalSignalDelay ( CPMC405JTAGCLKEN_dly, CPMC405JTAGCLKEN_ipd, tisd_CPMC405JTAGCLKEN_CPMC405CLOCK);
	VitalSignalDelay ( CPMC405TIMERCLKEN_dly, CPMC405TIMERCLKEN_ipd, tisd_CPMC405TIMERCLKEN_CPMC405CLOCK);
	VitalSignalDelay ( CPMC405TIMERTICK_dly, CPMC405TIMERTICK_ipd, tisd_CPMC405TIMERTICK_CPMC405CLOCK);
	VitalSignalDelay ( DBGC405DEBUGHALT_dly, DBGC405DEBUGHALT_ipd, tisd_DBGC405DEBUGHALT_CPMC405CLOCK);
	VitalSignalDelay ( DBGC405EXTBUSHOLDACK_dly, DBGC405EXTBUSHOLDACK_ipd, tisd_DBGC405EXTBUSHOLDACK_JTGC405TCK);
	VitalSignalDelay ( DBGC405UNCONDDEBUGEVENT_dly, DBGC405UNCONDDEBUGEVENT_ipd, tisd_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK);
	VitalSignalDelay ( DCRC405ACK_dly, DCRC405ACK_ipd, tisd_DCRC405ACK_CPMC405CLOCK);
	DCRC405DBUSIN_DELAY : FOR i IN 0 TO 31 GENERATE
	VitalSignalDelay (DCRC405DBUSIN_dly(i) ,DCRC405DBUSIN_ipd(i) , tisd_DCRC405DBUSIN_CPMC405CLOCK(i));
	END GENERATE DCRC405DBUSIN_DELAY;
	DSARCVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (DSARCVALUE_dly(i) ,DSARCVALUE_ipd(i) , tisd_DSARCVALUE_CPMC405CLOCK(i));
	END GENERATE DSARCVALUE_DELAY;
	DSCNTLVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (DSCNTLVALUE_dly(i) ,DSCNTLVALUE_ipd(i) , tisd_DSCNTLVALUE_CPMC405CLOCK(i));
	END GENERATE DSCNTLVALUE_DELAY;
	VitalSignalDelay ( EICC405CRITINPUTIRQ_dly, EICC405CRITINPUTIRQ_ipd, tisd_EICC405CRITINPUTIRQ_CPMC405CLOCK);
	VitalSignalDelay ( EICC405EXTINPUTIRQ_dly, EICC405EXTINPUTIRQ_ipd, tisd_EICC405EXTINPUTIRQ_CPMC405CLOCK);
	ISARCVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (ISARCVALUE_dly(i) ,ISARCVALUE_ipd(i) , tisd_ISARCVALUE_CPMC405CLOCK(i));
	END GENERATE ISARCVALUE_DELAY;
	ISCNTLVALUE_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (ISCNTLVALUE_dly(i) ,ISCNTLVALUE_ipd(i) , tisd_ISCNTLVALUE_CPMC405CLOCK(i));
	END GENERATE ISCNTLVALUE_DELAY;
	VitalSignalDelay ( JTGC405BNDSCANTDO_dly, JTGC405BNDSCANTDO_ipd, tisd_JTGC405BNDSCANTDO_JTGC405TCK);
	VitalSignalDelay ( JTGC405TCK_dly, JTGC405TCK_ipd, ticd_JTGC405TCK);
	VitalSignalDelay ( JTGC405TDI_dly, JTGC405TDI_ipd, tisd_JTGC405TDI_JTGC405TCK);
	VitalSignalDelay ( JTGC405TMS_dly, JTGC405TMS_ipd, tisd_JTGC405TMS_JTGC405TCK);
	VitalSignalDelay ( JTGC405TRSTNEG_dly, JTGC405TRSTNEG_ipd, tisd_JTGC405TRSTNEG_JTGC405TCK);
	VitalSignalDelay ( MCBCPUCLKEN_dly, MCBCPUCLKEN_ipd, tisd_MCBCPUCLKEN_CPMC405CLOCK);
	VitalSignalDelay ( MCBJTAGEN_dly, MCBJTAGEN_ipd, tisd_MCBJTAGEN_CPMC405CLOCK);
	VitalSignalDelay ( MCBTIMEREN_dly, MCBTIMEREN_ipd, tisd_MCBTIMEREN_CPMC405CLOCK);
	VitalSignalDelay ( MCPPCRST_dly, MCPPCRST_ipd, tisd_MCPPCRST_CPMC405CLOCK);
	VitalSignalDelay ( PLBC405DCUADDRACK_dly, PLBC405DCUADDRACK_ipd, tisd_PLBC405DCUADDRACK_PLBCLK);
	VitalSignalDelay ( PLBC405DCUBUSY_dly, PLBC405DCUBUSY_ipd, tisd_PLBC405DCUBUSY_PLBCLK);
	VitalSignalDelay ( PLBC405DCUERR_dly, PLBC405DCUERR_ipd, tisd_PLBC405DCUERR_PLBCLK);
	VitalSignalDelay ( PLBC405DCURDDACK_dly, PLBC405DCURDDACK_ipd, tisd_PLBC405DCURDDACK_PLBCLK);
	PLBC405DCURDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalSignalDelay (PLBC405DCURDDBUS_dly(i) ,PLBC405DCURDDBUS_ipd(i) , tisd_PLBC405DCURDDBUS_PLBCLK(i));
	END GENERATE PLBC405DCURDDBUS_DELAY;
	PLBC405DCURDWDADDR_DELAY : FOR i IN 1 TO 3 GENERATE
	VitalSignalDelay (PLBC405DCURDWDADDR_dly(i) ,PLBC405DCURDWDADDR_ipd(i) , tisd_PLBC405DCURDWDADDR_PLBCLK(i));
	END GENERATE PLBC405DCURDWDADDR_DELAY;
	VitalSignalDelay ( PLBC405DCUSSIZE1_dly, PLBC405DCUSSIZE1_ipd, tisd_PLBC405DCUSSIZE1_PLBCLK);
	VitalSignalDelay ( PLBC405DCUWRDACK_dly, PLBC405DCUWRDACK_ipd, tisd_PLBC405DCUWRDACK_PLBCLK);
	VitalSignalDelay ( PLBC405ICUADDRACK_dly, PLBC405ICUADDRACK_ipd, tisd_PLBC405ICUADDRACK_PLBCLK);
	VitalSignalDelay ( PLBC405ICUBUSY_dly, PLBC405ICUBUSY_ipd, tisd_PLBC405ICUBUSY_PLBCLK);
	VitalSignalDelay ( PLBC405ICUERR_dly, PLBC405ICUERR_ipd, tisd_PLBC405ICUERR_PLBCLK);
	VitalSignalDelay ( PLBC405ICURDDACK_dly, PLBC405ICURDDACK_ipd, tisd_PLBC405ICURDDACK_PLBCLK);
	PLBC405ICURDDBUS_DELAY : FOR i IN 0 TO 63 GENERATE
	VitalSignalDelay (PLBC405ICURDDBUS_dly(i) ,PLBC405ICURDDBUS_ipd(i) , tisd_PLBC405ICURDDBUS_PLBCLK(i));
	END GENERATE PLBC405ICURDDBUS_DELAY;
	PLBC405ICURDWDADDR_DELAY : FOR i IN 1 TO 3 GENERATE
	VitalSignalDelay (PLBC405ICURDWDADDR_dly(i) ,PLBC405ICURDWDADDR_ipd(i) , tisd_PLBC405ICURDWDADDR_PLBCLK(i));
	END GENERATE PLBC405ICURDWDADDR_DELAY;
	VitalSignalDelay ( PLBC405ICUSSIZE1_dly, PLBC405ICUSSIZE1_ipd, tisd_PLBC405ICUSSIZE1_PLBCLK);
	VitalSignalDelay ( PLBCLK_dly, PLBCLK_ipd, ticd_PLBCLK);
	VitalSignalDelay ( RSTC405RESETCHIP_dly, RSTC405RESETCHIP_ipd, tisd_RSTC405RESETCHIP_CPMC405CLOCK);
	VitalSignalDelay ( RSTC405RESETCORE_dly, RSTC405RESETCORE_ipd, tisd_RSTC405RESETCORE_CPMC405CLOCK);
	VitalSignalDelay ( RSTC405RESETSYS_dly, RSTC405RESETSYS_ipd, tisd_RSTC405RESETSYS_CPMC405CLOCK);
	VitalSignalDelay ( TIEC405DETERMINISTICMULT_dly, TIEC405DETERMINISTICMULT_ipd, tisd_TIEC405DETERMINISTICMULT_CPMC405CLOCK);
	VitalSignalDelay ( TIEC405DISOPERANDFWD_dly, TIEC405DISOPERANDFWD_ipd, tisd_TIEC405DISOPERANDFWD_CPMC405CLOCK);
	VitalSignalDelay ( TIEC405MMUEN_dly, TIEC405MMUEN_ipd, tisd_TIEC405MMUEN_CPMC405CLOCK);
	TIEDSOCMDCRADDR_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (TIEDSOCMDCRADDR_dly(i) ,TIEDSOCMDCRADDR_ipd(i) , tisd_TIEDSOCMDCRADDR_CPMC405CLOCK(i));
	END GENERATE TIEDSOCMDCRADDR_DELAY;
	TIEISOCMDCRADDR_DELAY : FOR i IN 0 TO 7 GENERATE
	VitalSignalDelay (TIEISOCMDCRADDR_dly(i) ,TIEISOCMDCRADDR_ipd(i) , tisd_TIEISOCMDCRADDR_CPMC405CLOCK(i));
	END GENERATE TIEISOCMDCRADDR_DELAY;
	VitalSignalDelay ( TRCC405TRACEDISABLE_dly, TRCC405TRACEDISABLE_ipd, tisd_TRCC405TRACEDISABLE_CPMC405CLOCK);
	VitalSignalDelay ( TRCC405TRIGGEREVENTIN_dly, TRCC405TRIGGEREVENTIN_ipd, tisd_TRCC405TRIGGEREVENTIN_CPMC405CLOCK);


end block;

BRAMDSOCMCLK_dly_1 <= BRAMDSOCMCLK_dly after IN_DELAY;
BRAMDSOCMRDDBUS_dly_1 <= BRAMDSOCMRDDBUS_dly after IN_DELAY;
BRAMISOCMCLK_dly_1 <= BRAMISOCMCLK_dly after IN_DELAY;
BRAMISOCMRDDBUS_dly_1 <= BRAMISOCMRDDBUS_dly after IN_DELAY;
CPMC405CLOCK_dly_1 <= CPMC405CLOCK_dly after IN_DELAY;
CPMC405CORECLKINACTIVE_dly_1 <= CPMC405CORECLKINACTIVE_dly after IN_DELAY;
CPMC405CPUCLKEN_dly_1 <= CPMC405CPUCLKEN_dly after IN_DELAY;
CPMC405JTAGCLKEN_dly_1 <= CPMC405JTAGCLKEN_dly after IN_DELAY;
CPMC405TIMERCLKEN_dly_1 <= CPMC405TIMERCLKEN_dly after IN_DELAY;
CPMC405TIMERTICK_dly_1 <= CPMC405TIMERTICK_dly after IN_DELAY;
DBGC405DEBUGHALT_dly_1 <= DBGC405DEBUGHALT_dly after IN_DELAY;
DBGC405EXTBUSHOLDACK_dly_1 <= DBGC405EXTBUSHOLDACK_dly after IN_DELAY;
DBGC405UNCONDDEBUGEVENT_dly_1 <= DBGC405UNCONDDEBUGEVENT_dly after IN_DELAY;
DCRC405ACK_dly_1 <= DCRC405ACK_dly after IN_DELAY;
DCRC405DBUSIN_dly_1 <= DCRC405DBUSIN_dly after IN_DELAY;
DSARCVALUE_dly_1 <= DSARCVALUE_dly after IN_DELAY;
DSCNTLVALUE_dly_1 <= DSCNTLVALUE_dly after IN_DELAY;
EICC405CRITINPUTIRQ_dly_1 <= EICC405CRITINPUTIRQ_dly after IN_DELAY;
EICC405EXTINPUTIRQ_dly_1 <= EICC405EXTINPUTIRQ_dly after IN_DELAY;
ISARCVALUE_dly_1 <= ISARCVALUE_dly after IN_DELAY;
ISCNTLVALUE_dly_1 <= ISCNTLVALUE_dly after IN_DELAY;
JTGC405BNDSCANTDO_dly_1 <= JTGC405BNDSCANTDO_dly after IN_DELAY;
JTGC405TCK_dly_1 <= JTGC405TCK_dly after IN_DELAY;
JTGC405TDI_dly_1 <= JTGC405TDI_dly after IN_DELAY;
JTGC405TMS_dly_1 <= JTGC405TMS_dly after IN_DELAY;
JTGC405TRSTNEG_dly_1 <= JTGC405TRSTNEG_dly after IN_DELAY;
MCBCPUCLKEN_dly_1 <= MCBCPUCLKEN_dly after IN_DELAY;
MCBJTAGEN_dly_1 <= MCBJTAGEN_dly after IN_DELAY;
MCBTIMEREN_dly_1 <= MCBTIMEREN_dly after IN_DELAY;
MCPPCRST_dly_1 <= MCPPCRST_dly after IN_DELAY;
PLBC405DCUADDRACK_dly_1 <= PLBC405DCUADDRACK_dly after IN_DELAY;
PLBC405DCUBUSY_dly_1 <= PLBC405DCUBUSY_dly after IN_DELAY;
PLBC405DCUERR_dly_1 <= PLBC405DCUERR_dly after IN_DELAY;
PLBC405DCURDDACK_dly_1 <= PLBC405DCURDDACK_dly after IN_DELAY;
PLBC405DCURDDBUS_dly_1 <= PLBC405DCURDDBUS_dly after IN_DELAY;
PLBC405DCURDWDADDR_dly_1 <= PLBC405DCURDWDADDR_dly after IN_DELAY;
PLBC405DCUSSIZE1_dly_1 <= PLBC405DCUSSIZE1_dly after IN_DELAY;
PLBC405DCUWRDACK_dly_1 <= PLBC405DCUWRDACK_dly after IN_DELAY;
PLBC405ICUADDRACK_dly_1 <= PLBC405ICUADDRACK_dly after IN_DELAY;
PLBC405ICUBUSY_dly_1 <= PLBC405ICUBUSY_dly after IN_DELAY;
PLBC405ICUERR_dly_1 <= PLBC405ICUERR_dly after IN_DELAY;
PLBC405ICURDDACK_dly_1 <= PLBC405ICURDDACK_dly after IN_DELAY;
PLBC405ICURDDBUS_dly_1 <= PLBC405ICURDDBUS_dly after IN_DELAY;
PLBC405ICURDWDADDR_dly_1 <= PLBC405ICURDWDADDR_dly after IN_DELAY;
PLBC405ICUSSIZE1_dly_1 <= PLBC405ICUSSIZE1_dly after IN_DELAY;
PLBCLK_dly_1 <= PLBCLK_dly after IN_DELAY;
RSTC405RESETCHIP_dly_1 <= RSTC405RESETCHIP_dly after IN_DELAY;
RSTC405RESETCORE_dly_1 <= RSTC405RESETCORE_dly after IN_DELAY;
RSTC405RESETSYS_dly_1 <= RSTC405RESETSYS_dly after IN_DELAY;
TIEC405DETERMINISTICMULT_dly_1 <= TIEC405DETERMINISTICMULT_dly after IN_DELAY;
TIEC405DISOPERANDFWD_dly_1 <= TIEC405DISOPERANDFWD_dly after IN_DELAY;
TIEC405MMUEN_dly_1 <= TIEC405MMUEN_dly after IN_DELAY;
TIEDSOCMDCRADDR_dly_1 <= TIEDSOCMDCRADDR_dly after IN_DELAY;
TIEISOCMDCRADDR_dly_1 <= TIEISOCMDCRADDR_dly after IN_DELAY;
TRCC405TRACEDISABLE_dly_1 <= TRCC405TRACEDISABLE_dly after IN_DELAY;
TRCC405TRIGGEREVENTIN_dly_1 <= TRCC405TRIGGEREVENTIN_dly after IN_DELAY;

IPPC405_SWIFT : PPC405_SWIFT_BUS
 port map (
        BUS_CLK => FPGA_CCLK,
        BUS_RESET => FPGA_BUS_RESET_delay,   
	GSR => 	GSR_delay ,
        GWE => FPGA_GWE_delay,
        GHIGHB => FPGA_GHIGHB_delay,        
	CPMC405CPUCLKEN => 	CPMC405CPUCLKEN_dly_1 ,
	CPMC405JTAGCLKEN => 	CPMC405JTAGCLKEN_dly_1 ,
	CPMC405TIMERCLKEN => 	CPMC405TIMERCLKEN_dly_1 ,
	C405JTGPGMOUT => 	C405JTGPGMOUT_OUT ,
	MCBCPUCLKEN => 	MCBCPUCLKEN_dly_1 ,
	MCBJTAGEN => 	MCBJTAGEN_dly_1 ,
	MCBTIMEREN => 	MCBTIMEREN_dly_1 ,
	MCPPCRST => 	MCPPCRST_dly_1 ,
	C405TRCODDEXECUTIONSTATUS => 	C405TRCODDEXECUTIONSTATUS_OUT ,
	C405TRCEVENEXECUTIONSTATUS => 	C405TRCEVENEXECUTIONSTATUS_OUT ,
	CPMC405CLOCK => 	CPMC405CLOCK_dly_1 ,
	CPMC405CORECLKINACTIVE => 	CPMC405CORECLKINACTIVE_dly_1 ,
	PLBCLK => 	PLBCLK_dly_1 ,
	CPMC405TIMERTICK => 	CPMC405TIMERTICK_dly_1 ,
	C405CPMMSREE => 	C405CPMMSREE_OUT ,
	C405CPMMSRCE => 	C405CPMMSRCE_OUT ,
	C405CPMTIMERIRQ => 	C405CPMTIMERIRQ_OUT ,
	C405CPMTIMERRESETREQ => 	C405CPMTIMERRESETREQ_OUT ,
	C405CPMCORESLEEPREQ => 	C405CPMCORESLEEPREQ_OUT ,
	TIEC405DISOPERANDFWD => 	TIEC405DISOPERANDFWD_dly_1 ,
	TIEC405DETERMINISTICMULT => 	TIEC405DETERMINISTICMULT_dly_1 ,
	TIEC405MMUEN => 	TIEC405MMUEN_dly_1 ,
	TIEC405PVR => 	PPCUSER_binary ,
	C405XXXMACHINECHECK => 	C405XXXMACHINECHECK_OUT ,
	C405RSTCHIPRESETREQ => 	C405RSTCHIPRESETREQ_OUT ,
	C405RSTCORERESETREQ => 	C405RSTCORERESETREQ_OUT ,
	C405RSTSYSRESETREQ => 	C405RSTSYSRESETREQ_OUT ,
	RSTC405RESETCHIP => 	RSTC405RESETCHIP_dly_1 ,
	RSTC405RESETCORE => 	RSTC405RESETCORE_dly_1 ,
	RSTC405RESETSYS => 	RSTC405RESETSYS_dly_1 ,
	C405PLBICUREQUEST => 	C405PLBICUREQUEST_OUT ,
	C405PLBICUPRIORITY => 	C405PLBICUPRIORITY_OUT ,
	C405PLBICUCACHEABLE => 	C405PLBICUCACHEABLE_OUT ,
	C405PLBICUABUS => 	C405PLBICUABUS_OUT ,
	C405PLBICUSIZE => 	C405PLBICUSIZE_OUT ,
	C405PLBICUABORT => 	C405PLBICUABORT_OUT ,
	C405PLBICUU0ATTR => 	C405PLBICUU0ATTR_OUT ,
	PLBC405ICUADDRACK => 	PLBC405ICUADDRACK_dly_1 ,
	PLBC405ICUBUSY => 	PLBC405ICUBUSY_dly_1 ,
	PLBC405ICUERR => 	PLBC405ICUERR_dly_1 ,
	PLBC405ICURDDACK => 	PLBC405ICURDDACK_dly_1 ,
	PLBC405ICURDDBUS => 	PLBC405ICURDDBUS_dly_1 ,
	PLBC405ICUSSIZE1 => 	PLBC405ICUSSIZE1_dly_1 ,
	PLBC405ICURDWDADDR => 	PLBC405ICURDWDADDR_dly_1 ,
	C405PLBDCUREQUEST => 	C405PLBDCUREQUEST_OUT ,
	C405PLBDCURNW => 	C405PLBDCURNW_OUT ,
	C405PLBDCUABUS => 	C405PLBDCUABUS_OUT ,
	C405PLBDCUBE => 	C405PLBDCUBE_OUT ,
	C405PLBDCUCACHEABLE => 	C405PLBDCUCACHEABLE_OUT ,
	C405PLBDCUGUARDED => 	C405PLBDCUGUARDED_OUT ,
	C405PLBDCUPRIORITY => 	C405PLBDCUPRIORITY_OUT ,
	C405PLBDCUSIZE2 => 	C405PLBDCUSIZE2_OUT ,
	C405PLBDCUABORT => 	C405PLBDCUABORT_OUT ,
	C405PLBDCUWRDBUS => 	C405PLBDCUWRDBUS_OUT ,
	C405PLBDCUU0ATTR => 	C405PLBDCUU0ATTR_OUT ,
	C405PLBDCUWRITETHRU => 	C405PLBDCUWRITETHRU_OUT ,
	PLBC405DCUADDRACK => 	PLBC405DCUADDRACK_dly_1 ,
	PLBC405DCUBUSY => 	PLBC405DCUBUSY_dly_1 ,
	PLBC405DCUERR => 	PLBC405DCUERR_dly_1 ,
	PLBC405DCURDDACK => 	PLBC405DCURDDACK_dly_1 ,
	PLBC405DCURDDBUS => 	PLBC405DCURDDBUS_dly_1 ,
	PLBC405DCURDWDADDR => 	PLBC405DCURDWDADDR_dly_1 ,
	PLBC405DCUSSIZE1 => 	PLBC405DCUSSIZE1_dly_1 ,
	PLBC405DCUWRDACK => 	PLBC405DCUWRDACK_dly_1 ,
	ISOCMBRAMRDABUS => 	ISOCMBRAMRDABUS_OUT ,
	ISOCMBRAMWRABUS => 	ISOCMBRAMWRABUS_OUT ,
	ISOCMBRAMEN => 	ISOCMBRAMEN_OUT ,
	ISOCMBRAMODDWRITEEN => 	ISOCMBRAMODDWRITEEN_OUT ,
	ISOCMBRAMEVENWRITEEN => 	ISOCMBRAMEVENWRITEEN_OUT ,
	ISOCMBRAMWRDBUS => 	ISOCMBRAMWRDBUS_OUT ,
	BRAMISOCMRDDBUS => 	BRAMISOCMRDDBUS_dly_1 ,
	TIEISOCMDCRADDR => 	TIEISOCMDCRADDR_dly_1 ,
	ISARCVALUE => 	ISARCVALUE_dly_1 ,
	ISCNTLVALUE => 	ISCNTLVALUE_dly_1 ,
	BRAMISOCMCLK => 	BRAMISOCMCLK_dly_1 ,
	DSOCMBRAMABUS => 	DSOCMBRAMABUS_OUT ,
	DSOCMBRAMBYTEWRITE => 	DSOCMBRAMBYTEWRITE_OUT ,
	DSOCMBRAMEN => 	DSOCMBRAMEN_OUT ,
	DSOCMBRAMWRDBUS => 	DSOCMBRAMWRDBUS_OUT ,
	BRAMDSOCMRDDBUS => 	BRAMDSOCMRDDBUS_dly_1 ,
	DSOCMBUSY => 	DSOCMBUSY_OUT ,
	TIEDSOCMDCRADDR => 	TIEDSOCMDCRADDR_dly_1 ,
	DSARCVALUE => 	DSARCVALUE_dly_1 ,
	DSCNTLVALUE => 	DSCNTLVALUE_dly_1 ,
	BRAMDSOCMCLK => 	BRAMDSOCMCLK_dly_1 ,
	C405DCRREAD => 	C405DCRREAD_OUT ,
	C405DCRWRITE => 	C405DCRWRITE_OUT ,
	C405DCRABUS => 	C405DCRABUS_OUT ,
	C405DCRDBUSOUT => 	C405DCRDBUSOUT_OUT ,
	DCRC405ACK => 	DCRC405ACK_dly_1 ,
	DCRC405DBUSIN => 	DCRC405DBUSIN_dly_1 ,
	EICC405EXTINPUTIRQ => 	EICC405EXTINPUTIRQ_dly_1 ,
	EICC405CRITINPUTIRQ => 	EICC405CRITINPUTIRQ_dly_1 ,
	JTGC405BNDSCANTDO => 	JTGC405BNDSCANTDO_dly_1 ,
	JTGC405TCK => 	JTGC405TCK_dly_1 ,
	JTGC405TDI => 	JTGC405TDI_dly_1 ,
	JTGC405TMS => 	JTGC405TMS_dly_1 ,
	JTGC405TRSTNEG => 	JTGC405TRSTNEG_dly_1 ,
	C405JTGTDO => 	C405JTGTDO_OUT ,
	C405JTGTDOEN => 	C405JTGTDOEN_OUT ,
	C405JTGEXTEST => 	C405JTGEXTEST_OUT ,
	C405JTGCAPTUREDR => 	C405JTGCAPTUREDR_OUT ,
	C405JTGSHIFTDR => 	C405JTGSHIFTDR_OUT ,
	C405JTGUPDATEDR => 	C405JTGUPDATEDR_OUT ,
	DBGC405DEBUGHALT => 	DBGC405DEBUGHALT_dly_1 ,
	DBGC405UNCONDDEBUGEVENT => 	DBGC405UNCONDDEBUGEVENT_dly_1 ,
	DBGC405EXTBUSHOLDACK => 	DBGC405EXTBUSHOLDACK_dly_1 ,
	C405DBGMSRWE => 	C405DBGMSRWE_OUT ,
	C405DBGSTOPACK => 	C405DBGSTOPACK_OUT ,
	C405DBGWBCOMPLETE => 	C405DBGWBCOMPLETE_OUT ,
	C405DBGWBFULL => 	C405DBGWBFULL_OUT ,
	C405DBGWBIAR => 	C405DBGWBIAR_OUT ,
	C405TRCTRIGGEREVENTOUT => 	C405TRCTRIGGEREVENTOUT_OUT ,
	C405TRCTRIGGEREVENTTYPE => 	C405TRCTRIGGEREVENTTYPE_OUT ,
	C405TRCCYCLE => 	C405TRCCYCLE_OUT ,
	C405TRCTRACESTATUS => 	C405TRCTRACESTATUS_OUT ,
	TRCC405TRACEDISABLE => 	TRCC405TRACEDISABLE_dly_1 ,
	TRCC405TRIGGEREVENTIN => 	TRCC405TRIGGEREVENTIN_dly_1 
);

        FPGA_CCLK <= NOT(FPGA_CCLK) after 5000 ps;
        FPGA_POR <= '0' after 100 ps;
        GSR_OR <= FPGA_GSR or GSR_ipd;


start_blk : FPGA_startup
  port map (
    bus_reset => FPGA_BUS_RESET,
    ghigh_b => FPGA_GHIGHB,
    gsr => FPGA_GSR,
    gwe => FPGA_GWE,
    shutdown => FPGA_SHUTDOWN,
    
    cclk => FPGA_CCLK,
    por => FPGA_POR);


        FPGA_BUS_RESET_delay <= FPGA_BUS_RESET after 10 ps ;
        GSR_delay <= GSR_OR after 10 ps;
        FPGA_GWE_delay <= FPGA_GWE after 10 ps;
        FPGA_GHIGHB_delay <= FPGA_GHIGHB after 10 ps;
TIMING : process 

VARIABLE Pviol_BRAMDSOCMCLK: STD_ULOGIC := '0';
VARIABLE PInfo_BRAMDSOCMCLK: VitalPeriodDataType := VitalPeriodDataInit;
VARIABLE Pviol_BRAMISOCMCLK: STD_ULOGIC := '0';
VARIABLE PInfo_BRAMISOCMCLK: VitalPeriodDataType := VitalPeriodDataInit;
VARIABLE Pviol_CPMC405CLOCK: STD_ULOGIC := '0';
VARIABLE PInfo_CPMC405CLOCK: VitalPeriodDataType := VitalPeriodDataInit;
VARIABLE Pviol_JTGC405TCK: STD_ULOGIC := '0';
VARIABLE PInfo_JTGC405TCK: VitalPeriodDataType := VitalPeriodDataInit;
VARIABLE Pviol_PLBCLK: STD_ULOGIC := '0';
VARIABLE PInfo_PLBCLK: VitalPeriodDataType := VitalPeriodDataInit;

VARIABLE DSOCMBRAMABUS8_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS9_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS10_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS11_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS12_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS13_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS14_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS15_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS16_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS17_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS18_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS19_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS20_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS21_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS22_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS23_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS24_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS25_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS26_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS27_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS28_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMABUS29_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMBYTEWRITE0_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMBYTEWRITE1_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMBYTEWRITE2_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMBYTEWRITE3_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMEN_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS0_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS1_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS2_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS3_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS4_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS5_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS6_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS7_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS8_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS9_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS10_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS11_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS12_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS13_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS14_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS15_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS16_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS17_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS18_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS19_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS20_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS21_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS22_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS23_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS24_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS25_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS26_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS27_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS28_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS29_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS30_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBRAMWRDBUS31_GlitchData: VitalGlitchDataType;
VARIABLE Tviol_BRAMDSOCMRDDBUS0_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS0_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS1_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS1_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS2_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS2_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS3_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS3_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS4_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS4_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS5_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS5_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS6_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS6_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS7_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS7_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS8_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS8_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS9_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS9_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS10_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS10_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS11_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS11_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS12_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS12_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS13_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS13_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS14_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS14_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS15_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS15_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS16_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS16_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS17_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS17_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS18_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS18_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS19_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS19_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS20_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS20_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS21_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS21_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS22_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS22_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS23_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS23_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS24_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS24_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS25_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS25_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS26_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS26_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS27_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS27_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS28_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS28_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS29_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS29_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS30_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS30_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMDSOCMRDDBUS31_bramdsocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMDSOCMRDDBUS31_bramdsocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE ISOCMBRAMEN_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMEVENWRITEEN_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMODDWRITEEN_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS8_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS9_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS10_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS11_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS12_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS13_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS14_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS15_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS16_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS17_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS18_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS19_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS20_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS21_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS22_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS23_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS24_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS25_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS26_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS27_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMRDABUS28_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS8_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS9_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS10_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS11_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS12_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS13_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS14_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS15_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS16_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS17_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS18_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS19_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS20_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS21_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS22_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS23_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS24_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS25_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS26_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS27_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRABUS28_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS0_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS1_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS2_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS3_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS4_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS5_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS6_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS7_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS8_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS9_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS10_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS11_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS12_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS13_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS14_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS15_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS16_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS17_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS18_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS19_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS20_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS21_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS22_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS23_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS24_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS25_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS26_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS27_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS28_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS29_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS30_GlitchData: VitalGlitchDataType;
VARIABLE ISOCMBRAMWRDBUS31_GlitchData: VitalGlitchDataType;
VARIABLE Tviol_BRAMISOCMRDDBUS0_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS0_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS1_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS1_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS2_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS2_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS3_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS3_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS4_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS4_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS5_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS5_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS6_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS6_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS7_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS7_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS8_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS8_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS9_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS9_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS10_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS10_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS11_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS11_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS12_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS12_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS13_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS13_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS14_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS14_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS15_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS15_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS16_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS16_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS17_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS17_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS18_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS18_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS19_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS19_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS20_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS20_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS21_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS21_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS22_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS22_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS23_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS23_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS24_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS24_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS25_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS25_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS26_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS26_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS27_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS27_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS28_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS28_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS29_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS29_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS30_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS30_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS31_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS31_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS32_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS32_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS33_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS33_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS34_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS34_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS35_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS35_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS36_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS36_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS37_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS37_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS38_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS38_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS39_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS39_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS40_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS40_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS41_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS41_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS42_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS42_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS43_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS43_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS44_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS44_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS45_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS45_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS46_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS46_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS47_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS47_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS48_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS48_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS49_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS49_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS50_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS50_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS51_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS51_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS52_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS52_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS53_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS53_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS54_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS54_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS55_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS55_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS56_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS56_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS57_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS57_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS58_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS58_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS59_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS59_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS60_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS60_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS61_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS61_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS62_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS62_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_BRAMISOCMRDDBUS63_bramisocmclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_BRAMISOCMRDDBUS63_bramisocmclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE C405CPMCORESLEEPREQ_GlitchData: VitalGlitchDataType;
VARIABLE C405CPMMSRCE_GlitchData: VitalGlitchDataType;
VARIABLE C405CPMMSREE_GlitchData: VitalGlitchDataType;
VARIABLE C405CPMTIMERIRQ_GlitchData: VitalGlitchDataType;
VARIABLE C405CPMTIMERRESETREQ_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGMSRWE_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGSTOPACK_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBCOMPLETE_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBFULL_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR0_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR1_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR2_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR3_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR4_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR5_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR6_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR7_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR8_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR9_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR10_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR11_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR12_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR13_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR14_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR15_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR16_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR17_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR18_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR19_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR20_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR21_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR22_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR23_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR24_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR25_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR26_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR27_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR28_GlitchData: VitalGlitchDataType;
VARIABLE C405DBGWBIAR29_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS2_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS3_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS4_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS5_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS6_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS7_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS8_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRABUS9_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT0_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT1_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT2_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT3_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT4_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT5_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT6_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT7_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT8_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT9_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT10_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT11_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT12_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT13_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT14_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT15_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT16_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT17_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT18_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT19_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT20_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT21_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT22_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT23_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT24_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT25_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT26_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT27_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT28_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT29_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT30_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRDBUSOUT31_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRREAD_GlitchData: VitalGlitchDataType;
VARIABLE C405DCRWRITE_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGPGMOUT_GlitchData: VitalGlitchDataType;
VARIABLE C405RSTCHIPRESETREQ_GlitchData: VitalGlitchDataType;
VARIABLE C405RSTCORERESETREQ_GlitchData: VitalGlitchDataType;
VARIABLE C405RSTSYSRESETREQ_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCCYCLE_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCEVENEXECUTIONSTATUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCEVENEXECUTIONSTATUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCODDEXECUTIONSTATUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCODDEXECUTIONSTATUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRACESTATUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRACESTATUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRACESTATUS2_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRACESTATUS3_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTOUT_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE0_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE1_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE2_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE3_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE4_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE5_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE6_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE7_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE8_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE9_GlitchData: VitalGlitchDataType;
VARIABLE C405TRCTRIGGEREVENTTYPE10_GlitchData: VitalGlitchDataType;
VARIABLE C405XXXMACHINECHECK_GlitchData: VitalGlitchDataType;
VARIABLE DSOCMBUSY_GlitchData: VitalGlitchDataType;
VARIABLE Tviol_CPMC405CPUCLKEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_CPMC405CPUCLKEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_CPMC405JTAGCLKEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_CPMC405JTAGCLKEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_CPMC405TIMERCLKEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_CPMC405TIMERCLKEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_CPMC405TIMERTICK_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_CPMC405TIMERTICK_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DBGC405DEBUGHALT_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DBGC405DEBUGHALT_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405ACK_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405ACK_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN8_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN8_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN9_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN9_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN10_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN10_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN11_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN11_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN12_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN12_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN13_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN13_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN14_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN14_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN15_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN15_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN16_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN16_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN17_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN17_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN18_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN18_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN19_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN19_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN20_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN20_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN21_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN21_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN22_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN22_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN23_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN23_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN24_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN24_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN25_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN25_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN26_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN26_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN27_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN27_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN28_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN28_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN29_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN29_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN30_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN30_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DCRC405DBUSIN31_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DCRC405DBUSIN31_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSARCVALUE7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSARCVALUE7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DSCNTLVALUE7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DSCNTLVALUE7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_EICC405CRITINPUTIRQ_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_EICC405CRITINPUTIRQ_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_EICC405EXTINPUTIRQ_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_EICC405EXTINPUTIRQ_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_MCBCPUCLKEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_MCBCPUCLKEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_MCBJTAGEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_MCBJTAGEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_MCBTIMEREN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_MCBTIMEREN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_MCPPCRST_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_MCPPCRST_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBCLK_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBCLK_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_RSTC405RESETCHIP_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_RSTC405RESETCHIP_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_RSTC405RESETCORE_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_RSTC405RESETCORE_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_RSTC405RESETSYS_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_RSTC405RESETSYS_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEC405DETERMINISTICMULT_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEC405DETERMINISTICMULT_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEC405DISOPERANDFWD_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEC405DISOPERANDFWD_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEC405MMUEN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEC405MMUEN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEDSOCMDCRADDR7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEDSOCMDCRADDR7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TIEISOCMDCRADDR7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TIEISOCMDCRADDR7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TRCC405TRACEDISABLE_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TRCC405TRACEDISABLE_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_ISARCVALUE0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISARCVALUE7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISARCVALUE7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE0_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE0_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE1_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE1_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE2_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE2_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE3_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE3_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE4_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE4_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE5_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE5_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE6_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE6_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_ISCNTLVALUE7_cpmc405clock_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_ISCNTLVALUE7_cpmc405clock_posedge: VitalTimingDataType := VitalTimingDataInit;


VARIABLE C405JTGCAPTUREDR_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGEXTEST_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGSHIFTDR_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGTDO_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGTDOEN_GlitchData: VitalGlitchDataType;
VARIABLE C405JTGUPDATEDR_GlitchData: VitalGlitchDataType;
VARIABLE Tviol_CPMC405CORECLKINACTIVE_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_CPMC405CORECLKINACTIVE_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_JTGC405BNDSCANTDO_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_JTGC405BNDSCANTDO_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_JTGC405TDI_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_JTGC405TDI_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_JTGC405TMS_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_JTGC405TMS_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_JTGC405TRSTNEG_jtgc405tck_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_JTGC405TRSTNEG_jtgc405tck_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCUADDRACK_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCUADDRACK_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCUBUSY_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCUBUSY_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCUERR_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCUERR_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCURDDACK_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDACK_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCURDDBUS0_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS0_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS1_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS1_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS2_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS2_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS3_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS3_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS4_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS4_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS5_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS5_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS6_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS6_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS7_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS7_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS8_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS8_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS9_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS9_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS10_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS10_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS11_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS11_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS12_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS12_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS13_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS13_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS14_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS14_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS15_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS15_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS16_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS16_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS17_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS17_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS18_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS18_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS19_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS19_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS20_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS20_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS21_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS21_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS22_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS22_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS23_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS23_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS24_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS24_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS25_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS25_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS26_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS26_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS27_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS27_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS28_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS28_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS29_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS29_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS30_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS30_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS31_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS31_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS32_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS32_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS33_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS33_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS34_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS34_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS35_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS35_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS36_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS36_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS37_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS37_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS38_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS38_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS39_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS39_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS40_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS40_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS41_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS41_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS42_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS42_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS43_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS43_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS44_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS44_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS45_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS45_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS46_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS46_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS47_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS47_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS48_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS48_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS49_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS49_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS50_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS50_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS51_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS51_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS52_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS52_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS53_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS53_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS54_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS54_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS55_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS55_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS56_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS56_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS57_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS57_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS58_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS58_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS59_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS59_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS60_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS60_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS61_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS61_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS62_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS62_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDDBUS63_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDDBUS63_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCURDWDADDR1_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDWDADDR1_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDWDADDR2_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDWDADDR2_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405DCURDWDADDR3_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCURDWDADDR3_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCUSSIZE1_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCUSSIZE1_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405DCUWRDACK_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405DCUWRDACK_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICUADDRACK_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICUADDRACK_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICUBUSY_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICUBUSY_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICUERR_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICUERR_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICURDDACK_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDACK_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICURDDBUS0_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS0_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS1_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS1_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS2_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS2_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS3_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS3_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS4_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS4_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS5_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS5_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS6_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS6_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS7_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS7_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS8_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS8_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS9_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS9_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS10_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS10_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS11_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS11_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS12_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS12_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS13_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS13_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS14_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS14_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS15_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS15_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS16_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS16_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS17_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS17_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS18_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS18_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS19_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS19_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS20_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS20_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS21_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS21_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS22_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS22_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS23_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS23_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS24_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS24_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS25_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS25_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS26_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS26_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS27_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS27_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS28_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS28_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS29_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS29_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS30_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS30_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS31_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS31_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS32_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS32_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS33_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS33_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS34_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS34_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS35_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS35_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS36_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS36_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS37_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS37_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS38_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS38_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS39_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS39_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS40_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS40_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS41_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS41_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS42_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS42_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS43_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS43_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS44_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS44_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS45_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS45_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS46_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS46_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS47_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS47_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS48_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS48_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS49_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS49_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS50_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS50_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS51_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS51_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS52_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS52_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS53_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS53_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS54_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS54_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS55_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS55_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS56_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS56_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS57_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS57_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS58_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS58_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS59_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS59_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS60_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS60_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS61_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS61_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS62_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS62_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDDBUS63_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDDBUS63_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICURDWDADDR1_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDWDADDR1_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDWDADDR2_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDWDADDR2_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;
VARIABLE Tviol_PLBC405ICURDWDADDR3_plbclk_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICURDWDADDR3_plbclk_posedge: VitalTimingDataType := VitalTimingDataInit;

VARIABLE Tviol_PLBC405ICUSSIZE1_PLBCLK_posedge: STD_ULOGIC := '0';
VARIABLE Tmkr_PLBC405ICUSSIZE1_PLBCLK_posedge: VitalTimingDataType := VitalTimingDataInit;


VARIABLE C405PLBDCUABORT_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS3_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS4_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS5_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS6_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS7_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS8_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS9_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS10_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS11_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS12_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS13_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS14_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS15_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS16_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS17_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS18_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS19_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS20_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS21_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS22_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS23_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS24_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS25_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS26_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS27_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS28_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS29_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS30_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUABUS31_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE3_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE4_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE5_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE6_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUBE7_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUCACHEABLE_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUGUARDED_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUPRIORITY0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUPRIORITY1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUREQUEST_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCURNW_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUSIZE2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUU0ATTR_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS3_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS4_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS5_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS6_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS7_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS8_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS9_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS10_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS11_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS12_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS13_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS14_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS15_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS16_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS17_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS18_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS19_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS20_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS21_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS22_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS23_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS24_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS25_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS26_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS27_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS28_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS29_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS30_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS31_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS32_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS33_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS34_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS35_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS36_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS37_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS38_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS39_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS40_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS41_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS42_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS43_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS44_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS45_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS46_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS47_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS48_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS49_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS50_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS51_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS52_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS53_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS54_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS55_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS56_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS57_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS58_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS59_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS60_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS61_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS62_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRDBUS63_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBDCUWRITETHRU_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABORT_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS3_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS4_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS5_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS6_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS7_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS8_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS9_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS10_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS11_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS12_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS13_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS14_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS15_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS16_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS17_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS18_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS19_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS20_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS21_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS22_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS23_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS24_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS25_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS26_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS27_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS28_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUABUS29_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUCACHEABLE_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUPRIORITY0_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUPRIORITY1_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUREQUEST_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUSIZE2_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUSIZE3_GlitchData: VitalGlitchDataType;
VARIABLE C405PLBICUU0ATTR_GlitchData: VitalGlitchDataType;

begin

--          PPCUSER_binary(3) <= PPCUSER(0);
--          PPCUSER_binary(2) <= PPCUSER(1);
--          PPCUSER_binary(1) <= PPCUSER(2);
--          PPCUSER_binary(0) <= PPCUSER(3);
          
if (TImingChecksOn) then

VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS0_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS0_BRAMDSOCMCLK_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(0),
    TestSignalName          => "BRAMDSOCMRDDBUS(0)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(0),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(0),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(0),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(0),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS1_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS1_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(1),
    TestSignalName          => "BRAMDSOCMRDDBUS(1)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(1),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(1),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(1),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(1),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS2_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS2_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(2),
    TestSignalName          => "BRAMDSOCMRDDBUS(2)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(2),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(2),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(2),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(2),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS3_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS3_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(3),
    TestSignalName          => "BRAMDSOCMRDDBUS(3)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(3),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(3),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(3),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(3),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS4_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS4_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(4),
    TestSignalName          => "BRAMDSOCMRDDBUS(4)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(4),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(4),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(4),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(4),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS5_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS5_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(5),
    TestSignalName          => "BRAMDSOCMRDDBUS(5)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(5),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(5),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(5),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(5),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS6_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS6_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(6),
    TestSignalName          => "BRAMDSOCMRDDBUS(6)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(6),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(6),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(6),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(6),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS7_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS7_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(7),
    TestSignalName          => "BRAMDSOCMRDDBUS(7)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(7),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(7),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(7),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(7),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS8_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS8_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(8),
    TestSignalName          => "BRAMDSOCMRDDBUS(8)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(8),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(8),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(8),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(8),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(8),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS9_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS9_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(9),
    TestSignalName          => "BRAMDSOCMRDDBUS(9)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(9),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(9),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(9),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(9),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(9),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS10_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS10_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(10),
    TestSignalName          => "BRAMDSOCMRDDBUS(10)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(10),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(10),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(10),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(10),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(10),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS11_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS11_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(11),
    TestSignalName          => "BRAMDSOCMRDDBUS(11)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(11),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(11),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(11),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(11),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(11),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS12_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS12_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(12),
    TestSignalName          => "BRAMDSOCMRDDBUS(12)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(12),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(12),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(12),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(12),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(12),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS13_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS13_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(13),
    TestSignalName          => "BRAMDSOCMRDDBUS(13)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(13),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(13),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(13),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(13),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(13),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS14_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS14_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(14),
    TestSignalName          => "BRAMDSOCMRDDBUS(14)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(14),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(14),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(14),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(14),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(14),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS15_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS15_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(15),
    TestSignalName          => "BRAMDSOCMRDDBUS(15)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(15),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(15),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(15),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(15),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(15),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS16_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS16_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(16),
    TestSignalName          => "BRAMDSOCMRDDBUS(16)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(16),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(16),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(16),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(16),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(16),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS17_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS17_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(17),
    TestSignalName          => "BRAMDSOCMRDDBUS(17)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(17),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(17),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(17),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(17),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(17),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS18_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS18_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(18),
    TestSignalName          => "BRAMDSOCMRDDBUS(18)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(18),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(18),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(18),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(18),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(18),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS19_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS19_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(19),
    TestSignalName          => "BRAMDSOCMRDDBUS(19)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(19),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(19),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(19),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(19),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(19),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS20_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS20_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(20),
    TestSignalName          => "BRAMDSOCMRDDBUS(20)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(20),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(20),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(20),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(20),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(20),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS21_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS21_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(21),
    TestSignalName          => "BRAMDSOCMRDDBUS(21)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(21),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(21),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(21),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(21),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(21),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS22_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS22_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(22),
    TestSignalName          => "BRAMDSOCMRDDBUS(22)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(22),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(22),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(22),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(22),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(22),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS23_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS23_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(23),
    TestSignalName          => "BRAMDSOCMRDDBUS(23)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(23),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(23),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(23),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(23),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(23),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS24_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS24_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(24),
    TestSignalName          => "BRAMDSOCMRDDBUS(24)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(24),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(24),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(24),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(24),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(24),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS25_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS25_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(25),
    TestSignalName          => "BRAMDSOCMRDDBUS(25)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(25),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(25),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(25),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(25),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(25),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS26_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS26_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(26),
    TestSignalName          => "BRAMDSOCMRDDBUS(26)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(26),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(26),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(26),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(26),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(26),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS27_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS27_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(27),
    TestSignalName          => "BRAMDSOCMRDDBUS(27)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(27),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(27),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(27),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(27),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(27),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS28_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS28_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(28),
    TestSignalName          => "BRAMDSOCMRDDBUS(28)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(28),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(28),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(28),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(28),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(28),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS29_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS29_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(29),
    TestSignalName          => "BRAMDSOCMRDDBUS(29)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(29),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(29),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(29),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(29),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(29),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS30_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS30_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(30),
    TestSignalName          => "BRAMDSOCMRDDBUS(30)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(30),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(30),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(30),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(30),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(30),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMDSOCMRDDBUS31_bramdsocmclk_posedge, 
	  TimingData              => Tmkr_BRAMDSOCMRDDBUS31_bramdsocmclk_posedge,
    TestSignal              => BRAMDSOCMRDDBUS_dly(31),
    TestSignalName          => "BRAMDSOCMRDDBUS(31)",
    TestDelay               => tisd_BRAMDSOCMRDDBUS_BRAMDSOCMCLK(31),
    RefSignal               => bramdsocmclk_dly,
    RefSignalName          => "bramdsocmclk",
    RefDelay                => ticd_BRAMDSOCMCLK,
    SetupHigh               => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(31),
    SetupLow                => tsetup_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(31),
    HoldLow                => thold_BRAMDSOCMRDDBUS_bramdsocmclk_posedge_posedge(31),
    HoldHigh                 => thold_BRAMDSOCMRDDBUS_bramdsocmclk_negedge_posedge(31),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS0_BRAMISOCMCLK_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS0_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(0),
    TestSignalName          => "BRAMISOCMRDDBUS(0)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(0),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(0),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(0),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(0),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS1_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS1_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(1),
    TestSignalName          => "BRAMISOCMRDDBUS(1)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(1),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(1),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(1),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(1),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS2_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS2_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(2),
    TestSignalName          => "BRAMISOCMRDDBUS(2)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(2),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(2),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(2),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(2),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS3_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS3_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(3),
    TestSignalName          => "BRAMISOCMRDDBUS(3)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(3),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(3),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(3),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(3),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS4_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS4_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(4),
    TestSignalName          => "BRAMISOCMRDDBUS(4)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(4),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(4),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(4),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(4),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS5_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS5_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(5),
    TestSignalName          => "BRAMISOCMRDDBUS(5)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(5),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(5),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(5),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(5),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS6_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS6_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(6),
    TestSignalName          => "BRAMISOCMRDDBUS(6)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(6),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(6),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(6),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(6),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS7_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS7_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(7),
    TestSignalName          => "BRAMISOCMRDDBUS(7)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(7),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(7),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(7),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(7),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS8_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS8_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(8),
    TestSignalName          => "BRAMISOCMRDDBUS(8)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(8),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(8),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(8),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(8),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(8),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS9_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS9_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(9),
    TestSignalName          => "BRAMISOCMRDDBUS(9)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(9),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(9),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(9),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(9),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(9),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS10_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS10_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(10),
    TestSignalName          => "BRAMISOCMRDDBUS(10)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(10),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(10),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(10),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(10),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(10),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS11_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS11_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(11),
    TestSignalName          => "BRAMISOCMRDDBUS(11)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(11),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(11),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(11),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(11),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(11),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS12_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS12_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(12),
    TestSignalName          => "BRAMISOCMRDDBUS(12)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(12),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(12),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(12),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(12),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(12),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS13_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS13_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(13),
    TestSignalName          => "BRAMISOCMRDDBUS(13)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(13),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(13),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(13),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(13),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(13),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS14_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS14_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(14),
    TestSignalName          => "BRAMISOCMRDDBUS(14)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(14),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(14),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(14),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(14),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(14),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS15_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS15_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(15),
    TestSignalName          => "BRAMISOCMRDDBUS(15)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(15),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(15),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(15),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(15),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(15),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS16_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS16_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(16),
    TestSignalName          => "BRAMISOCMRDDBUS(16)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(16),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(16),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(16),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(16),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(16),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS17_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS17_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(17),
    TestSignalName          => "BRAMISOCMRDDBUS(17)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(17),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(17),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(17),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(17),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(17),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS18_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS18_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(18),
    TestSignalName          => "BRAMISOCMRDDBUS(18)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(18),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(18),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(18),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(18),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(18),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS19_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS19_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(19),
    TestSignalName          => "BRAMISOCMRDDBUS(19)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(19),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(19),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(19),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(19),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(19),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS20_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS20_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(20),
    TestSignalName          => "BRAMISOCMRDDBUS(20)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(20),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(20),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(20),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(20),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(20),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS21_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS21_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(21),
    TestSignalName          => "BRAMISOCMRDDBUS(21)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(21),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(21),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(21),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(21),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(21),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS22_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS22_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(22),
    TestSignalName          => "BRAMISOCMRDDBUS(22)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(22),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(22),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(22),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(22),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(22),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS23_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS23_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(23),
    TestSignalName          => "BRAMISOCMRDDBUS(23)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(23),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(23),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(23),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(23),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(23),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS24_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS24_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(24),
    TestSignalName          => "BRAMISOCMRDDBUS(24)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(24),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(24),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(24),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(24),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(24),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS25_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS25_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(25),
    TestSignalName          => "BRAMISOCMRDDBUS(25)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(25),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(25),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(25),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(25),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(25),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS26_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS26_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(26),
    TestSignalName          => "BRAMISOCMRDDBUS(26)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(26),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(26),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(26),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(26),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(26),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS27_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS27_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(27),
    TestSignalName          => "BRAMISOCMRDDBUS(27)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(27),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(27),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(27),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(27),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(27),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS28_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS28_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(28),
    TestSignalName          => "BRAMISOCMRDDBUS(28)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(28),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(28),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(28),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(28),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(28),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS29_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS29_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(29),
    TestSignalName          => "BRAMISOCMRDDBUS(29)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(29),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(29),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(29),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(29),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(29),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS30_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS30_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(30),
    TestSignalName          => "BRAMISOCMRDDBUS(30)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(30),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(30),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(30),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(30),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(30),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS31_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS31_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(31),
    TestSignalName          => "BRAMISOCMRDDBUS(31)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(31),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(31),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(31),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(31),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(31),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS32_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS32_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(32),
    TestSignalName          => "BRAMISOCMRDDBUS(32)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(32),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(32),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(32),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(32),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(32),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS33_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS33_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(33),
    TestSignalName          => "BRAMISOCMRDDBUS(33)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(33),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(33),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(33),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(33),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(33),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS34_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS34_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(34),
    TestSignalName          => "BRAMISOCMRDDBUS(34)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(34),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(34),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(34),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(34),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(34),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS35_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS35_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(35),
    TestSignalName          => "BRAMISOCMRDDBUS(35)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(35),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(35),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(35),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(35),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(35),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS36_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS36_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(36),
    TestSignalName          => "BRAMISOCMRDDBUS(36)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(36),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(36),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(36),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(36),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(36),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS37_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS37_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(37),
    TestSignalName          => "BRAMISOCMRDDBUS(37)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(37),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(37),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(37),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(37),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(37),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS38_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS38_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(38),
    TestSignalName          => "BRAMISOCMRDDBUS(38)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(38),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(38),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(38),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(38),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(38),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS39_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS39_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(39),
    TestSignalName          => "BRAMISOCMRDDBUS(39)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(39),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(39),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(39),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(39),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(39),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS40_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS40_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(40),
    TestSignalName          => "BRAMISOCMRDDBUS(40)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(40),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(40),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(40),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(40),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(40),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS41_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS41_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(41),
    TestSignalName          => "BRAMISOCMRDDBUS(41)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(41),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(41),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(41),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(41),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(41),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS42_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS42_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(42),
    TestSignalName          => "BRAMISOCMRDDBUS(42)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(42),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(42),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(42),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(42),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(42),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS43_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS43_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(43),
    TestSignalName          => "BRAMISOCMRDDBUS(43)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(43),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(43),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(43),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(43),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(43),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS44_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS44_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(44),
    TestSignalName          => "BRAMISOCMRDDBUS(44)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(44),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(44),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(44),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(44),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(44),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS45_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS45_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(45),
    TestSignalName          => "BRAMISOCMRDDBUS(45)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(45),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(45),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(45),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(45),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(45),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS46_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS46_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(46),
    TestSignalName          => "BRAMISOCMRDDBUS(46)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(46),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(46),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(46),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(46),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(46),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS47_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS47_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(47),
    TestSignalName          => "BRAMISOCMRDDBUS(47)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(47),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(47),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(47),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(47),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(47),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS48_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS48_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(48),
    TestSignalName          => "BRAMISOCMRDDBUS(48)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(48),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(48),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(48),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(48),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(48),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS49_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS49_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(49),
    TestSignalName          => "BRAMISOCMRDDBUS(49)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(49),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(49),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(49),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(49),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(49),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS50_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS50_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(50),
    TestSignalName          => "BRAMISOCMRDDBUS(50)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(50),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(50),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(50),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(50),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(50),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS51_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS51_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(51),
    TestSignalName          => "BRAMISOCMRDDBUS(51)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(51),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(51),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(51),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(51),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(51),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS52_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS52_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(52),
    TestSignalName          => "BRAMISOCMRDDBUS(52)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(52),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(52),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(52),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(52),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(52),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS53_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS53_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(53),
    TestSignalName          => "BRAMISOCMRDDBUS(53)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(53),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(53),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(53),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(53),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(53),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS54_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS54_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(54),
    TestSignalName          => "BRAMISOCMRDDBUS(54)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(54),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(54),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(54),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(54),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(54),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS55_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS55_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(55),
    TestSignalName          => "BRAMISOCMRDDBUS(55)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(55),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(55),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(55),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(55),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(55),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS56_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS56_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(56),
    TestSignalName          => "BRAMISOCMRDDBUS(56)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(56),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(56),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(56),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(56),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(56),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS57_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS57_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(57),
    TestSignalName          => "BRAMISOCMRDDBUS(57)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(57),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(57),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(57),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(57),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(57),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS58_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS58_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(58),
    TestSignalName          => "BRAMISOCMRDDBUS(58)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(58),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(58),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(58),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(58),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(58),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS59_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS59_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(59),
    TestSignalName          => "BRAMISOCMRDDBUS(59)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(59),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(59),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(59),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(59),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(59),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS60_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS60_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(60),
    TestSignalName          => "BRAMISOCMRDDBUS(60)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(60),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(60),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(60),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(60),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(60),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS61_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS61_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(61),
    TestSignalName          => "BRAMISOCMRDDBUS(61)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(61),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(61),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(61),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(61),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(61),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS62_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS62_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(62),
    TestSignalName          => "BRAMISOCMRDDBUS(62)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(62),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(62),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(62),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(62),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(62),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_BRAMISOCMRDDBUS63_bramisocmclk_posedge, 
	  TimingData              => Tmkr_BRAMISOCMRDDBUS63_bramisocmclk_posedge,
    TestSignal              => BRAMISOCMRDDBUS_dly(63),
    TestSignalName          => "BRAMISOCMRDDBUS(63)",
    TestDelay               => tisd_BRAMISOCMRDDBUS_BRAMISOCMCLK(63),
    RefSignal               => bramisocmclk_dly,
    RefSignalName          => "bramisocmclk",
    RefDelay                => ticd_BRAMISOCMCLK,
    SetupHigh               => tsetup_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(63),
    SetupLow                => tsetup_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(63),
    HoldLow                => thold_BRAMISOCMRDDBUS_bramisocmclk_posedge_posedge(63),
    HoldHigh                 => thold_BRAMISOCMRDDBUS_bramisocmclk_negedge_posedge(63),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_CPMC405CPUCLKEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_CPMC405CPUCLKEN_cpmc405clock_posedge,
    TestSignal              => CPMC405CPUCLKEN_dly,
    TestSignalName          => "CPMC405CPUCLKEN",
    TestDelay               => tisd_CPMC405CPUCLKEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_CPMC405CPUCLKEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_CPMC405CPUCLKEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_CPMC405JTAGCLKEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_CPMC405JTAGCLKEN_cpmc405clock_posedge,
    TestSignal              => CPMC405JTAGCLKEN_dly,
    TestSignalName          => "CPMC405JTAGCLKEN",
    TestDelay               => tisd_CPMC405JTAGCLKEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_CPMC405JTAGCLKEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_CPMC405JTAGCLKEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_CPMC405TIMERCLKEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_CPMC405TIMERCLKEN_cpmc405clock_posedge,
    TestSignal              => CPMC405TIMERCLKEN_dly,
    TestSignalName          => "CPMC405TIMERCLKEN",
    TestDelay               => tisd_CPMC405TIMERCLKEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_CPMC405TIMERCLKEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_CPMC405TIMERCLKEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_CPMC405TIMERTICK_cpmc405clock_posedge, 
	  TimingData              => Tmkr_CPMC405TIMERTICK_cpmc405clock_posedge,
    TestSignal              => CPMC405TIMERTICK_dly,
    TestSignalName          => "CPMC405TIMERTICK",
    TestDelay               => tisd_CPMC405TIMERTICK_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_CPMC405TIMERTICK_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_CPMC405TIMERTICK_cpmc405clock_negedge_posedge,
    HoldLow                => thold_CPMC405TIMERTICK_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_CPMC405TIMERTICK_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DBGC405DEBUGHALT_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DBGC405DEBUGHALT_cpmc405clock_posedge,
    TestSignal              => DBGC405DEBUGHALT_dly,
    TestSignalName          => "DBGC405DEBUGHALT",
    TestDelay               => tisd_DBGC405DEBUGHALT_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge,
    HoldLow                => thold_DBGC405DEBUGHALT_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_DBGC405DEBUGHALT_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge,
    TestSignal              => DBGC405UNCONDDEBUGEVENT_dly,
    TestSignalName          => "DBGC405UNCONDDEBUGEVENT",
    TestDelay               => tisd_DBGC405UNCONDDEBUGEVENT_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge,
    HoldLow                => thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_DBGC405UNCONDDEBUGEVENT_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405ACK_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405ACK_cpmc405clock_posedge,
    TestSignal              => DCRC405ACK_dly,
    TestSignalName          => "DCRC405ACK",
    TestDelay               => tisd_DCRC405ACK_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405ACK_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_DCRC405ACK_cpmc405clock_negedge_posedge,
    HoldLow                => thold_DCRC405ACK_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_DCRC405ACK_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN0_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(0),
    TestSignalName          => "DCRC405DBUSIN(0)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN1_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(1),
    TestSignalName          => "DCRC405DBUSIN(1)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN2_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(2),
    TestSignalName          => "DCRC405DBUSIN(2)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN3_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(3),
    TestSignalName          => "DCRC405DBUSIN(3)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN4_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(4),
    TestSignalName          => "DCRC405DBUSIN(4)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN5_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(5),
    TestSignalName          => "DCRC405DBUSIN(5)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN6_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(6),
    TestSignalName          => "DCRC405DBUSIN(6)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN7_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(7),
    TestSignalName          => "DCRC405DBUSIN(7)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN8_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN8_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(8),
    TestSignalName          => "DCRC405DBUSIN(8)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(8),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(8),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(8),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(8),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(8),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN9_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN9_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(9),
    TestSignalName          => "DCRC405DBUSIN(9)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(9),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(9),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(9),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(9),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(9),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN10_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN10_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(10),
    TestSignalName          => "DCRC405DBUSIN(10)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(10),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(10),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(10),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(10),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(10),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN11_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN11_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(11),
    TestSignalName          => "DCRC405DBUSIN(11)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(11),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(11),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(11),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(11),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(11),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN12_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN12_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(12),
    TestSignalName          => "DCRC405DBUSIN(12)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(12),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(12),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(12),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(12),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(12),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN13_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN13_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(13),
    TestSignalName          => "DCRC405DBUSIN(13)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(13),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(13),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(13),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(13),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(13),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN14_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN14_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(14),
    TestSignalName          => "DCRC405DBUSIN(14)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(14),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(14),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(14),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(14),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(14),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN15_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN15_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(15),
    TestSignalName          => "DCRC405DBUSIN(15)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(15),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(15),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(15),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(15),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(15),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN16_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN16_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(16),
    TestSignalName          => "DCRC405DBUSIN(16)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(16),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(16),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(16),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(16),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(16),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN17_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN17_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(17),
    TestSignalName          => "DCRC405DBUSIN(17)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(17),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(17),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(17),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(17),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(17),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN18_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN18_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(18),
    TestSignalName          => "DCRC405DBUSIN(18)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(18),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(18),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(18),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(18),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(18),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN19_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN19_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(19),
    TestSignalName          => "DCRC405DBUSIN(19)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(19),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(19),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(19),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(19),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(19),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN20_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN20_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(20),
    TestSignalName          => "DCRC405DBUSIN(20)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(20),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(20),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(20),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(20),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(20),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN21_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN21_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(21),
    TestSignalName          => "DCRC405DBUSIN(21)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(21),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(21),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(21),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(21),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(21),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN22_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN22_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(22),
    TestSignalName          => "DCRC405DBUSIN(22)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(22),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(22),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(22),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(22),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(22),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN23_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN23_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(23),
    TestSignalName          => "DCRC405DBUSIN(23)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(23),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(23),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(23),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(23),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(23),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN24_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN24_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(24),
    TestSignalName          => "DCRC405DBUSIN(24)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(24),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(24),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(24),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(24),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(24),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN25_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN25_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(25),
    TestSignalName          => "DCRC405DBUSIN(25)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(25),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(25),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(25),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(25),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(25),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN26_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN26_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(26),
    TestSignalName          => "DCRC405DBUSIN(26)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(26),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(26),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(26),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(26),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(26),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN27_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN27_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(27),
    TestSignalName          => "DCRC405DBUSIN(27)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(27),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(27),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(27),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(27),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(27),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN28_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN28_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(28),
    TestSignalName          => "DCRC405DBUSIN(28)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(28),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(28),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(28),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(28),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(28),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN29_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN29_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(29),
    TestSignalName          => "DCRC405DBUSIN(29)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(29),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(29),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(29),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(29),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(29),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN30_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN30_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(30),
    TestSignalName          => "DCRC405DBUSIN(30)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(30),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(30),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(30),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(30),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(30),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DCRC405DBUSIN31_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DCRC405DBUSIN31_cpmc405clock_posedge,
    TestSignal              => DCRC405DBUSIN_dly(31),
    TestSignalName          => "DCRC405DBUSIN(31)",
    TestDelay               => tisd_DCRC405DBUSIN_cpmc405clock(31),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DCRC405DBUSIN_cpmc405clock_posedge_posedge(31),
    SetupLow                => tsetup_DCRC405DBUSIN_cpmc405clock_negedge_posedge(31),
    HoldLow                => thold_DCRC405DBUSIN_cpmc405clock_posedge_posedge(31),
    HoldHigh                 => thold_DCRC405DBUSIN_cpmc405clock_negedge_posedge(31),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE0_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(0),
    TestSignalName          => "DSARCVALUE(0)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE1_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(1),
    TestSignalName          => "DSARCVALUE(1)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE2_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(2),
    TestSignalName          => "DSARCVALUE(2)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE3_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(3),
    TestSignalName          => "DSARCVALUE(3)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE4_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(4),
    TestSignalName          => "DSARCVALUE(4)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE5_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(5),
    TestSignalName          => "DSARCVALUE(5)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE6_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(6),
    TestSignalName          => "DSARCVALUE(6)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSARCVALUE7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSARCVALUE7_cpmc405clock_posedge,
    TestSignal              => DSARCVALUE_dly(7),
    TestSignalName          => "DSARCVALUE(7)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSARCVALUE_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_DSARCVALUE_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_DSARCVALUE_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_DSARCVALUE_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE0_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(0),
    TestSignalName          => "DSCNTLVALUE(0)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE1_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(1),
    TestSignalName          => "DSCNTLVALUE(1)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE2_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(2),
    TestSignalName          => "DSCNTLVALUE(2)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE3_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(3),
    TestSignalName          => "DSCNTLVALUE(3)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE4_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(4),
    TestSignalName          => "DSCNTLVALUE(4)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE5_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(5),
    TestSignalName          => "DSCNTLVALUE(5)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE6_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(6),
    TestSignalName          => "DSCNTLVALUE(6)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DSCNTLVALUE7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_DSCNTLVALUE7_cpmc405clock_posedge,
    TestSignal              => DSCNTLVALUE_dly(7),
    TestSignalName          => "DSCNTLVALUE(7)",
    TestDelay               => tisd_DSARCVALUE_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_DSCNTLVALUE_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_DSCNTLVALUE_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_DSCNTLVALUE_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_DSCNTLVALUE_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_EICC405CRITINPUTIRQ_cpmc405clock_posedge, 
	  TimingData              => Tmkr_EICC405CRITINPUTIRQ_cpmc405clock_posedge,
    TestSignal              => EICC405CRITINPUTIRQ_dly,
    TestSignalName          => "EICC405CRITINPUTIRQ",
    TestDelay               => tisd_EICC405CRITINPUTIRQ_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge,
    HoldLow                => thold_EICC405CRITINPUTIRQ_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_EICC405CRITINPUTIRQ_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_EICC405EXTINPUTIRQ_cpmc405clock_posedge, 
	  TimingData              => Tmkr_EICC405EXTINPUTIRQ_cpmc405clock_posedge,
    TestSignal              => EICC405EXTINPUTIRQ_dly,
    TestSignalName          => "EICC405EXTINPUTIRQ",
    TestDelay               => 0 ns,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => 0 ns,
    SetupHigh               => tsetup_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge,
    HoldLow                => thold_EICC405EXTINPUTIRQ_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_EICC405EXTINPUTIRQ_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_MCBCPUCLKEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_MCBCPUCLKEN_cpmc405clock_posedge,
    TestSignal              => MCBCPUCLKEN_dly,
    TestSignalName          => "MCBCPUCLKEN",
    TestDelay               => tisd_MCBCPUCLKEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_MCBCPUCLKEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_MCBCPUCLKEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_MCBCPUCLKEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_MCBCPUCLKEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_MCBJTAGEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_MCBJTAGEN_cpmc405clock_posedge,
    TestSignal              => MCBJTAGEN_dly,
    TestSignalName          => "MCBJTAGEN",
    TestDelay               => tisd_MCBJTAGEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_MCBJTAGEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_MCBJTAGEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_MCBJTAGEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_MCBJTAGEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_MCBTIMEREN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_MCBTIMEREN_cpmc405clock_posedge,
    TestSignal              => MCBTIMEREN_dly,
    TestSignalName          => "MCBTIMEREN",
    TestDelay               => tisd_MCBTIMEREN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_MCBTIMEREN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_MCBTIMEREN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_MCBTIMEREN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_MCBTIMEREN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_MCPPCRST_cpmc405clock_posedge, 
	  TimingData              => Tmkr_MCPPCRST_cpmc405clock_posedge,
    TestSignal              => MCPPCRST_dly,
    TestSignalName          => "MCPPCRST",
    TestDelay               => tisd_MCPPCRST_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_MCPPCRST_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_MCPPCRST_cpmc405clock_negedge_posedge,
    HoldLow                => thold_MCPPCRST_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_MCPPCRST_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBCLK_cpmc405clock_posedge, 
	  TimingData              => Tmkr_PLBCLK_cpmc405clock_posedge,
    TestSignal              => PLBCLK_dly,
    TestSignalName          => "PLBCLK",
    TestDelay               => tisd_PLBCLK_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBCLK_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_PLBCLK_cpmc405clock_negedge_posedge,
    HoldLow                => thold_PLBCLK_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_PLBCLK_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_RSTC405RESETCHIP_cpmc405clock_posedge, 
	  TimingData              => Tmkr_RSTC405RESETCHIP_cpmc405clock_posedge,
    TestSignal              => RSTC405RESETCHIP_dly,
    TestSignalName          => "RSTC405RESETCHIP",
    TestDelay               => tisd_RSTC405RESETCHIP_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_RSTC405RESETCHIP_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_RSTC405RESETCHIP_cpmc405clock_negedge_posedge,
    HoldLow                => thold_RSTC405RESETCHIP_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_RSTC405RESETCHIP_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_RSTC405RESETCORE_cpmc405clock_posedge, 
	  TimingData              => Tmkr_RSTC405RESETCORE_cpmc405clock_posedge,
    TestSignal              => RSTC405RESETCORE_dly,
    TestSignalName          => "RSTC405RESETCORE",
    TestDelay               => tisd_RSTC405RESETCORE_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_RSTC405RESETCORE_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_RSTC405RESETCORE_cpmc405clock_negedge_posedge,
    HoldLow                => thold_RSTC405RESETCORE_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_RSTC405RESETCORE_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_RSTC405RESETSYS_cpmc405clock_posedge, 
	  TimingData              => Tmkr_RSTC405RESETSYS_cpmc405clock_posedge,
    TestSignal              => RSTC405RESETSYS_dly,
    TestSignalName          => "RSTC405RESETSYS",
    TestDelay               => tisd_RSTC405RESETSYS_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_RSTC405RESETSYS_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_RSTC405RESETSYS_cpmc405clock_negedge_posedge,
    HoldLow                => thold_RSTC405RESETSYS_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_RSTC405RESETSYS_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEC405DETERMINISTICMULT_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEC405DETERMINISTICMULT_cpmc405clock_posedge,
    TestSignal              => TIEC405DETERMINISTICMULT_dly,
    TestSignalName          => "TIEC405DETERMINISTICMULT",
    TestDelay               => tisd_TIEC405DETERMINISTICMULT_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge,
    HoldLow                => thold_TIEC405DETERMINISTICMULT_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_TIEC405DETERMINISTICMULT_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEC405DISOPERANDFWD_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEC405DISOPERANDFWD_cpmc405clock_posedge,
    TestSignal              => TIEC405DISOPERANDFWD_dly,
    TestSignalName          => "TIEC405DISOPERANDFWD",
    TestDelay               => tisd_TIEC405DISOPERANDFWD_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge,
    HoldLow                => thold_TIEC405DISOPERANDFWD_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_TIEC405DISOPERANDFWD_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEC405MMUEN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEC405MMUEN_cpmc405clock_posedge,
    TestSignal              => TIEC405MMUEN_dly,
    TestSignalName          => "TIEC405MMUEN",
    TestDelay               => tisd_TIEC405MMUEN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEC405MMUEN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_TIEC405MMUEN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_TIEC405MMUEN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_TIEC405MMUEN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR0_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(0),
    TestSignalName          => "TIEDSOCMDCRADDR(0)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR1_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(1),
    TestSignalName          => "TIEDSOCMDCRADDR(1)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR2_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(2),
    TestSignalName          => "TIEDSOCMDCRADDR(2)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR3_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(3),
    TestSignalName          => "TIEDSOCMDCRADDR(3)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR4_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(4),
    TestSignalName          => "TIEDSOCMDCRADDR(4)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR5_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(5),
    TestSignalName          => "TIEDSOCMDCRADDR(5)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR6_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(6),
    TestSignalName          => "TIEDSOCMDCRADDR(6)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEDSOCMDCRADDR7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEDSOCMDCRADDR7_cpmc405clock_posedge,
    TestSignal              => TIEDSOCMDCRADDR_dly(7),
    TestSignalName          => "TIEDSOCMDCRADDR(7)",
    TestDelay               => tisd_TIEDSOCMDCRADDR_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_TIEDSOCMDCRADDR_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_TIEDSOCMDCRADDR_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR0_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(0),
    TestSignalName          => "TIEISOCMDCRADDR(0)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR1_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(1),
    TestSignalName          => "TIEISOCMDCRADDR(1)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR2_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(2),
    TestSignalName          => "TIEISOCMDCRADDR(2)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR3_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(3),
    TestSignalName          => "TIEISOCMDCRADDR(3)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR4_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(4),
    TestSignalName          => "TIEISOCMDCRADDR(4)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR5_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(5),
    TestSignalName          => "TIEISOCMDCRADDR(5)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR6_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(6),
    TestSignalName          => "TIEISOCMDCRADDR(6)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TIEISOCMDCRADDR7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TIEISOCMDCRADDR7_cpmc405clock_posedge,
    TestSignal              => TIEISOCMDCRADDR_dly(7),
    TestSignalName          => "TIEISOCMDCRADDR(7)",
    TestDelay               => tisd_TIEISOCMDCRADDR_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_TIEISOCMDCRADDR_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_TIEISOCMDCRADDR_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TRCC405TRACEDISABLE_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TRCC405TRACEDISABLE_cpmc405clock_posedge,
    TestSignal              => TRCC405TRACEDISABLE_dly,
    TestSignalName          => "TRCC405TRACEDISABLE",
    TestDelay               => tisd_TRCC405TRACEDISABLE_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge,
    HoldLow                => thold_TRCC405TRACEDISABLE_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_TRCC405TRACEDISABLE_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge, 
	  TimingData              => Tmkr_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge,
    TestSignal              => TRCC405TRIGGEREVENTIN_dly,
    TestSignalName          => "TRCC405TRIGGEREVENTIN",
    TestDelay               => tisd_TRCC405TRIGGEREVENTIN_cpmc405clock,
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge,
    SetupLow                => tsetup_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge,
    HoldLow                => thold_TRCC405TRIGGEREVENTIN_cpmc405clock_posedge_posedge,
    HoldHigh                 => thold_TRCC405TRIGGEREVENTIN_cpmc405clock_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE0_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(0),
    TestSignalName          => "ISARCVALUE(0)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE1_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(1),
    TestSignalName          => "ISARCVALUE(1)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE2_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(2),
    TestSignalName          => "ISARCVALUE(2)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE3_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(3),
    TestSignalName          => "ISARCVALUE(3)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE4_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(4),
    TestSignalName          => "ISARCVALUE(4)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE5_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(5),
    TestSignalName          => "ISARCVALUE(5)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE6_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(6),
    TestSignalName          => "ISARCVALUE(6)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISARCVALUE7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISARCVALUE7_cpmc405clock_posedge,
    TestSignal              => ISARCVALUE_dly(7),
    TestSignalName          => "ISARCVALUE(7)",
    TestDelay               => tisd_ISARCVALUE_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISARCVALUE_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_ISARCVALUE_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_ISARCVALUE_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_ISARCVALUE_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE0_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE0_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(0),
    TestSignalName          => "ISCNTLVALUE(0)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(0),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(0),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(0),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(0),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE1_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE1_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(1),
    TestSignalName          => "ISCNTLVALUE(1)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(1),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(1),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(1),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(1),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE2_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE2_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(2),
    TestSignalName          => "ISCNTLVALUE(2)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(2),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(2),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(2),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(2),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE3_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE3_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(3),
    TestSignalName          => "ISCNTLVALUE(3)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(3),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(3),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(3),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(3),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE4_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE4_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(4),
    TestSignalName          => "ISCNTLVALUE(4)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(4),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(4),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(4),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(4),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE5_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE5_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(5),
    TestSignalName          => "ISCNTLVALUE(5)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(5),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(5),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(5),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(5),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE6_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE6_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(6),
    TestSignalName          => "ISCNTLVALUE(6)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(6),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(6),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(6),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(6),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_ISCNTLVALUE7_cpmc405clock_posedge, 
	  TimingData              => Tmkr_ISCNTLVALUE7_cpmc405clock_posedge,
    TestSignal              => ISCNTLVALUE_dly(7),
    TestSignalName          => "ISCNTLVALUE(7)",
    TestDelay               => tisd_ISCNTLVALUE_cpmc405clock(7),
    RefSignal               => cpmc405clock_dly,
    RefSignalName          => "cpmc405clock",
    RefDelay                => ticd_cpmc405clock,
    SetupHigh               => tsetup_ISCNTLVALUE_cpmc405clock_posedge_posedge(7),
    SetupLow                => tsetup_ISCNTLVALUE_cpmc405clock_negedge_posedge(7),
    HoldLow                => thold_ISCNTLVALUE_cpmc405clock_posedge_posedge(7),
    HoldHigh                 => thold_ISCNTLVALUE_cpmc405clock_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_CPMC405CORECLKINACTIVE_jtgc405tck_posedge, 
	  TimingData              => Tmkr_CPMC405CORECLKINACTIVE_jtgc405tck_posedge,
    TestSignal              => CPMC405CORECLKINACTIVE_dly,
    TestSignalName          => "CPMC405CORECLKINACTIVE",
    TestDelay               => tisd_CPMC405CORECLKINACTIVE_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge,
    HoldLow                => thold_CPMC405CORECLKINACTIVE_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_CPMC405CORECLKINACTIVE_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge, 
	  TimingData              => Tmkr_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge,
    TestSignal              => DBGC405EXTBUSHOLDACK_dly,
    TestSignalName          => "DBGC405EXTBUSHOLDACK",
    TestDelay               => tisd_DBGC405EXTBUSHOLDACK_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge,
    HoldLow                => thold_DBGC405EXTBUSHOLDACK_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_DBGC405EXTBUSHOLDACK_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_JTGC405BNDSCANTDO_jtgc405tck_posedge, 
	  TimingData              => Tmkr_JTGC405BNDSCANTDO_jtgc405tck_posedge,
    TestSignal              => JTGC405BNDSCANTDO_dly,
    TestSignalName          => "JTGC405BNDSCANTDO",
    TestDelay               => tisd_JTGC405BNDSCANTDO_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge,
    HoldLow                => thold_JTGC405BNDSCANTDO_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_JTGC405BNDSCANTDO_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_JTGC405TDI_jtgc405tck_posedge, 
	  TimingData              => Tmkr_JTGC405TDI_jtgc405tck_posedge,
    TestSignal              => JTGC405TDI_dly,
    TestSignalName          => "JTGC405TDI",
    TestDelay               => tisd_JTGC405TDI_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_JTGC405TDI_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_JTGC405TDI_jtgc405tck_negedge_posedge,
    HoldLow                => thold_JTGC405TDI_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_JTGC405TDI_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_JTGC405TMS_jtgc405tck_posedge, 
	  TimingData              => Tmkr_JTGC405TMS_jtgc405tck_posedge,
    TestSignal              => JTGC405TMS_dly,
    TestSignalName          => "JTGC405TMS",
    TestDelay               => tisd_JTGC405TMS_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_JTGC405TMS_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_JTGC405TMS_jtgc405tck_negedge_posedge,
    HoldLow                => thold_JTGC405TMS_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_JTGC405TMS_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_JTGC405TRSTNEG_jtgc405tck_posedge, 
	  TimingData              => Tmkr_JTGC405TRSTNEG_jtgc405tck_posedge,
    TestSignal              => JTGC405TRSTNEG_dly,
    TestSignalName          => "JTGC405TRSTNEG",
    TestDelay               => tisd_JTGC405TRSTNEG_jtgc405tck,
    RefSignal               => jtgc405tck_dly,
    RefSignalName          => "jtgc405tck",
    RefDelay                => ticd_jtgc405tck,
    SetupHigh               => tsetup_JTGC405TRSTNEG_jtgc405tck_posedge_posedge,
    SetupLow                => tsetup_JTGC405TRSTNEG_jtgc405tck_negedge_posedge,
    HoldLow                => thold_JTGC405TRSTNEG_jtgc405tck_posedge_posedge,
    HoldHigh                 => thold_JTGC405TRSTNEG_jtgc405tck_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCUADDRACK_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCUADDRACK_PLBCLK_posedge,
    TestSignal              => PLBC405DCUADDRACK_dly,
    TestSignalName          => "PLBC405DCUADDRACK",
    TestDelay               => tisd_PLBC405DCUADDRACK_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCUBUSY_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCUBUSY_PLBCLK_posedge,
    TestSignal              => PLBC405DCUBUSY_dly,
    TestSignalName          => "PLBC405DCUBUSY",
    TestDelay               => tisd_PLBC405DCUBUSY_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCUERR_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCUERR_PLBCLK_posedge,
    TestSignal              => PLBC405DCUERR_dly,
    TestSignalName          => "PLBC405DCUERR",
    TestDelay               => tisd_PLBC405DCUERR_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCUERR_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCUERR_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDACK_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDACK_PLBCLK_posedge,
    TestSignal              => PLBC405DCURDDACK_dly,
    TestSignalName          => "PLBC405DCURDDACK",
    TestDelay               => tisd_PLBC405DCURDDACK_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS0_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS0_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(0),
    TestSignalName          => "PLBC405DCURDDBUS(0)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(0),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(0),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(0),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(0),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS1_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS1_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(1),
    TestSignalName          => "PLBC405DCURDDBUS(1)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(1),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(1),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(1),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(1),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS2_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS2_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(2),
    TestSignalName          => "PLBC405DCURDDBUS(2)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(2),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(2),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(2),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(2),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS3_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS3_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(3),
    TestSignalName          => "PLBC405DCURDDBUS(3)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(3),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(3),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(3),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(3),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS4_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS4_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(4),
    TestSignalName          => "PLBC405DCURDDBUS(4)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(4),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(4),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(4),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(4),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS5_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS5_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(5),
    TestSignalName          => "PLBC405DCURDDBUS(5)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(5),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(5),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(5),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(5),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS6_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS6_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(6),
    TestSignalName          => "PLBC405DCURDDBUS(6)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(6),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(6),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(6),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(6),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS7_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS7_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(7),
    TestSignalName          => "PLBC405DCURDDBUS(7)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(7),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(7),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(7),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(7),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS8_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS8_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(8),
    TestSignalName          => "PLBC405DCURDDBUS(8)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(8),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(8),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(8),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(8),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(8),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS9_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS9_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(9),
    TestSignalName          => "PLBC405DCURDDBUS(9)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(9),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(9),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(9),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(9),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(9),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS10_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS10_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(10),
    TestSignalName          => "PLBC405DCURDDBUS(10)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(10),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(10),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(10),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(10),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(10),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS11_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS11_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(11),
    TestSignalName          => "PLBC405DCURDDBUS(11)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(11),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(11),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(11),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(11),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(11),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS12_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS12_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(12),
    TestSignalName          => "PLBC405DCURDDBUS(12)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(12),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(12),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(12),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(12),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(12),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS13_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS13_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(13),
    TestSignalName          => "PLBC405DCURDDBUS(13)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(13),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(13),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(13),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(13),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(13),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS14_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS14_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(14),
    TestSignalName          => "PLBC405DCURDDBUS(14)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(14),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(14),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(14),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(14),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(14),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS15_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS15_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(15),
    TestSignalName          => "PLBC405DCURDDBUS(15)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(15),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(15),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(15),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(15),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(15),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS16_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS16_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(16),
    TestSignalName          => "PLBC405DCURDDBUS(16)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(16),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(16),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(16),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(16),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(16),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS17_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS17_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(17),
    TestSignalName          => "PLBC405DCURDDBUS(17)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(17),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(17),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(17),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(17),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(17),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS18_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS18_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(18),
    TestSignalName          => "PLBC405DCURDDBUS(18)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(18),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(18),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(18),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(18),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(18),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS19_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS19_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(19),
    TestSignalName          => "PLBC405DCURDDBUS(19)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(19),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(19),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(19),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(19),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(19),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS20_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS20_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(20),
    TestSignalName          => "PLBC405DCURDDBUS(20)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(20),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(20),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(20),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(20),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(20),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS21_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS21_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(21),
    TestSignalName          => "PLBC405DCURDDBUS(21)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(21),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(21),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(21),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(21),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(21),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS22_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS22_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(22),
    TestSignalName          => "PLBC405DCURDDBUS(22)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(22),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(22),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(22),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(22),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(22),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS23_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS23_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(23),
    TestSignalName          => "PLBC405DCURDDBUS(23)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(23),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(23),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(23),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(23),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(23),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS24_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS24_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(24),
    TestSignalName          => "PLBC405DCURDDBUS(24)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(24),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(24),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(24),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(24),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(24),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS25_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS25_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(25),
    TestSignalName          => "PLBC405DCURDDBUS(25)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(25),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(25),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(25),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(25),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(25),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS26_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS26_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(26),
    TestSignalName          => "PLBC405DCURDDBUS(26)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(26),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(26),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(26),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(26),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(26),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS27_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS27_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(27),
    TestSignalName          => "PLBC405DCURDDBUS(27)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(27),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(27),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(27),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(27),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(27),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS28_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS28_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(28),
    TestSignalName          => "PLBC405DCURDDBUS(28)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(28),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(28),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(28),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(28),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(28),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS29_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS29_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(29),
    TestSignalName          => "PLBC405DCURDDBUS(29)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(29),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(29),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(29),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(29),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(29),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS30_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS30_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(30),
    TestSignalName          => "PLBC405DCURDDBUS(30)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(30),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(30),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(30),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(30),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(30),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS31_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS31_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(31),
    TestSignalName          => "PLBC405DCURDDBUS(31)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(31),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(31),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(31),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(31),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(31),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS32_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS32_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(32),
    TestSignalName          => "PLBC405DCURDDBUS(32)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(32),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(32),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(32),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(32),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(32),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS33_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS33_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(33),
    TestSignalName          => "PLBC405DCURDDBUS(33)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(33),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(33),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(33),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(33),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(33),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS34_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS34_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(34),
    TestSignalName          => "PLBC405DCURDDBUS(34)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(34),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(34),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(34),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(34),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(34),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS35_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS35_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(35),
    TestSignalName          => "PLBC405DCURDDBUS(35)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(35),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(35),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(35),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(35),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(35),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS36_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS36_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(36),
    TestSignalName          => "PLBC405DCURDDBUS(36)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(36),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(36),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(36),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(36),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(36),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS37_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS37_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(37),
    TestSignalName          => "PLBC405DCURDDBUS(37)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(37),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(37),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(37),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(37),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(37),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS38_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS38_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(38),
    TestSignalName          => "PLBC405DCURDDBUS(38)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(38),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(38),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(38),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(38),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(38),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS39_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS39_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(39),
    TestSignalName          => "PLBC405DCURDDBUS(39)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(39),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(39),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(39),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(39),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(39),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS40_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS40_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(40),
    TestSignalName          => "PLBC405DCURDDBUS(40)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(40),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(40),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(40),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(40),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(40),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS41_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS41_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(41),
    TestSignalName          => "PLBC405DCURDDBUS(41)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(41),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(41),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(41),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(41),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(41),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS42_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS42_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(42),
    TestSignalName          => "PLBC405DCURDDBUS(42)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(42),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(42),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(42),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(42),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(42),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS43_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS43_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(43),
    TestSignalName          => "PLBC405DCURDDBUS(43)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(43),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(43),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(43),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(43),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(43),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS44_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS44_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(44),
    TestSignalName          => "PLBC405DCURDDBUS(44)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(44),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(44),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(44),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(44),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(44),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS45_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS45_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(45),
    TestSignalName          => "PLBC405DCURDDBUS(45)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(45),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(45),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(45),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(45),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(45),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS46_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS46_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(46),
    TestSignalName          => "PLBC405DCURDDBUS(46)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(46),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(46),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(46),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(46),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(46),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS47_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS47_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(47),
    TestSignalName          => "PLBC405DCURDDBUS(47)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(47),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(47),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(47),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(47),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(47),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS48_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS48_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(48),
    TestSignalName          => "PLBC405DCURDDBUS(48)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(48),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(48),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(48),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(48),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(48),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS49_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS49_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(49),
    TestSignalName          => "PLBC405DCURDDBUS(49)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(49),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(49),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(49),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(49),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(49),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS50_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS50_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(50),
    TestSignalName          => "PLBC405DCURDDBUS(50)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(50),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(50),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(50),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(50),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(50),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS51_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS51_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(51),
    TestSignalName          => "PLBC405DCURDDBUS(51)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(51),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(51),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(51),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(51),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(51),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS52_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS52_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(52),
    TestSignalName          => "PLBC405DCURDDBUS(52)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(52),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(52),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(52),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(52),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(52),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS53_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS53_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(53),
    TestSignalName          => "PLBC405DCURDDBUS(53)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(53),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(53),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(53),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(53),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(53),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS54_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS54_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(54),
    TestSignalName          => "PLBC405DCURDDBUS(54)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(54),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(54),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(54),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(54),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(54),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS55_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS55_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(55),
    TestSignalName          => "PLBC405DCURDDBUS(55)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(55),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(55),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(55),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(55),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(55),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS56_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS56_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(56),
    TestSignalName          => "PLBC405DCURDDBUS(56)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(56),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(56),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(56),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(56),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(56),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS57_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS57_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(57),
    TestSignalName          => "PLBC405DCURDDBUS(57)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(57),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(57),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(57),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(57),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(57),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS58_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS58_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(58),
    TestSignalName          => "PLBC405DCURDDBUS(58)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(58),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(58),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(58),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(58),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(58),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS59_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS59_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(59),
    TestSignalName          => "PLBC405DCURDDBUS(59)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(59),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(59),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(59),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(59),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(59),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS60_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS60_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(60),
    TestSignalName          => "PLBC405DCURDDBUS(60)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(60),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(60),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(60),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(60),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(60),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS61_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS61_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(61),
    TestSignalName          => "PLBC405DCURDDBUS(61)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(61),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(61),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(61),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(61),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(61),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS62_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS62_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(62),
    TestSignalName          => "PLBC405DCURDDBUS(62)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(62),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(62),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(62),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(62),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(62),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDDBUS63_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDDBUS63_plbclk_posedge,
    TestSignal              => PLBC405DCURDDBUS_dly(63),
    TestSignalName          => "PLBC405DCURDDBUS(63)",
    TestDelay               => tisd_PLBC405DCURDDBUS_PLBCLK(63),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDDBUS_plbclk_posedge_posedge(63),
    SetupLow                => tsetup_PLBC405DCURDDBUS_plbclk_negedge_posedge(63),
    HoldLow                => thold_PLBC405DCURDDBUS_plbclk_posedge_posedge(63),
    HoldHigh                 => thold_PLBC405DCURDDBUS_plbclk_negedge_posedge(63),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDWDADDR1_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDWDADDR1_plbclk_posedge,
    TestSignal              => PLBC405DCURDWDADDR_dly(1),
    TestSignalName          => "PLBC405DCURDWDADDR(1)",
    TestDelay               => tisd_PLBC405DCURDWDADDR_PLBCLK(1),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDWDADDR_plbclk_posedge_posedge(1),
    SetupLow                => tsetup_PLBC405DCURDWDADDR_plbclk_negedge_posedge(1),
    HoldLow                => thold_PLBC405DCURDWDADDR_plbclk_posedge_posedge(1),
    HoldHigh                 => thold_PLBC405DCURDWDADDR_plbclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDWDADDR2_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDWDADDR2_plbclk_posedge,
    TestSignal              => PLBC405DCURDWDADDR_dly(2),
    TestSignalName          => "PLBC405DCURDWDADDR(2)",
    TestDelay               => tisd_PLBC405DCURDWDADDR_PLBCLK(2),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDWDADDR_plbclk_posedge_posedge(2),
    SetupLow                => tsetup_PLBC405DCURDWDADDR_plbclk_negedge_posedge(2),
    HoldLow                => thold_PLBC405DCURDWDADDR_plbclk_posedge_posedge(2),
    HoldHigh                 => thold_PLBC405DCURDWDADDR_plbclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCURDWDADDR3_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405DCURDWDADDR3_plbclk_posedge,
    TestSignal              => PLBC405DCURDWDADDR_dly(3),
    TestSignalName          => "PLBC405DCURDWDADDR(3)",
    TestDelay               => tisd_PLBC405DCURDWDADDR_PLBCLK(3),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCURDWDADDR_plbclk_posedge_posedge(3),
    SetupLow                => tsetup_PLBC405DCURDWDADDR_plbclk_negedge_posedge(3),
    HoldLow                => thold_PLBC405DCURDWDADDR_plbclk_posedge_posedge(3),
    HoldHigh                 => thold_PLBC405DCURDWDADDR_plbclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCUSSIZE1_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCUSSIZE1_PLBCLK_posedge,
    TestSignal              => PLBC405DCUSSIZE1_dly,
    TestSignalName          => "PLBC405DCUSSIZE1",
    TestDelay               => tisd_PLBC405DCUSSIZE1_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);


VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405DCUWRDACK_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405DCUWRDACK_PLBCLK_posedge,
    TestSignal              => PLBC405DCUWRDACK_dly,
    TestSignalName          => "PLBC405DCUWRDACK",
    TestDelay               => tisd_PLBC405DCUWRDACK_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICUADDRACK_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405ICUADDRACK_PLBCLK_posedge,
    TestSignal              => PLBC405ICUADDRACK_dly,
    TestSignalName          => "PLBC405ICUADDRACK",
    TestDelay               => tisd_PLBC405DCUWRDACK_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICUBUSY_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405ICUBUSY_PLBCLK_posedge,
    TestSignal              => PLBC405ICUBUSY_dly,
    TestSignalName          => "PLBC405ICUBUSY",
    TestDelay               => tisd_PLBC405ICUBUSY_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICUERR_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405ICUERR_PLBCLK_posedge,
    TestSignal              => PLBC405ICUERR_dly,
    TestSignalName          => "PLBC405ICUERR",
    TestDelay               => tisd_PLBC405ICUERR_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405ICUERR_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405ICUERR_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDACK_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDACK_PLBCLK_posedge,
    TestSignal              => PLBC405ICURDDACK_dly,
    TestSignalName          => "PLBC405ICURDDACK",
    TestDelay               => tisd_PLBC405ICURDDACK_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS0_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS0_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(0),
    TestSignalName          => "PLBC405ICURDDBUS(0)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(0),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(0),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(0),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(0),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(0),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS1_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS1_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(1),
    TestSignalName          => "PLBC405ICURDDBUS(1)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(1),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(1),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(1),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(1),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS2_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS2_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(2),
    TestSignalName          => "PLBC405ICURDDBUS(2)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(2),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(2),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(2),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(2),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS3_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS3_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(3),
    TestSignalName          => "PLBC405ICURDDBUS(3)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(3),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(3),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(3),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(3),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS4_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS4_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(4),
    TestSignalName          => "PLBC405ICURDDBUS(4)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(4),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(4),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(4),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(4),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(4),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS5_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS5_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(5),
    TestSignalName          => "PLBC405ICURDDBUS(5)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(5),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(5),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(5),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(5),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(5),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS6_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS6_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(6),
    TestSignalName          => "PLBC405ICURDDBUS(6)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(6),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(6),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(6),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(6),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(6),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS7_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS7_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(7),
    TestSignalName          => "PLBC405ICURDDBUS(7)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(7),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(7),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(7),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(7),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(7),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS8_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS8_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(8),
    TestSignalName          => "PLBC405ICURDDBUS(8)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(8),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(8),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(8),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(8),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(8),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS9_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS9_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(9),
    TestSignalName          => "PLBC405ICURDDBUS(9)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(9),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(9),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(9),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(9),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(9),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS10_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS10_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(10),
    TestSignalName          => "PLBC405ICURDDBUS(10)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(10),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(10),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(10),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(10),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(10),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS11_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS11_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(11),
    TestSignalName          => "PLBC405ICURDDBUS(11)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(11),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(11),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(11),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(11),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(11),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS12_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS12_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(12),
    TestSignalName          => "PLBC405ICURDDBUS(12)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(12),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(12),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(12),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(12),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(12),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS13_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS13_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(13),
    TestSignalName          => "PLBC405ICURDDBUS(13)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(13),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(13),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(13),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(13),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(13),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS14_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS14_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(14),
    TestSignalName          => "PLBC405ICURDDBUS(14)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(14),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(14),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(14),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(14),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(14),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS15_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS15_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(15),
    TestSignalName          => "PLBC405ICURDDBUS(15)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(15),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(15),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(15),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(15),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(15),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS16_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS16_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(16),
    TestSignalName          => "PLBC405ICURDDBUS(16)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(16),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(16),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(16),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(16),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(16),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS17_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS17_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(17),
    TestSignalName          => "PLBC405ICURDDBUS(17)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(17),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(17),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(17),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(17),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(17),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS18_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS18_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(18),
    TestSignalName          => "PLBC405ICURDDBUS(18)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(18),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(18),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(18),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(18),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(18),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS19_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS19_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(19),
    TestSignalName          => "PLBC405ICURDDBUS(19)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(19),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(19),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(19),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(19),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(19),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS20_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS20_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(20),
    TestSignalName          => "PLBC405ICURDDBUS(20)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(20),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(20),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(20),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(20),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(20),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS21_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS21_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(21),
    TestSignalName          => "PLBC405ICURDDBUS(21)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(21),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(21),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(21),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(21),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(21),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS22_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS22_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(22),
    TestSignalName          => "PLBC405ICURDDBUS(22)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(22),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(22),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(22),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(22),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(22),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS23_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS23_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(23),
    TestSignalName          => "PLBC405ICURDDBUS(23)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(23),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(23),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(23),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(23),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(23),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS24_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS24_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(24),
    TestSignalName          => "PLBC405ICURDDBUS(24)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(24),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(24),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(24),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(24),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(24),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS25_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS25_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(25),
    TestSignalName          => "PLBC405ICURDDBUS(25)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(25),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(25),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(25),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(25),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(25),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS26_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS26_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(26),
    TestSignalName          => "PLBC405ICURDDBUS(26)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(26),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(26),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(26),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(26),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(26),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS27_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS27_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(27),
    TestSignalName          => "PLBC405ICURDDBUS(27)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(27),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(27),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(27),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(27),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(27),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS28_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS28_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(28),
    TestSignalName          => "PLBC405ICURDDBUS(28)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(28),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(28),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(28),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(28),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(28),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS29_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS29_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(29),
    TestSignalName          => "PLBC405ICURDDBUS(29)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(29),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(29),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(29),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(29),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(29),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS30_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS30_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(30),
    TestSignalName          => "PLBC405ICURDDBUS(30)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(30),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(30),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(30),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(30),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(30),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS31_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS31_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(31),
    TestSignalName          => "PLBC405ICURDDBUS(31)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(31),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(31),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(31),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(31),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(31),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS32_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS32_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(32),
    TestSignalName          => "PLBC405ICURDDBUS(32)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(32),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(32),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(32),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(32),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(32),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS33_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS33_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(33),
    TestSignalName          => "PLBC405ICURDDBUS(33)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(33),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(33),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(33),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(33),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(33),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS34_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS34_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(34),
    TestSignalName          => "PLBC405ICURDDBUS(34)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(34),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(34),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(34),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(34),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(34),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS35_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS35_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(35),
    TestSignalName          => "PLBC405ICURDDBUS(35)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(35),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(35),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(35),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(35),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(35),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS36_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS36_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(36),
    TestSignalName          => "PLBC405ICURDDBUS(36)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(36),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(36),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(36),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(36),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(36),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS37_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS37_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(37),
    TestSignalName          => "PLBC405ICURDDBUS(37)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(37),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(37),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(37),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(37),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(37),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS38_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS38_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(38),
    TestSignalName          => "PLBC405ICURDDBUS(38)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(38),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(38),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(38),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(38),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(38),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS39_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS39_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(39),
    TestSignalName          => "PLBC405ICURDDBUS(39)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(39),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(39),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(39),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(39),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(39),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS40_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS40_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(40),
    TestSignalName          => "PLBC405ICURDDBUS(40)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(40),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(40),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(40),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(40),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(40),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS41_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS41_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(41),
    TestSignalName          => "PLBC405ICURDDBUS(41)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(41),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(41),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(41),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(41),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(41),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS42_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS42_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(42),
    TestSignalName          => "PLBC405ICURDDBUS(42)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(42),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(42),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(42),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(42),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(42),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS43_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS43_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(43),
    TestSignalName          => "PLBC405ICURDDBUS(43)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(43),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(43),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(43),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(43),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(43),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS44_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS44_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(44),
    TestSignalName          => "PLBC405ICURDDBUS(44)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(44),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(44),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(44),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(44),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(44),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS45_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS45_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(45),
    TestSignalName          => "PLBC405ICURDDBUS(45)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(45),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(45),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(45),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(45),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(45),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS46_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS46_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(46),
    TestSignalName          => "PLBC405ICURDDBUS(46)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(46),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(46),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(46),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(46),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(46),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS47_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS47_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(47),
    TestSignalName          => "PLBC405ICURDDBUS(47)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(47),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(47),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(47),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(47),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(47),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS48_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS48_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(48),
    TestSignalName          => "PLBC405ICURDDBUS(48)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(48),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(48),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(48),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(48),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(48),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS49_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS49_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(49),
    TestSignalName          => "PLBC405ICURDDBUS(49)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(49),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(49),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(49),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(49),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(49),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS50_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS50_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(50),
    TestSignalName          => "PLBC405ICURDDBUS(50)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(50),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(50),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(50),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(50),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(50),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS51_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS51_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(51),
    TestSignalName          => "PLBC405ICURDDBUS(51)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(51),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(51),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(51),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(51),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(51),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS52_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS52_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(52),
    TestSignalName          => "PLBC405ICURDDBUS(52)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(52),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(52),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(52),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(52),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(52),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS53_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS53_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(53),
    TestSignalName          => "PLBC405ICURDDBUS(53)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(53),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(53),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(53),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(53),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(53),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS54_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS54_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(54),
    TestSignalName          => "PLBC405ICURDDBUS(54)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(54),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(54),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(54),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(54),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(54),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS55_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS55_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(55),
    TestSignalName          => "PLBC405ICURDDBUS(55)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(55),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(55),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(55),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(55),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(55),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS56_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS56_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(56),
    TestSignalName          => "PLBC405ICURDDBUS(56)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(56),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(56),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(56),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(56),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(56),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS57_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS57_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(57),
    TestSignalName          => "PLBC405ICURDDBUS(57)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(57),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(57),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(57),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(57),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(57),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS58_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS58_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(58),
    TestSignalName          => "PLBC405ICURDDBUS(58)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(58),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(58),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(58),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(58),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(58),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS59_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS59_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(59),
    TestSignalName          => "PLBC405ICURDDBUS(59)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(59),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(59),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(59),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(59),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(59),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS60_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS60_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(60),
    TestSignalName          => "PLBC405ICURDDBUS(60)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(60),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(60),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(60),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(60),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(60),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS61_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS61_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(61),
    TestSignalName          => "PLBC405ICURDDBUS(61)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(61),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(61),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(61),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(61),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(61),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS62_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS62_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(62),
    TestSignalName          => "PLBC405ICURDDBUS(62)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(62),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(62),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(62),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(62),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(62),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDDBUS63_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDDBUS63_plbclk_posedge,
    TestSignal              => PLBC405ICURDDBUS_dly(63),
    TestSignalName          => "PLBC405ICURDDBUS(63)",
    TestDelay               => tisd_PLBC405ICURDDBUS_PLBCLK(63),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDDBUS_plbclk_posedge_posedge(63),
    SetupLow                => tsetup_PLBC405ICURDDBUS_plbclk_negedge_posedge(63),
    HoldLow                => thold_PLBC405ICURDDBUS_plbclk_posedge_posedge(63),
    HoldHigh                 => thold_PLBC405ICURDDBUS_plbclk_negedge_posedge(63),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDWDADDR1_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDWDADDR1_plbclk_posedge,
    TestSignal              => PLBC405ICURDWDADDR_dly(1),
    TestSignalName          => "PLBC405ICURDWDADDR(1)",
    TestDelay               => tisd_PLBC405ICURDWDADDR_PLBCLK(1),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDWDADDR_plbclk_posedge_posedge(1),
    SetupLow                => tsetup_PLBC405ICURDWDADDR_plbclk_negedge_posedge(1),
    HoldLow                => thold_PLBC405ICURDWDADDR_plbclk_posedge_posedge(1),
    HoldHigh                 => thold_PLBC405ICURDWDADDR_plbclk_negedge_posedge(1),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDWDADDR2_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDWDADDR2_plbclk_posedge,
    TestSignal              => PLBC405ICURDWDADDR_dly(2),
    TestSignalName          => "PLBC405ICURDWDADDR(2)",
    TestDelay               => tisd_PLBC405ICURDWDADDR_PLBCLK(2),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDWDADDR_plbclk_posedge_posedge(2),
    SetupLow                => tsetup_PLBC405ICURDWDADDR_plbclk_negedge_posedge(2),
    HoldLow                => thold_PLBC405ICURDWDADDR_plbclk_posedge_posedge(2),
    HoldHigh                 => thold_PLBC405ICURDWDADDR_plbclk_negedge_posedge(2),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);
VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICURDWDADDR3_plbclk_posedge, 
	  TimingData              => Tmkr_PLBC405ICURDWDADDR3_plbclk_posedge,
    TestSignal              => PLBC405ICURDWDADDR_dly(3),
    TestSignalName          => "PLBC405ICURDWDADDR(3)",
    TestDelay               => tisd_PLBC405ICURDWDADDR_PLBCLK(3),
    RefSignal               => plbclk_dly,
    RefSignalName          => "plbclk",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICURDWDADDR_plbclk_posedge_posedge(3),
    SetupLow                => tsetup_PLBC405ICURDWDADDR_plbclk_negedge_posedge(3),
    HoldLow                => thold_PLBC405ICURDWDADDR_plbclk_posedge_posedge(3),
    HoldHigh                 => thold_PLBC405ICURDWDADDR_plbclk_negedge_posedge(3),
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalSetupHoldCheck ( 
    Violation		=> Tviol_PLBC405ICUSSIZE1_PLBCLK_posedge, 
	  TimingData              => Tmkr_PLBC405ICUSSIZE1_PLBCLK_posedge,
    TestSignal              => PLBC405ICUSSIZE1_dly,
    TestSignalName          => "PLBC405ICUSSIZE1",
    TestDelay               => tisd_PLBC405ICUSSIZE1_PLBCLK,
    RefSignal               => PLBCLK_dly,
    RefSignalName          => "PLBCLK",
    RefDelay                => ticd_PLBCLK,
    SetupHigh               => tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge,
    SetupLow                => tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge,
    HoldLow                => thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge,
    HoldHigh                 => thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge,
    CheckEnabled            => TRUE,
    RefTransition           => 'R',
    HeaderMsg               => InstancePath & "/X_PPC405",
    Xon                     => Xon,
    MsgOn                   => MsgOn,
    MsgSeverity             => WARNING);

VitalPeriodPulseCheck (
     Violation               => Pviol_BRAMDSOCMCLK,
     PeriodData              => PInfo_BRAMDSOCMCLK,
     TestSignal              => BRAMDSOCMCLK_dly,
     TestSignalName          => "BRAMDSOCMCLK",
     TestDelay               => 0 ns,
     Period                  => 0 ns,
     PulseWidthHigh          => tpw_BRAMDSOCMCLK_posedge,
     PulseWidthLow           => tpw_BRAMDSOCMCLK_negedge,
     CheckEnabled            =>  TRUE,
     HeaderMsg               => InstancePath &"/X_PPC405",
     Xon                     => Xon,
     MsgOn                   => MsgOn,
     MsgSeverity             => WARNING);

VitalPeriodPulseCheck (
     Violation               => Pviol_BRAMISOCMCLK,
     PeriodData              => PInfo_BRAMISOCMCLK,
     TestSignal              => BRAMISOCMCLK_dly,
     TestSignalName          => "BRAMISOCMCLK",
     TestDelay               => 0 ns,
     Period                  => 0 ns,
     PulseWidthHigh          => tpw_BRAMISOCMCLK_posedge,
     PulseWidthLow           => tpw_BRAMISOCMCLK_negedge,
     CheckEnabled            =>  TRUE,
     HeaderMsg               => InstancePath &"/X_PPC405",
     Xon                     => Xon,
     MsgOn                   => MsgOn,
     MsgSeverity             => WARNING);
VitalPeriodPulseCheck (
     Violation               => Pviol_CPMC405CLOCK,
     PeriodData              => PInfo_CPMC405CLOCK,
     TestSignal              => CPMC405CLOCK_dly,
     TestSignalName          => "CPMC405CLOCK",
     TestDelay               => 0 ns,
     Period                  => tperiod_CPMC405CLOCK_POSEDGE,
     PulseWidthHigh          => tpw_CPMC405CLOCK_posedge,
     PulseWidthLow           => tpw_CPMC405CLOCK_negedge,
     CheckEnabled            =>  TRUE,
     HeaderMsg               => InstancePath &"/X_PPC405",
     Xon                     => Xon,
     MsgOn                   => MsgOn,
     MsgSeverity             => WARNING);
VitalPeriodPulseCheck (
     Violation               => Pviol_JTGC405TCK,
     PeriodData              => PInfo_JTGC405TCK,
     TestSignal              => JTGC405TCK_dly,
     TestSignalName          => "JTGC405TCK",
     TestDelay               => 0 ns,
     Period                  => 0 ns,
     PulseWidthHigh          => tpw_JTGC405TCK_posedge,
     PulseWidthLow           => tpw_JTGC405TCK_negedge,
     CheckEnabled            =>  TRUE,
     HeaderMsg               => InstancePath &"/X_PPC405",
     Xon                     => Xon,
     MsgOn                   => MsgOn,
     MsgSeverity             => WARNING);
VitalPeriodPulseCheck (
     Violation               => Pviol_PLBCLK,
     PeriodData              => PInfo_PLBCLK,
     TestSignal              => PLBCLK_dly,
     TestSignalName          => "PLBCLK",
     TestDelay               => 0 ns,
     Period                  => 0 ns,
     PulseWidthHigh          => tpw_PLBCLK_posedge,
     PulseWidthLow           => tpw_PLBCLK_negedge,
     CheckEnabled            =>  TRUE,
     HeaderMsg               => InstancePath &"/X_PPC405",
     Xon                     => Xon,
     MsgOn                   => MsgOn,
     MsgSeverity             => WARNING);

end if;

VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(8),
	GlitchData => DSOCMBRAMABUS8_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(8)",
	OutTemp => DSOCMBRAMABUS_OUT(8),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(9),
	GlitchData => DSOCMBRAMABUS9_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(9)",
	OutTemp => DSOCMBRAMABUS_OUT(9),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(10),
	GlitchData => DSOCMBRAMABUS10_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(10)",
	OutTemp => DSOCMBRAMABUS_OUT(10),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(11),
	GlitchData => DSOCMBRAMABUS11_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(11)",
	OutTemp => DSOCMBRAMABUS_OUT(11),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(12),
	GlitchData => DSOCMBRAMABUS12_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(12)",
	OutTemp => DSOCMBRAMABUS_OUT(12),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(13),
	GlitchData => DSOCMBRAMABUS13_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(13)",
	OutTemp => DSOCMBRAMABUS_OUT(13),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(14),
	GlitchData => DSOCMBRAMABUS14_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(14)",
	OutTemp => DSOCMBRAMABUS_OUT(14),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(15),
	GlitchData => DSOCMBRAMABUS15_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(15)",
	OutTemp => DSOCMBRAMABUS_OUT(15),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(16),
	GlitchData => DSOCMBRAMABUS16_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(16)",
	OutTemp => DSOCMBRAMABUS_OUT(16),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(17),
	GlitchData => DSOCMBRAMABUS17_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(17)",
	OutTemp => DSOCMBRAMABUS_OUT(17),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(18),
	GlitchData => DSOCMBRAMABUS18_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(18)",
	OutTemp => DSOCMBRAMABUS_OUT(18),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(19),
	GlitchData => DSOCMBRAMABUS19_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(19)",
	OutTemp => DSOCMBRAMABUS_OUT(19),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(20),
	GlitchData => DSOCMBRAMABUS20_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(20)",
	OutTemp => DSOCMBRAMABUS_OUT(20),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(21),
	GlitchData => DSOCMBRAMABUS21_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(21)",
	OutTemp => DSOCMBRAMABUS_OUT(21),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(22),
	GlitchData => DSOCMBRAMABUS22_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(22)",
	OutTemp => DSOCMBRAMABUS_OUT(22),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(23),
	GlitchData => DSOCMBRAMABUS23_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(23)",
	OutTemp => DSOCMBRAMABUS_OUT(23),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(24),
	GlitchData => DSOCMBRAMABUS24_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(24)",
	OutTemp => DSOCMBRAMABUS_OUT(24),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(25),
	GlitchData => DSOCMBRAMABUS25_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(25)",
	OutTemp => DSOCMBRAMABUS_OUT(25),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(26),
	GlitchData => DSOCMBRAMABUS26_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(26)",
	OutTemp => DSOCMBRAMABUS_OUT(26),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(27),
	GlitchData => DSOCMBRAMABUS27_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(27)",
	OutTemp => DSOCMBRAMABUS_OUT(27),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(28),
	GlitchData => DSOCMBRAMABUS28_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(28)",
	OutTemp => DSOCMBRAMABUS_OUT(28),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMABUS(29),
	GlitchData => DSOCMBRAMABUS29_GlitchData,
	OutSignalName => "DSOCMBRAMABUS(29)",
	OutTemp => DSOCMBRAMABUS_OUT(29),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMABUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMBYTEWRITE(0),
	GlitchData => DSOCMBRAMBYTEWRITE0_GlitchData,
	OutSignalName => "DSOCMBRAMBYTEWRITE(0)",
	OutTemp => DSOCMBRAMBYTEWRITE_OUT(0),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMBYTEWRITE(1),
	GlitchData => DSOCMBRAMBYTEWRITE1_GlitchData,
	OutSignalName => "DSOCMBRAMBYTEWRITE(1)",
	OutTemp => DSOCMBRAMBYTEWRITE_OUT(1),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMBYTEWRITE(2),
	GlitchData => DSOCMBRAMBYTEWRITE2_GlitchData,
	OutSignalName => "DSOCMBRAMBYTEWRITE(2)",
	OutTemp => DSOCMBRAMBYTEWRITE_OUT(2),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMBYTEWRITE(3),
	GlitchData => DSOCMBRAMBYTEWRITE3_GlitchData,
	OutSignalName => "DSOCMBRAMBYTEWRITE(3)",
	OutTemp => DSOCMBRAMBYTEWRITE_OUT(3),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMBYTEWRITE(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMEN,
	GlitchData => DSOCMBRAMEN_GlitchData,
	OutSignalName => "DSOCMBRAMEN",
	OutTemp => DSOCMBRAMEN_OUT,
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMEN, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(0),
	GlitchData => DSOCMBRAMWRDBUS0_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(0)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(0),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(1),
	GlitchData => DSOCMBRAMWRDBUS1_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(1)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(1),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(2),
	GlitchData => DSOCMBRAMWRDBUS2_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(2)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(2),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(3),
	GlitchData => DSOCMBRAMWRDBUS3_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(3)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(3),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(4),
	GlitchData => DSOCMBRAMWRDBUS4_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(4)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(4),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(5),
	GlitchData => DSOCMBRAMWRDBUS5_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(5)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(5),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(6),
	GlitchData => DSOCMBRAMWRDBUS6_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(6)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(6),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(7),
	GlitchData => DSOCMBRAMWRDBUS7_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(7)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(7),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(8),
	GlitchData => DSOCMBRAMWRDBUS8_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(8)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(8),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(9),
	GlitchData => DSOCMBRAMWRDBUS9_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(9)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(9),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(10),
	GlitchData => DSOCMBRAMWRDBUS10_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(10)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(10),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(11),
	GlitchData => DSOCMBRAMWRDBUS11_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(11)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(11),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(12),
	GlitchData => DSOCMBRAMWRDBUS12_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(12)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(12),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(13),
	GlitchData => DSOCMBRAMWRDBUS13_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(13)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(13),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(14),
	GlitchData => DSOCMBRAMWRDBUS14_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(14)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(14),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(15),
	GlitchData => DSOCMBRAMWRDBUS15_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(15)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(15),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(16),
	GlitchData => DSOCMBRAMWRDBUS16_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(16)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(16),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(17),
	GlitchData => DSOCMBRAMWRDBUS17_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(17)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(17),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(18),
	GlitchData => DSOCMBRAMWRDBUS18_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(18)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(18),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(19),
	GlitchData => DSOCMBRAMWRDBUS19_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(19)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(19),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(20),
	GlitchData => DSOCMBRAMWRDBUS20_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(20)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(20),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(21),
	GlitchData => DSOCMBRAMWRDBUS21_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(21)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(21),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(22),
	GlitchData => DSOCMBRAMWRDBUS22_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(22)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(22),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(23),
	GlitchData => DSOCMBRAMWRDBUS23_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(23)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(23),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(24),
	GlitchData => DSOCMBRAMWRDBUS24_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(24)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(24),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(25),
	GlitchData => DSOCMBRAMWRDBUS25_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(25)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(25),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(26),
	GlitchData => DSOCMBRAMWRDBUS26_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(26)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(26),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(27),
	GlitchData => DSOCMBRAMWRDBUS27_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(27)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(27),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(28),
	GlitchData => DSOCMBRAMWRDBUS28_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(28)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(28),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(29),
	GlitchData => DSOCMBRAMWRDBUS29_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(29)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(29),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(30),
	GlitchData => DSOCMBRAMWRDBUS30_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(30)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(30),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(30), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBRAMWRDBUS(31),
	GlitchData => DSOCMBRAMWRDBUS31_GlitchData,
	OutSignalName => "DSOCMBRAMWRDBUS(31)",
	OutTemp => DSOCMBRAMWRDBUS_OUT(31),
	Paths => (0 => (bramdsocmclk_dly'last_event, tpd_bramdsocmclk_DSOCMBRAMWRDBUS(31), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMEN,
	GlitchData => ISOCMBRAMEN_GlitchData,
	OutSignalName => "ISOCMBRAMEN",
	OutTemp => ISOCMBRAMEN_OUT,
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMEN, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMEVENWRITEEN,
	GlitchData => ISOCMBRAMEVENWRITEEN_GlitchData,
	OutSignalName => "ISOCMBRAMEVENWRITEEN",
	OutTemp => ISOCMBRAMEVENWRITEEN_OUT,
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMEVENWRITEEN, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMODDWRITEEN,
	GlitchData => ISOCMBRAMODDWRITEEN_GlitchData,
	OutSignalName => "ISOCMBRAMODDWRITEEN",
	OutTemp => ISOCMBRAMODDWRITEEN_OUT,
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMODDWRITEEN, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(8),
	GlitchData => ISOCMBRAMRDABUS8_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(8)",
	OutTemp => ISOCMBRAMRDABUS_OUT(8),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(9),
	GlitchData => ISOCMBRAMRDABUS9_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(9)",
	OutTemp => ISOCMBRAMRDABUS_OUT(9),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(10),
	GlitchData => ISOCMBRAMRDABUS10_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(10)",
	OutTemp => ISOCMBRAMRDABUS_OUT(10),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(11),
	GlitchData => ISOCMBRAMRDABUS11_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(11)",
	OutTemp => ISOCMBRAMRDABUS_OUT(11),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(12),
	GlitchData => ISOCMBRAMRDABUS12_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(12)",
	OutTemp => ISOCMBRAMRDABUS_OUT(12),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(13),
	GlitchData => ISOCMBRAMRDABUS13_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(13)",
	OutTemp => ISOCMBRAMRDABUS_OUT(13),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(14),
	GlitchData => ISOCMBRAMRDABUS14_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(14)",
	OutTemp => ISOCMBRAMRDABUS_OUT(14),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(15),
	GlitchData => ISOCMBRAMRDABUS15_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(15)",
	OutTemp => ISOCMBRAMRDABUS_OUT(15),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(16),
	GlitchData => ISOCMBRAMRDABUS16_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(16)",
	OutTemp => ISOCMBRAMRDABUS_OUT(16),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(17),
	GlitchData => ISOCMBRAMRDABUS17_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(17)",
	OutTemp => ISOCMBRAMRDABUS_OUT(17),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(18),
	GlitchData => ISOCMBRAMRDABUS18_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(18)",
	OutTemp => ISOCMBRAMRDABUS_OUT(18),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(19),
	GlitchData => ISOCMBRAMRDABUS19_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(19)",
	OutTemp => ISOCMBRAMRDABUS_OUT(19),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(20),
	GlitchData => ISOCMBRAMRDABUS20_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(20)",
	OutTemp => ISOCMBRAMRDABUS_OUT(20),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(21),
	GlitchData => ISOCMBRAMRDABUS21_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(21)",
	OutTemp => ISOCMBRAMRDABUS_OUT(21),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(22),
	GlitchData => ISOCMBRAMRDABUS22_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(22)",
	OutTemp => ISOCMBRAMRDABUS_OUT(22),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(23),
	GlitchData => ISOCMBRAMRDABUS23_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(23)",
	OutTemp => ISOCMBRAMRDABUS_OUT(23),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(24),
	GlitchData => ISOCMBRAMRDABUS24_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(24)",
	OutTemp => ISOCMBRAMRDABUS_OUT(24),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(25),
	GlitchData => ISOCMBRAMRDABUS25_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(25)",
	OutTemp => ISOCMBRAMRDABUS_OUT(25),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(26),
	GlitchData => ISOCMBRAMRDABUS26_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(26)",
	OutTemp => ISOCMBRAMRDABUS_OUT(26),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(27),
	GlitchData => ISOCMBRAMRDABUS27_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(27)",
	OutTemp => ISOCMBRAMRDABUS_OUT(27),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMRDABUS(28),
	GlitchData => ISOCMBRAMRDABUS28_GlitchData,
	OutSignalName => "ISOCMBRAMRDABUS(28)",
	OutTemp => ISOCMBRAMRDABUS_OUT(28),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMRDABUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(8),
	GlitchData => ISOCMBRAMWRABUS8_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(8)",
	OutTemp => ISOCMBRAMWRABUS_OUT(8),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(9),
	GlitchData => ISOCMBRAMWRABUS9_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(9)",
	OutTemp => ISOCMBRAMWRABUS_OUT(9),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(10),
	GlitchData => ISOCMBRAMWRABUS10_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(10)",
	OutTemp => ISOCMBRAMWRABUS_OUT(10),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(11),
	GlitchData => ISOCMBRAMWRABUS11_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(11)",
	OutTemp => ISOCMBRAMWRABUS_OUT(11),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(12),
	GlitchData => ISOCMBRAMWRABUS12_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(12)",
	OutTemp => ISOCMBRAMWRABUS_OUT(12),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(13),
	GlitchData => ISOCMBRAMWRABUS13_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(13)",
	OutTemp => ISOCMBRAMWRABUS_OUT(13),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(14),
	GlitchData => ISOCMBRAMWRABUS14_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(14)",
	OutTemp => ISOCMBRAMWRABUS_OUT(14),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(15),
	GlitchData => ISOCMBRAMWRABUS15_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(15)",
	OutTemp => ISOCMBRAMWRABUS_OUT(15),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(16),
	GlitchData => ISOCMBRAMWRABUS16_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(16)",
	OutTemp => ISOCMBRAMWRABUS_OUT(16),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(17),
	GlitchData => ISOCMBRAMWRABUS17_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(17)",
	OutTemp => ISOCMBRAMWRABUS_OUT(17),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(18),
	GlitchData => ISOCMBRAMWRABUS18_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(18)",
	OutTemp => ISOCMBRAMWRABUS_OUT(18),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(19),
	GlitchData => ISOCMBRAMWRABUS19_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(19)",
	OutTemp => ISOCMBRAMWRABUS_OUT(19),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(20),
	GlitchData => ISOCMBRAMWRABUS20_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(20)",
	OutTemp => ISOCMBRAMWRABUS_OUT(20),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(21),
	GlitchData => ISOCMBRAMWRABUS21_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(21)",
	OutTemp => ISOCMBRAMWRABUS_OUT(21),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(22),
	GlitchData => ISOCMBRAMWRABUS22_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(22)",
	OutTemp => ISOCMBRAMWRABUS_OUT(22),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(23),
	GlitchData => ISOCMBRAMWRABUS23_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(23)",
	OutTemp => ISOCMBRAMWRABUS_OUT(23),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(24),
	GlitchData => ISOCMBRAMWRABUS24_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(24)",
	OutTemp => ISOCMBRAMWRABUS_OUT(24),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(25),
	GlitchData => ISOCMBRAMWRABUS25_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(25)",
	OutTemp => ISOCMBRAMWRABUS_OUT(25),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(26),
	GlitchData => ISOCMBRAMWRABUS26_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(26)",
	OutTemp => ISOCMBRAMWRABUS_OUT(26),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(27),
	GlitchData => ISOCMBRAMWRABUS27_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(27)",
	OutTemp => ISOCMBRAMWRABUS_OUT(27),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRABUS(28),
	GlitchData => ISOCMBRAMWRABUS28_GlitchData,
	OutSignalName => "ISOCMBRAMWRABUS(28)",
	OutTemp => ISOCMBRAMWRABUS_OUT(28),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRABUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(0),
	GlitchData => ISOCMBRAMWRDBUS0_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(0)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(0),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(1),
	GlitchData => ISOCMBRAMWRDBUS1_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(1)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(1),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(2),
	GlitchData => ISOCMBRAMWRDBUS2_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(2)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(2),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(3),
	GlitchData => ISOCMBRAMWRDBUS3_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(3)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(3),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(4),
	GlitchData => ISOCMBRAMWRDBUS4_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(4)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(4),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(5),
	GlitchData => ISOCMBRAMWRDBUS5_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(5)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(5),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(6),
	GlitchData => ISOCMBRAMWRDBUS6_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(6)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(6),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(7),
	GlitchData => ISOCMBRAMWRDBUS7_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(7)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(7),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(8),
	GlitchData => ISOCMBRAMWRDBUS8_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(8)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(8),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(9),
	GlitchData => ISOCMBRAMWRDBUS9_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(9)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(9),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(10),
	GlitchData => ISOCMBRAMWRDBUS10_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(10)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(10),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(11),
	GlitchData => ISOCMBRAMWRDBUS11_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(11)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(11),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(12),
	GlitchData => ISOCMBRAMWRDBUS12_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(12)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(12),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(13),
	GlitchData => ISOCMBRAMWRDBUS13_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(13)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(13),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(14),
	GlitchData => ISOCMBRAMWRDBUS14_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(14)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(14),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(15),
	GlitchData => ISOCMBRAMWRDBUS15_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(15)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(15),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(16),
	GlitchData => ISOCMBRAMWRDBUS16_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(16)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(16),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(17),
	GlitchData => ISOCMBRAMWRDBUS17_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(17)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(17),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(18),
	GlitchData => ISOCMBRAMWRDBUS18_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(18)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(18),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(19),
	GlitchData => ISOCMBRAMWRDBUS19_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(19)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(19),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(20),
	GlitchData => ISOCMBRAMWRDBUS20_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(20)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(20),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(21),
	GlitchData => ISOCMBRAMWRDBUS21_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(21)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(21),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(22),
	GlitchData => ISOCMBRAMWRDBUS22_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(22)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(22),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(23),
	GlitchData => ISOCMBRAMWRDBUS23_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(23)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(23),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(24),
	GlitchData => ISOCMBRAMWRDBUS24_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(24)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(24),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(25),
	GlitchData => ISOCMBRAMWRDBUS25_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(25)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(25),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(26),
	GlitchData => ISOCMBRAMWRDBUS26_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(26)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(26),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(27),
	GlitchData => ISOCMBRAMWRDBUS27_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(27)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(27),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(28),
	GlitchData => ISOCMBRAMWRDBUS28_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(28)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(28),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(29),
	GlitchData => ISOCMBRAMWRDBUS29_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(29)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(29),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(30),
	GlitchData => ISOCMBRAMWRDBUS30_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(30)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(30),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(30), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => ISOCMBRAMWRDBUS(31),
	GlitchData => ISOCMBRAMWRDBUS31_GlitchData,
	OutSignalName => "ISOCMBRAMWRDBUS(31)",
	OutTemp => ISOCMBRAMWRDBUS_OUT(31),
	Paths => (0 => (bramisocmclk_dly'last_event, tpd_bramisocmclk_ISOCMBRAMWRDBUS(31), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405CPMCORESLEEPREQ,
	GlitchData => C405CPMCORESLEEPREQ_GlitchData,
	OutSignalName => "C405CPMCORESLEEPREQ",
	OutTemp => C405CPMCORESLEEPREQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405CPMCORESLEEPREQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405CPMMSRCE,
	GlitchData => C405CPMMSRCE_GlitchData,
	OutSignalName => "C405CPMMSRCE",
	OutTemp => C405CPMMSRCE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405CPMMSRCE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405CPMMSREE,
	GlitchData => C405CPMMSREE_GlitchData,
	OutSignalName => "C405CPMMSREE",
	OutTemp => C405CPMMSREE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405CPMMSREE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405CPMTIMERIRQ,
	GlitchData => C405CPMTIMERIRQ_GlitchData,
	OutSignalName => "C405CPMTIMERIRQ",
	OutTemp => C405CPMTIMERIRQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405CPMTIMERIRQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405CPMTIMERRESETREQ,
	GlitchData => C405CPMTIMERRESETREQ_GlitchData,
	OutSignalName => "C405CPMTIMERRESETREQ",
	OutTemp => C405CPMTIMERRESETREQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405CPMTIMERRESETREQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGMSRWE,
	GlitchData => C405DBGMSRWE_GlitchData,
	OutSignalName => "C405DBGMSRWE",
	OutTemp => C405DBGMSRWE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGMSRWE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGSTOPACK,
	GlitchData => C405DBGSTOPACK_GlitchData,
	OutSignalName => "C405DBGSTOPACK",
	OutTemp => C405DBGSTOPACK_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGSTOPACK, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBCOMPLETE,
	GlitchData => C405DBGWBCOMPLETE_GlitchData,
	OutSignalName => "C405DBGWBCOMPLETE",
	OutTemp => C405DBGWBCOMPLETE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBCOMPLETE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBFULL,
	GlitchData => C405DBGWBFULL_GlitchData,
	OutSignalName => "C405DBGWBFULL",
	OutTemp => C405DBGWBFULL_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBFULL, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(0),
	GlitchData => C405DBGWBIAR0_GlitchData,
	OutSignalName => "C405DBGWBIAR(0)",
	OutTemp => C405DBGWBIAR_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(1),
	GlitchData => C405DBGWBIAR1_GlitchData,
	OutSignalName => "C405DBGWBIAR(1)",
	OutTemp => C405DBGWBIAR_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(2),
	GlitchData => C405DBGWBIAR2_GlitchData,
	OutSignalName => "C405DBGWBIAR(2)",
	OutTemp => C405DBGWBIAR_OUT(2),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(3),
	GlitchData => C405DBGWBIAR3_GlitchData,
	OutSignalName => "C405DBGWBIAR(3)",
	OutTemp => C405DBGWBIAR_OUT(3),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(4),
	GlitchData => C405DBGWBIAR4_GlitchData,
	OutSignalName => "C405DBGWBIAR(4)",
	OutTemp => C405DBGWBIAR_OUT(4),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(5),
	GlitchData => C405DBGWBIAR5_GlitchData,
	OutSignalName => "C405DBGWBIAR(5)",
	OutTemp => C405DBGWBIAR_OUT(5),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(6),
	GlitchData => C405DBGWBIAR6_GlitchData,
	OutSignalName => "C405DBGWBIAR(6)",
	OutTemp => C405DBGWBIAR_OUT(6),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(7),
	GlitchData => C405DBGWBIAR7_GlitchData,
	OutSignalName => "C405DBGWBIAR(7)",
	OutTemp => C405DBGWBIAR_OUT(7),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(8),
	GlitchData => C405DBGWBIAR8_GlitchData,
	OutSignalName => "C405DBGWBIAR(8)",
	OutTemp => C405DBGWBIAR_OUT(8),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(9),
	GlitchData => C405DBGWBIAR9_GlitchData,
	OutSignalName => "C405DBGWBIAR(9)",
	OutTemp => C405DBGWBIAR_OUT(9),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(10),
	GlitchData => C405DBGWBIAR10_GlitchData,
	OutSignalName => "C405DBGWBIAR(10)",
	OutTemp => C405DBGWBIAR_OUT(10),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(11),
	GlitchData => C405DBGWBIAR11_GlitchData,
	OutSignalName => "C405DBGWBIAR(11)",
	OutTemp => C405DBGWBIAR_OUT(11),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(12),
	GlitchData => C405DBGWBIAR12_GlitchData,
	OutSignalName => "C405DBGWBIAR(12)",
	OutTemp => C405DBGWBIAR_OUT(12),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(13),
	GlitchData => C405DBGWBIAR13_GlitchData,
	OutSignalName => "C405DBGWBIAR(13)",
	OutTemp => C405DBGWBIAR_OUT(13),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(14),
	GlitchData => C405DBGWBIAR14_GlitchData,
	OutSignalName => "C405DBGWBIAR(14)",
	OutTemp => C405DBGWBIAR_OUT(14),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(15),
	GlitchData => C405DBGWBIAR15_GlitchData,
	OutSignalName => "C405DBGWBIAR(15)",
	OutTemp => C405DBGWBIAR_OUT(15),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(16),
	GlitchData => C405DBGWBIAR16_GlitchData,
	OutSignalName => "C405DBGWBIAR(16)",
	OutTemp => C405DBGWBIAR_OUT(16),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(17),
	GlitchData => C405DBGWBIAR17_GlitchData,
	OutSignalName => "C405DBGWBIAR(17)",
	OutTemp => C405DBGWBIAR_OUT(17),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(18),
	GlitchData => C405DBGWBIAR18_GlitchData,
	OutSignalName => "C405DBGWBIAR(18)",
	OutTemp => C405DBGWBIAR_OUT(18),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(19),
	GlitchData => C405DBGWBIAR19_GlitchData,
	OutSignalName => "C405DBGWBIAR(19)",
	OutTemp => C405DBGWBIAR_OUT(19),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(20),
	GlitchData => C405DBGWBIAR20_GlitchData,
	OutSignalName => "C405DBGWBIAR(20)",
	OutTemp => C405DBGWBIAR_OUT(20),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(21),
	GlitchData => C405DBGWBIAR21_GlitchData,
	OutSignalName => "C405DBGWBIAR(21)",
	OutTemp => C405DBGWBIAR_OUT(21),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(22),
	GlitchData => C405DBGWBIAR22_GlitchData,
	OutSignalName => "C405DBGWBIAR(22)",
	OutTemp => C405DBGWBIAR_OUT(22),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(23),
	GlitchData => C405DBGWBIAR23_GlitchData,
	OutSignalName => "C405DBGWBIAR(23)",
	OutTemp => C405DBGWBIAR_OUT(23),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(24),
	GlitchData => C405DBGWBIAR24_GlitchData,
	OutSignalName => "C405DBGWBIAR(24)",
	OutTemp => C405DBGWBIAR_OUT(24),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(25),
	GlitchData => C405DBGWBIAR25_GlitchData,
	OutSignalName => "C405DBGWBIAR(25)",
	OutTemp => C405DBGWBIAR_OUT(25),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(26),
	GlitchData => C405DBGWBIAR26_GlitchData,
	OutSignalName => "C405DBGWBIAR(26)",
	OutTemp => C405DBGWBIAR_OUT(26),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(27),
	GlitchData => C405DBGWBIAR27_GlitchData,
	OutSignalName => "C405DBGWBIAR(27)",
	OutTemp => C405DBGWBIAR_OUT(27),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(28),
	GlitchData => C405DBGWBIAR28_GlitchData,
	OutSignalName => "C405DBGWBIAR(28)",
	OutTemp => C405DBGWBIAR_OUT(28),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DBGWBIAR(29),
	GlitchData => C405DBGWBIAR29_GlitchData,
	OutSignalName => "C405DBGWBIAR(29)",
	OutTemp => C405DBGWBIAR_OUT(29),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DBGWBIAR(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(0),
	GlitchData => C405DCRABUS0_GlitchData,
	OutSignalName => "C405DCRABUS(0)",
	OutTemp => C405DCRABUS_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(1),
	GlitchData => C405DCRABUS1_GlitchData,
	OutSignalName => "C405DCRABUS(1)",
	OutTemp => C405DCRABUS_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(2),
	GlitchData => C405DCRABUS2_GlitchData,
	OutSignalName => "C405DCRABUS(2)",
	OutTemp => C405DCRABUS_OUT(2),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(3),
	GlitchData => C405DCRABUS3_GlitchData,
	OutSignalName => "C405DCRABUS(3)",
	OutTemp => C405DCRABUS_OUT(3),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(4),
	GlitchData => C405DCRABUS4_GlitchData,
	OutSignalName => "C405DCRABUS(4)",
	OutTemp => C405DCRABUS_OUT(4),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(5),
	GlitchData => C405DCRABUS5_GlitchData,
	OutSignalName => "C405DCRABUS(5)",
	OutTemp => C405DCRABUS_OUT(5),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(6),
	GlitchData => C405DCRABUS6_GlitchData,
	OutSignalName => "C405DCRABUS(6)",
	OutTemp => C405DCRABUS_OUT(6),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(7),
	GlitchData => C405DCRABUS7_GlitchData,
	OutSignalName => "C405DCRABUS(7)",
	OutTemp => C405DCRABUS_OUT(7),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(8),
	GlitchData => C405DCRABUS8_GlitchData,
	OutSignalName => "C405DCRABUS(8)",
	OutTemp => C405DCRABUS_OUT(8),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRABUS(9),
	GlitchData => C405DCRABUS9_GlitchData,
	OutSignalName => "C405DCRABUS(9)",
	OutTemp => C405DCRABUS_OUT(9),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(0),
	GlitchData => C405DCRDBUSOUT0_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(0)",
	OutTemp => C405DCRDBUSOUT_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(1),
	GlitchData => C405DCRDBUSOUT1_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(1)",
	OutTemp => C405DCRDBUSOUT_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(2),
	GlitchData => C405DCRDBUSOUT2_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(2)",
	OutTemp => C405DCRDBUSOUT_OUT(2),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(3),
	GlitchData => C405DCRDBUSOUT3_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(3)",
	OutTemp => C405DCRDBUSOUT_OUT(3),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(4),
	GlitchData => C405DCRDBUSOUT4_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(4)",
	OutTemp => C405DCRDBUSOUT_OUT(4),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(5),
	GlitchData => C405DCRDBUSOUT5_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(5)",
	OutTemp => C405DCRDBUSOUT_OUT(5),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(6),
	GlitchData => C405DCRDBUSOUT6_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(6)",
	OutTemp => C405DCRDBUSOUT_OUT(6),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(7),
	GlitchData => C405DCRDBUSOUT7_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(7)",
	OutTemp => C405DCRDBUSOUT_OUT(7),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(8),
	GlitchData => C405DCRDBUSOUT8_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(8)",
	OutTemp => C405DCRDBUSOUT_OUT(8),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(9),
	GlitchData => C405DCRDBUSOUT9_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(9)",
	OutTemp => C405DCRDBUSOUT_OUT(9),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(10),
	GlitchData => C405DCRDBUSOUT10_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(10)",
	OutTemp => C405DCRDBUSOUT_OUT(10),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(11),
	GlitchData => C405DCRDBUSOUT11_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(11)",
	OutTemp => C405DCRDBUSOUT_OUT(11),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(12),
	GlitchData => C405DCRDBUSOUT12_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(12)",
	OutTemp => C405DCRDBUSOUT_OUT(12),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(13),
	GlitchData => C405DCRDBUSOUT13_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(13)",
	OutTemp => C405DCRDBUSOUT_OUT(13),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(14),
	GlitchData => C405DCRDBUSOUT14_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(14)",
	OutTemp => C405DCRDBUSOUT_OUT(14),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(15),
	GlitchData => C405DCRDBUSOUT15_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(15)",
	OutTemp => C405DCRDBUSOUT_OUT(15),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(16),
	GlitchData => C405DCRDBUSOUT16_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(16)",
	OutTemp => C405DCRDBUSOUT_OUT(16),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(17),
	GlitchData => C405DCRDBUSOUT17_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(17)",
	OutTemp => C405DCRDBUSOUT_OUT(17),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(18),
	GlitchData => C405DCRDBUSOUT18_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(18)",
	OutTemp => C405DCRDBUSOUT_OUT(18),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(19),
	GlitchData => C405DCRDBUSOUT19_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(19)",
	OutTemp => C405DCRDBUSOUT_OUT(19),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(20),
	GlitchData => C405DCRDBUSOUT20_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(20)",
	OutTemp => C405DCRDBUSOUT_OUT(20),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(21),
	GlitchData => C405DCRDBUSOUT21_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(21)",
	OutTemp => C405DCRDBUSOUT_OUT(21),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(22),
	GlitchData => C405DCRDBUSOUT22_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(22)",
	OutTemp => C405DCRDBUSOUT_OUT(22),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(23),
	GlitchData => C405DCRDBUSOUT23_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(23)",
	OutTemp => C405DCRDBUSOUT_OUT(23),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(24),
	GlitchData => C405DCRDBUSOUT24_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(24)",
	OutTemp => C405DCRDBUSOUT_OUT(24),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(25),
	GlitchData => C405DCRDBUSOUT25_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(25)",
	OutTemp => C405DCRDBUSOUT_OUT(25),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(26),
	GlitchData => C405DCRDBUSOUT26_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(26)",
	OutTemp => C405DCRDBUSOUT_OUT(26),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(27),
	GlitchData => C405DCRDBUSOUT27_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(27)",
	OutTemp => C405DCRDBUSOUT_OUT(27),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(28),
	GlitchData => C405DCRDBUSOUT28_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(28)",
	OutTemp => C405DCRDBUSOUT_OUT(28),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(29),
	GlitchData => C405DCRDBUSOUT29_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(29)",
	OutTemp => C405DCRDBUSOUT_OUT(29),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(30),
	GlitchData => C405DCRDBUSOUT30_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(30)",
	OutTemp => C405DCRDBUSOUT_OUT(30),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(30), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRDBUSOUT(31),
	GlitchData => C405DCRDBUSOUT31_GlitchData,
	OutSignalName => "C405DCRDBUSOUT(31)",
	OutTemp => C405DCRDBUSOUT_OUT(31),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRDBUSOUT(31), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRREAD,
	GlitchData => C405DCRREAD_GlitchData,
	OutSignalName => "C405DCRREAD",
	OutTemp => C405DCRREAD_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRREAD, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405DCRWRITE,
	GlitchData => C405DCRWRITE_GlitchData,
	OutSignalName => "C405DCRWRITE",
	OutTemp => C405DCRWRITE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405DCRWRITE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGPGMOUT,
	GlitchData => C405JTGPGMOUT_GlitchData,
	OutSignalName => "C405JTGPGMOUT",
	OutTemp => C405JTGPGMOUT_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405JTGPGMOUT, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405RSTCHIPRESETREQ,
	GlitchData => C405RSTCHIPRESETREQ_GlitchData,
	OutSignalName => "C405RSTCHIPRESETREQ",
	OutTemp => C405RSTCHIPRESETREQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405RSTCHIPRESETREQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405RSTCORERESETREQ,
	GlitchData => C405RSTCORERESETREQ_GlitchData,
	OutSignalName => "C405RSTCORERESETREQ",
	OutTemp => C405RSTCORERESETREQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405RSTCORERESETREQ, TRUE),
                  1 => (GSR_delay'last_event, tpd_gsr_C405RSTCORERESETREQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405RSTSYSRESETREQ,
	GlitchData => C405RSTSYSRESETREQ_GlitchData,
	OutSignalName => "C405RSTSYSRESETREQ",
	OutTemp => C405RSTSYSRESETREQ_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405RSTSYSRESETREQ, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCCYCLE,
	GlitchData => C405TRCCYCLE_GlitchData,
	OutSignalName => "C405TRCCYCLE",
	OutTemp => C405TRCCYCLE_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCCYCLE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCEVENEXECUTIONSTATUS(0),
	GlitchData => C405TRCEVENEXECUTIONSTATUS0_GlitchData,
	OutSignalName => "C405TRCEVENEXECUTIONSTATUS(0)",
	OutTemp => C405TRCEVENEXECUTIONSTATUS_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCEVENEXECUTIONSTATUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCEVENEXECUTIONSTATUS(1),
	GlitchData => C405TRCEVENEXECUTIONSTATUS1_GlitchData,
	OutSignalName => "C405TRCEVENEXECUTIONSTATUS(1)",
	OutTemp => C405TRCEVENEXECUTIONSTATUS_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCEVENEXECUTIONSTATUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCODDEXECUTIONSTATUS(0),
	GlitchData => C405TRCODDEXECUTIONSTATUS0_GlitchData,
	OutSignalName => "C405TRCODDEXECUTIONSTATUS(0)",
	OutTemp => C405TRCODDEXECUTIONSTATUS_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCODDEXECUTIONSTATUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCODDEXECUTIONSTATUS(1),
	GlitchData => C405TRCODDEXECUTIONSTATUS1_GlitchData,
	OutSignalName => "C405TRCODDEXECUTIONSTATUS(1)",
	OutTemp => C405TRCODDEXECUTIONSTATUS_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCODDEXECUTIONSTATUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRACESTATUS(0),
	GlitchData => C405TRCTRACESTATUS0_GlitchData,
	OutSignalName => "C405TRCTRACESTATUS(0)",
	OutTemp => C405TRCTRACESTATUS_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRACESTATUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRACESTATUS(1),
	GlitchData => C405TRCTRACESTATUS1_GlitchData,
	OutSignalName => "C405TRCTRACESTATUS(1)",
	OutTemp => C405TRCTRACESTATUS_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRACESTATUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRACESTATUS(2),
	GlitchData => C405TRCTRACESTATUS2_GlitchData,
	OutSignalName => "C405TRCTRACESTATUS(2)",
	OutTemp => C405TRCTRACESTATUS_OUT(2),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRACESTATUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRACESTATUS(3),
	GlitchData => C405TRCTRACESTATUS3_GlitchData,
	OutSignalName => "C405TRCTRACESTATUS(3)",
	OutTemp => C405TRCTRACESTATUS_OUT(3),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRACESTATUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTOUT,
	GlitchData => C405TRCTRIGGEREVENTOUT_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTOUT",
	OutTemp => C405TRCTRIGGEREVENTOUT_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTOUT, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(0),
	GlitchData => C405TRCTRIGGEREVENTTYPE0_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(0)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(0),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(1),
	GlitchData => C405TRCTRIGGEREVENTTYPE1_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(1)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(1),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(2),
	GlitchData => C405TRCTRIGGEREVENTTYPE2_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(2)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(2),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(3),
	GlitchData => C405TRCTRIGGEREVENTTYPE3_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(3)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(3),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(4),
	GlitchData => C405TRCTRIGGEREVENTTYPE4_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(4)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(4),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(5),
	GlitchData => C405TRCTRIGGEREVENTTYPE5_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(5)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(5),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(6),
	GlitchData => C405TRCTRIGGEREVENTTYPE6_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(6)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(6),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(7),
	GlitchData => C405TRCTRIGGEREVENTTYPE7_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(7)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(7),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(8),
	GlitchData => C405TRCTRIGGEREVENTTYPE8_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(8)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(8),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(9),
	GlitchData => C405TRCTRIGGEREVENTTYPE9_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(9)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(9),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405TRCTRIGGEREVENTTYPE(10),
	GlitchData => C405TRCTRIGGEREVENTTYPE10_GlitchData,
	OutSignalName => "C405TRCTRIGGEREVENTTYPE(10)",
	OutTemp => C405TRCTRIGGEREVENTTYPE_OUT(10),
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405TRCTRIGGEREVENTTYPE(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405XXXMACHINECHECK,
	GlitchData => C405XXXMACHINECHECK_GlitchData,
	OutSignalName => "C405XXXMACHINECHECK",
	OutTemp => C405XXXMACHINECHECK_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_C405XXXMACHINECHECK, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => DSOCMBUSY,
	GlitchData => DSOCMBUSY_GlitchData,
	OutSignalName => "DSOCMBUSY",
	OutTemp => DSOCMBUSY_OUT,
	Paths => (0 => (cpmc405clock_dly'last_event, tpd_cpmc405clock_DSOCMBUSY, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGCAPTUREDR,
	GlitchData => C405JTGCAPTUREDR_GlitchData,
	OutSignalName => "C405JTGCAPTUREDR",
	OutTemp => C405JTGCAPTUREDR_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGCAPTUREDR, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGEXTEST,
	GlitchData => C405JTGEXTEST_GlitchData,
	OutSignalName => "C405JTGEXTEST",
	OutTemp => C405JTGEXTEST_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGEXTEST, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGSHIFTDR,
	GlitchData => C405JTGSHIFTDR_GlitchData,
	OutSignalName => "C405JTGSHIFTDR",
	OutTemp => C405JTGSHIFTDR_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGSHIFTDR, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGTDO,
	GlitchData => C405JTGTDO_GlitchData,
	OutSignalName => "C405JTGTDO",
	OutTemp => C405JTGTDO_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGTDO, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGTDOEN,
	GlitchData => C405JTGTDOEN_GlitchData,
	OutSignalName => "C405JTGTDOEN",
	OutTemp => C405JTGTDOEN_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGTDOEN, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405JTGUPDATEDR,
	GlitchData => C405JTGUPDATEDR_GlitchData,
	OutSignalName => "C405JTGUPDATEDR",
	OutTemp => C405JTGUPDATEDR_OUT,
	Paths => (0 => (jtgc405tck_dly'last_event, tpd_jtgc405tck_C405JTGUPDATEDR, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABORT,
	GlitchData => C405PLBDCUABORT_GlitchData,
	OutSignalName => "C405PLBDCUABORT",
	OutTemp => C405PLBDCUABORT_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABORT, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(0),
	GlitchData => C405PLBDCUABUS0_GlitchData,
	OutSignalName => "C405PLBDCUABUS(0)",
	OutTemp => C405PLBDCUABUS_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(1),
	GlitchData => C405PLBDCUABUS1_GlitchData,
	OutSignalName => "C405PLBDCUABUS(1)",
	OutTemp => C405PLBDCUABUS_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(2),
	GlitchData => C405PLBDCUABUS2_GlitchData,
	OutSignalName => "C405PLBDCUABUS(2)",
	OutTemp => C405PLBDCUABUS_OUT(2),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(3),
	GlitchData => C405PLBDCUABUS3_GlitchData,
	OutSignalName => "C405PLBDCUABUS(3)",
	OutTemp => C405PLBDCUABUS_OUT(3),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(4),
	GlitchData => C405PLBDCUABUS4_GlitchData,
	OutSignalName => "C405PLBDCUABUS(4)",
	OutTemp => C405PLBDCUABUS_OUT(4),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(5),
	GlitchData => C405PLBDCUABUS5_GlitchData,
	OutSignalName => "C405PLBDCUABUS(5)",
	OutTemp => C405PLBDCUABUS_OUT(5),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(6),
	GlitchData => C405PLBDCUABUS6_GlitchData,
	OutSignalName => "C405PLBDCUABUS(6)",
	OutTemp => C405PLBDCUABUS_OUT(6),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(7),
	GlitchData => C405PLBDCUABUS7_GlitchData,
	OutSignalName => "C405PLBDCUABUS(7)",
	OutTemp => C405PLBDCUABUS_OUT(7),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(8),
	GlitchData => C405PLBDCUABUS8_GlitchData,
	OutSignalName => "C405PLBDCUABUS(8)",
	OutTemp => C405PLBDCUABUS_OUT(8),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(9),
	GlitchData => C405PLBDCUABUS9_GlitchData,
	OutSignalName => "C405PLBDCUABUS(9)",
	OutTemp => C405PLBDCUABUS_OUT(9),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(10),
	GlitchData => C405PLBDCUABUS10_GlitchData,
	OutSignalName => "C405PLBDCUABUS(10)",
	OutTemp => C405PLBDCUABUS_OUT(10),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(11),
	GlitchData => C405PLBDCUABUS11_GlitchData,
	OutSignalName => "C405PLBDCUABUS(11)",
	OutTemp => C405PLBDCUABUS_OUT(11),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(12),
	GlitchData => C405PLBDCUABUS12_GlitchData,
	OutSignalName => "C405PLBDCUABUS(12)",
	OutTemp => C405PLBDCUABUS_OUT(12),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(13),
	GlitchData => C405PLBDCUABUS13_GlitchData,
	OutSignalName => "C405PLBDCUABUS(13)",
	OutTemp => C405PLBDCUABUS_OUT(13),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(14),
	GlitchData => C405PLBDCUABUS14_GlitchData,
	OutSignalName => "C405PLBDCUABUS(14)",
	OutTemp => C405PLBDCUABUS_OUT(14),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(15),
	GlitchData => C405PLBDCUABUS15_GlitchData,
	OutSignalName => "C405PLBDCUABUS(15)",
	OutTemp => C405PLBDCUABUS_OUT(15),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(16),
	GlitchData => C405PLBDCUABUS16_GlitchData,
	OutSignalName => "C405PLBDCUABUS(16)",
	OutTemp => C405PLBDCUABUS_OUT(16),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(17),
	GlitchData => C405PLBDCUABUS17_GlitchData,
	OutSignalName => "C405PLBDCUABUS(17)",
	OutTemp => C405PLBDCUABUS_OUT(17),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(18),
	GlitchData => C405PLBDCUABUS18_GlitchData,
	OutSignalName => "C405PLBDCUABUS(18)",
	OutTemp => C405PLBDCUABUS_OUT(18),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(19),
	GlitchData => C405PLBDCUABUS19_GlitchData,
	OutSignalName => "C405PLBDCUABUS(19)",
	OutTemp => C405PLBDCUABUS_OUT(19),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(20),
	GlitchData => C405PLBDCUABUS20_GlitchData,
	OutSignalName => "C405PLBDCUABUS(20)",
	OutTemp => C405PLBDCUABUS_OUT(20),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(21),
	GlitchData => C405PLBDCUABUS21_GlitchData,
	OutSignalName => "C405PLBDCUABUS(21)",
	OutTemp => C405PLBDCUABUS_OUT(21),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(22),
	GlitchData => C405PLBDCUABUS22_GlitchData,
	OutSignalName => "C405PLBDCUABUS(22)",
	OutTemp => C405PLBDCUABUS_OUT(22),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(23),
	GlitchData => C405PLBDCUABUS23_GlitchData,
	OutSignalName => "C405PLBDCUABUS(23)",
	OutTemp => C405PLBDCUABUS_OUT(23),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(24),
	GlitchData => C405PLBDCUABUS24_GlitchData,
	OutSignalName => "C405PLBDCUABUS(24)",
	OutTemp => C405PLBDCUABUS_OUT(24),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(25),
	GlitchData => C405PLBDCUABUS25_GlitchData,
	OutSignalName => "C405PLBDCUABUS(25)",
	OutTemp => C405PLBDCUABUS_OUT(25),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(26),
	GlitchData => C405PLBDCUABUS26_GlitchData,
	OutSignalName => "C405PLBDCUABUS(26)",
	OutTemp => C405PLBDCUABUS_OUT(26),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(27),
	GlitchData => C405PLBDCUABUS27_GlitchData,
	OutSignalName => "C405PLBDCUABUS(27)",
	OutTemp => C405PLBDCUABUS_OUT(27),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(28),
	GlitchData => C405PLBDCUABUS28_GlitchData,
	OutSignalName => "C405PLBDCUABUS(28)",
	OutTemp => C405PLBDCUABUS_OUT(28),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(29),
	GlitchData => C405PLBDCUABUS29_GlitchData,
	OutSignalName => "C405PLBDCUABUS(29)",
	OutTemp => C405PLBDCUABUS_OUT(29),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(30),
	GlitchData => C405PLBDCUABUS30_GlitchData,
	OutSignalName => "C405PLBDCUABUS(30)",
	OutTemp => C405PLBDCUABUS_OUT(30),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(30), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUABUS(31),
	GlitchData => C405PLBDCUABUS31_GlitchData,
	OutSignalName => "C405PLBDCUABUS(31)",
	OutTemp => C405PLBDCUABUS_OUT(31),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUABUS(31), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(0),
	GlitchData => C405PLBDCUBE0_GlitchData,
	OutSignalName => "C405PLBDCUBE(0)",
	OutTemp => C405PLBDCUBE_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(1),
	GlitchData => C405PLBDCUBE1_GlitchData,
	OutSignalName => "C405PLBDCUBE(1)",
	OutTemp => C405PLBDCUBE_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(2),
	GlitchData => C405PLBDCUBE2_GlitchData,
	OutSignalName => "C405PLBDCUBE(2)",
	OutTemp => C405PLBDCUBE_OUT(2),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(3),
	GlitchData => C405PLBDCUBE3_GlitchData,
	OutSignalName => "C405PLBDCUBE(3)",
	OutTemp => C405PLBDCUBE_OUT(3),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(4),
	GlitchData => C405PLBDCUBE4_GlitchData,
	OutSignalName => "C405PLBDCUBE(4)",
	OutTemp => C405PLBDCUBE_OUT(4),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(5),
	GlitchData => C405PLBDCUBE5_GlitchData,
	OutSignalName => "C405PLBDCUBE(5)",
	OutTemp => C405PLBDCUBE_OUT(5),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(6),
	GlitchData => C405PLBDCUBE6_GlitchData,
	OutSignalName => "C405PLBDCUBE(6)",
	OutTemp => C405PLBDCUBE_OUT(6),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUBE(7),
	GlitchData => C405PLBDCUBE7_GlitchData,
	OutSignalName => "C405PLBDCUBE(7)",
	OutTemp => C405PLBDCUBE_OUT(7),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUBE(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUCACHEABLE,
	GlitchData => C405PLBDCUCACHEABLE_GlitchData,
	OutSignalName => "C405PLBDCUCACHEABLE",
	OutTemp => C405PLBDCUCACHEABLE_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUCACHEABLE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUGUARDED,
	GlitchData => C405PLBDCUGUARDED_GlitchData,
	OutSignalName => "C405PLBDCUGUARDED",
	OutTemp => C405PLBDCUGUARDED_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUGUARDED, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUPRIORITY(0),
	GlitchData => C405PLBDCUPRIORITY0_GlitchData,
	OutSignalName => "C405PLBDCUPRIORITY(0)",
	OutTemp => C405PLBDCUPRIORITY_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUPRIORITY(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUPRIORITY(1),
	GlitchData => C405PLBDCUPRIORITY1_GlitchData,
	OutSignalName => "C405PLBDCUPRIORITY(1)",
	OutTemp => C405PLBDCUPRIORITY_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUPRIORITY(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUREQUEST,
	GlitchData => C405PLBDCUREQUEST_GlitchData,
	OutSignalName => "C405PLBDCUREQUEST",
	OutTemp => C405PLBDCUREQUEST_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUREQUEST, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCURNW,
	GlitchData => C405PLBDCURNW_GlitchData,
	OutSignalName => "C405PLBDCURNW",
	OutTemp => C405PLBDCURNW_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCURNW, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUSIZE2,
	GlitchData => C405PLBDCUSIZE2_GlitchData,
	OutSignalName => "C405PLBDCUSIZE2",
	OutTemp => C405PLBDCUSIZE2_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUSIZE2, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUU0ATTR,
	GlitchData => C405PLBDCUU0ATTR_GlitchData,
	OutSignalName => "C405PLBDCUU0ATTR",
	OutTemp => C405PLBDCUU0ATTR_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUU0ATTR, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(0),
	GlitchData => C405PLBDCUWRDBUS0_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(0)",
	OutTemp => C405PLBDCUWRDBUS_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(1),
	GlitchData => C405PLBDCUWRDBUS1_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(1)",
	OutTemp => C405PLBDCUWRDBUS_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(2),
	GlitchData => C405PLBDCUWRDBUS2_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(2)",
	OutTemp => C405PLBDCUWRDBUS_OUT(2),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(3),
	GlitchData => C405PLBDCUWRDBUS3_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(3)",
	OutTemp => C405PLBDCUWRDBUS_OUT(3),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(4),
	GlitchData => C405PLBDCUWRDBUS4_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(4)",
	OutTemp => C405PLBDCUWRDBUS_OUT(4),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(5),
	GlitchData => C405PLBDCUWRDBUS5_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(5)",
	OutTemp => C405PLBDCUWRDBUS_OUT(5),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(6),
	GlitchData => C405PLBDCUWRDBUS6_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(6)",
	OutTemp => C405PLBDCUWRDBUS_OUT(6),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(7),
	GlitchData => C405PLBDCUWRDBUS7_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(7)",
	OutTemp => C405PLBDCUWRDBUS_OUT(7),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(8),
	GlitchData => C405PLBDCUWRDBUS8_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(8)",
	OutTemp => C405PLBDCUWRDBUS_OUT(8),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(9),
	GlitchData => C405PLBDCUWRDBUS9_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(9)",
	OutTemp => C405PLBDCUWRDBUS_OUT(9),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(10),
	GlitchData => C405PLBDCUWRDBUS10_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(10)",
	OutTemp => C405PLBDCUWRDBUS_OUT(10),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(11),
	GlitchData => C405PLBDCUWRDBUS11_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(11)",
	OutTemp => C405PLBDCUWRDBUS_OUT(11),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(12),
	GlitchData => C405PLBDCUWRDBUS12_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(12)",
	OutTemp => C405PLBDCUWRDBUS_OUT(12),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(13),
	GlitchData => C405PLBDCUWRDBUS13_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(13)",
	OutTemp => C405PLBDCUWRDBUS_OUT(13),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(14),
	GlitchData => C405PLBDCUWRDBUS14_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(14)",
	OutTemp => C405PLBDCUWRDBUS_OUT(14),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(15),
	GlitchData => C405PLBDCUWRDBUS15_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(15)",
	OutTemp => C405PLBDCUWRDBUS_OUT(15),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(16),
	GlitchData => C405PLBDCUWRDBUS16_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(16)",
	OutTemp => C405PLBDCUWRDBUS_OUT(16),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(17),
	GlitchData => C405PLBDCUWRDBUS17_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(17)",
	OutTemp => C405PLBDCUWRDBUS_OUT(17),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(18),
	GlitchData => C405PLBDCUWRDBUS18_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(18)",
	OutTemp => C405PLBDCUWRDBUS_OUT(18),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(19),
	GlitchData => C405PLBDCUWRDBUS19_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(19)",
	OutTemp => C405PLBDCUWRDBUS_OUT(19),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(20),
	GlitchData => C405PLBDCUWRDBUS20_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(20)",
	OutTemp => C405PLBDCUWRDBUS_OUT(20),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(21),
	GlitchData => C405PLBDCUWRDBUS21_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(21)",
	OutTemp => C405PLBDCUWRDBUS_OUT(21),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(22),
	GlitchData => C405PLBDCUWRDBUS22_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(22)",
	OutTemp => C405PLBDCUWRDBUS_OUT(22),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(23),
	GlitchData => C405PLBDCUWRDBUS23_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(23)",
	OutTemp => C405PLBDCUWRDBUS_OUT(23),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(24),
	GlitchData => C405PLBDCUWRDBUS24_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(24)",
	OutTemp => C405PLBDCUWRDBUS_OUT(24),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(25),
	GlitchData => C405PLBDCUWRDBUS25_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(25)",
	OutTemp => C405PLBDCUWRDBUS_OUT(25),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(26),
	GlitchData => C405PLBDCUWRDBUS26_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(26)",
	OutTemp => C405PLBDCUWRDBUS_OUT(26),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(27),
	GlitchData => C405PLBDCUWRDBUS27_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(27)",
	OutTemp => C405PLBDCUWRDBUS_OUT(27),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(28),
	GlitchData => C405PLBDCUWRDBUS28_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(28)",
	OutTemp => C405PLBDCUWRDBUS_OUT(28),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(29),
	GlitchData => C405PLBDCUWRDBUS29_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(29)",
	OutTemp => C405PLBDCUWRDBUS_OUT(29),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(30),
	GlitchData => C405PLBDCUWRDBUS30_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(30)",
	OutTemp => C405PLBDCUWRDBUS_OUT(30),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(30), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(31),
	GlitchData => C405PLBDCUWRDBUS31_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(31)",
	OutTemp => C405PLBDCUWRDBUS_OUT(31),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(31), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(32),
	GlitchData => C405PLBDCUWRDBUS32_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(32)",
	OutTemp => C405PLBDCUWRDBUS_OUT(32),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(32), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(33),
	GlitchData => C405PLBDCUWRDBUS33_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(33)",
	OutTemp => C405PLBDCUWRDBUS_OUT(33),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(33), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(34),
	GlitchData => C405PLBDCUWRDBUS34_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(34)",
	OutTemp => C405PLBDCUWRDBUS_OUT(34),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(34), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(35),
	GlitchData => C405PLBDCUWRDBUS35_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(35)",
	OutTemp => C405PLBDCUWRDBUS_OUT(35),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(35), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(36),
	GlitchData => C405PLBDCUWRDBUS36_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(36)",
	OutTemp => C405PLBDCUWRDBUS_OUT(36),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(36), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(37),
	GlitchData => C405PLBDCUWRDBUS37_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(37)",
	OutTemp => C405PLBDCUWRDBUS_OUT(37),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(37), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(38),
	GlitchData => C405PLBDCUWRDBUS38_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(38)",
	OutTemp => C405PLBDCUWRDBUS_OUT(38),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(38), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(39),
	GlitchData => C405PLBDCUWRDBUS39_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(39)",
	OutTemp => C405PLBDCUWRDBUS_OUT(39),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(39), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(40),
	GlitchData => C405PLBDCUWRDBUS40_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(40)",
	OutTemp => C405PLBDCUWRDBUS_OUT(40),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(40), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(41),
	GlitchData => C405PLBDCUWRDBUS41_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(41)",
	OutTemp => C405PLBDCUWRDBUS_OUT(41),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(41), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(42),
	GlitchData => C405PLBDCUWRDBUS42_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(42)",
	OutTemp => C405PLBDCUWRDBUS_OUT(42),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(42), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(43),
	GlitchData => C405PLBDCUWRDBUS43_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(43)",
	OutTemp => C405PLBDCUWRDBUS_OUT(43),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(43), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(44),
	GlitchData => C405PLBDCUWRDBUS44_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(44)",
	OutTemp => C405PLBDCUWRDBUS_OUT(44),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(44), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(45),
	GlitchData => C405PLBDCUWRDBUS45_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(45)",
	OutTemp => C405PLBDCUWRDBUS_OUT(45),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(45), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(46),
	GlitchData => C405PLBDCUWRDBUS46_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(46)",
	OutTemp => C405PLBDCUWRDBUS_OUT(46),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(46), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(47),
	GlitchData => C405PLBDCUWRDBUS47_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(47)",
	OutTemp => C405PLBDCUWRDBUS_OUT(47),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(47), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(48),
	GlitchData => C405PLBDCUWRDBUS48_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(48)",
	OutTemp => C405PLBDCUWRDBUS_OUT(48),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(48), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(49),
	GlitchData => C405PLBDCUWRDBUS49_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(49)",
	OutTemp => C405PLBDCUWRDBUS_OUT(49),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(49), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(50),
	GlitchData => C405PLBDCUWRDBUS50_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(50)",
	OutTemp => C405PLBDCUWRDBUS_OUT(50),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(50), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(51),
	GlitchData => C405PLBDCUWRDBUS51_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(51)",
	OutTemp => C405PLBDCUWRDBUS_OUT(51),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(51), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(52),
	GlitchData => C405PLBDCUWRDBUS52_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(52)",
	OutTemp => C405PLBDCUWRDBUS_OUT(52),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(52), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(53),
	GlitchData => C405PLBDCUWRDBUS53_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(53)",
	OutTemp => C405PLBDCUWRDBUS_OUT(53),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(53), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(54),
	GlitchData => C405PLBDCUWRDBUS54_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(54)",
	OutTemp => C405PLBDCUWRDBUS_OUT(54),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(54), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(55),
	GlitchData => C405PLBDCUWRDBUS55_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(55)",
	OutTemp => C405PLBDCUWRDBUS_OUT(55),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(55), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(56),
	GlitchData => C405PLBDCUWRDBUS56_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(56)",
	OutTemp => C405PLBDCUWRDBUS_OUT(56),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(56), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(57),
	GlitchData => C405PLBDCUWRDBUS57_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(57)",
	OutTemp => C405PLBDCUWRDBUS_OUT(57),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(57), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(58),
	GlitchData => C405PLBDCUWRDBUS58_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(58)",
	OutTemp => C405PLBDCUWRDBUS_OUT(58),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(58), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(59),
	GlitchData => C405PLBDCUWRDBUS59_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(59)",
	OutTemp => C405PLBDCUWRDBUS_OUT(59),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(59), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(60),
	GlitchData => C405PLBDCUWRDBUS60_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(60)",
	OutTemp => C405PLBDCUWRDBUS_OUT(60),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(60), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(61),
	GlitchData => C405PLBDCUWRDBUS61_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(61)",
	OutTemp => C405PLBDCUWRDBUS_OUT(61),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(61), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(62),
	GlitchData => C405PLBDCUWRDBUS62_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(62)",
	OutTemp => C405PLBDCUWRDBUS_OUT(62),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(62), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRDBUS(63),
	GlitchData => C405PLBDCUWRDBUS63_GlitchData,
	OutSignalName => "C405PLBDCUWRDBUS(63)",
	OutTemp => C405PLBDCUWRDBUS_OUT(63),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRDBUS(63), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBDCUWRITETHRU,
	GlitchData => C405PLBDCUWRITETHRU_GlitchData,
	OutSignalName => "C405PLBDCUWRITETHRU",
	OutTemp => C405PLBDCUWRITETHRU_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBDCUWRITETHRU, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABORT,
	GlitchData => C405PLBICUABORT_GlitchData,
	OutSignalName => "C405PLBICUABORT",
	OutTemp => C405PLBICUABORT_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABORT, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(0),
	GlitchData => C405PLBICUABUS0_GlitchData,
	OutSignalName => "C405PLBICUABUS(0)",
	OutTemp => C405PLBICUABUS_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(1),
	GlitchData => C405PLBICUABUS1_GlitchData,
	OutSignalName => "C405PLBICUABUS(1)",
	OutTemp => C405PLBICUABUS_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(2),
	GlitchData => C405PLBICUABUS2_GlitchData,
	OutSignalName => "C405PLBICUABUS(2)",
	OutTemp => C405PLBICUABUS_OUT(2),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(3),
	GlitchData => C405PLBICUABUS3_GlitchData,
	OutSignalName => "C405PLBICUABUS(3)",
	OutTemp => C405PLBICUABUS_OUT(3),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(4),
	GlitchData => C405PLBICUABUS4_GlitchData,
	OutSignalName => "C405PLBICUABUS(4)",
	OutTemp => C405PLBICUABUS_OUT(4),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(4), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(5),
	GlitchData => C405PLBICUABUS5_GlitchData,
	OutSignalName => "C405PLBICUABUS(5)",
	OutTemp => C405PLBICUABUS_OUT(5),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(5), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(6),
	GlitchData => C405PLBICUABUS6_GlitchData,
	OutSignalName => "C405PLBICUABUS(6)",
	OutTemp => C405PLBICUABUS_OUT(6),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(6), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(7),
	GlitchData => C405PLBICUABUS7_GlitchData,
	OutSignalName => "C405PLBICUABUS(7)",
	OutTemp => C405PLBICUABUS_OUT(7),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(7), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(8),
	GlitchData => C405PLBICUABUS8_GlitchData,
	OutSignalName => "C405PLBICUABUS(8)",
	OutTemp => C405PLBICUABUS_OUT(8),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(8), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(9),
	GlitchData => C405PLBICUABUS9_GlitchData,
	OutSignalName => "C405PLBICUABUS(9)",
	OutTemp => C405PLBICUABUS_OUT(9),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(9), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(10),
	GlitchData => C405PLBICUABUS10_GlitchData,
	OutSignalName => "C405PLBICUABUS(10)",
	OutTemp => C405PLBICUABUS_OUT(10),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(10), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(11),
	GlitchData => C405PLBICUABUS11_GlitchData,
	OutSignalName => "C405PLBICUABUS(11)",
	OutTemp => C405PLBICUABUS_OUT(11),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(11), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(12),
	GlitchData => C405PLBICUABUS12_GlitchData,
	OutSignalName => "C405PLBICUABUS(12)",
	OutTemp => C405PLBICUABUS_OUT(12),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(12), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(13),
	GlitchData => C405PLBICUABUS13_GlitchData,
	OutSignalName => "C405PLBICUABUS(13)",
	OutTemp => C405PLBICUABUS_OUT(13),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(13), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(14),
	GlitchData => C405PLBICUABUS14_GlitchData,
	OutSignalName => "C405PLBICUABUS(14)",
	OutTemp => C405PLBICUABUS_OUT(14),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(14), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(15),
	GlitchData => C405PLBICUABUS15_GlitchData,
	OutSignalName => "C405PLBICUABUS(15)",
	OutTemp => C405PLBICUABUS_OUT(15),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(15), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(16),
	GlitchData => C405PLBICUABUS16_GlitchData,
	OutSignalName => "C405PLBICUABUS(16)",
	OutTemp => C405PLBICUABUS_OUT(16),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(16), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(17),
	GlitchData => C405PLBICUABUS17_GlitchData,
	OutSignalName => "C405PLBICUABUS(17)",
	OutTemp => C405PLBICUABUS_OUT(17),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(17), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(18),
	GlitchData => C405PLBICUABUS18_GlitchData,
	OutSignalName => "C405PLBICUABUS(18)",
	OutTemp => C405PLBICUABUS_OUT(18),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(18), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(19),
	GlitchData => C405PLBICUABUS19_GlitchData,
	OutSignalName => "C405PLBICUABUS(19)",
	OutTemp => C405PLBICUABUS_OUT(19),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(19), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(20),
	GlitchData => C405PLBICUABUS20_GlitchData,
	OutSignalName => "C405PLBICUABUS(20)",
	OutTemp => C405PLBICUABUS_OUT(20),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(20), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(21),
	GlitchData => C405PLBICUABUS21_GlitchData,
	OutSignalName => "C405PLBICUABUS(21)",
	OutTemp => C405PLBICUABUS_OUT(21),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(21), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(22),
	GlitchData => C405PLBICUABUS22_GlitchData,
	OutSignalName => "C405PLBICUABUS(22)",
	OutTemp => C405PLBICUABUS_OUT(22),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(22), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(23),
	GlitchData => C405PLBICUABUS23_GlitchData,
	OutSignalName => "C405PLBICUABUS(23)",
	OutTemp => C405PLBICUABUS_OUT(23),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(23), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(24),
	GlitchData => C405PLBICUABUS24_GlitchData,
	OutSignalName => "C405PLBICUABUS(24)",
	OutTemp => C405PLBICUABUS_OUT(24),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(24), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(25),
	GlitchData => C405PLBICUABUS25_GlitchData,
	OutSignalName => "C405PLBICUABUS(25)",
	OutTemp => C405PLBICUABUS_OUT(25),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(25), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(26),
	GlitchData => C405PLBICUABUS26_GlitchData,
	OutSignalName => "C405PLBICUABUS(26)",
	OutTemp => C405PLBICUABUS_OUT(26),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(26), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(27),
	GlitchData => C405PLBICUABUS27_GlitchData,
	OutSignalName => "C405PLBICUABUS(27)",
	OutTemp => C405PLBICUABUS_OUT(27),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(27), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(28),
	GlitchData => C405PLBICUABUS28_GlitchData,
	OutSignalName => "C405PLBICUABUS(28)",
	OutTemp => C405PLBICUABUS_OUT(28),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(28), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUABUS(29),
	GlitchData => C405PLBICUABUS29_GlitchData,
	OutSignalName => "C405PLBICUABUS(29)",
	OutTemp => C405PLBICUABUS_OUT(29),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUABUS(29), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUCACHEABLE,
	GlitchData => C405PLBICUCACHEABLE_GlitchData,
	OutSignalName => "C405PLBICUCACHEABLE",
	OutTemp => C405PLBICUCACHEABLE_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUCACHEABLE, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUPRIORITY(0),
	GlitchData => C405PLBICUPRIORITY0_GlitchData,
	OutSignalName => "C405PLBICUPRIORITY(0)",
	OutTemp => C405PLBICUPRIORITY_OUT(0),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUPRIORITY(0), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUPRIORITY(1),
	GlitchData => C405PLBICUPRIORITY1_GlitchData,
	OutSignalName => "C405PLBICUPRIORITY(1)",
	OutTemp => C405PLBICUPRIORITY_OUT(1),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUPRIORITY(1), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUREQUEST,
	GlitchData => C405PLBICUREQUEST_GlitchData,
	OutSignalName => "C405PLBICUREQUEST",
	OutTemp => C405PLBICUREQUEST_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUREQUEST, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUSIZE(2),
	GlitchData => C405PLBICUSIZE2_GlitchData,
	OutSignalName => "C405PLBICUSIZE(2)",
	OutTemp => C405PLBICUSIZE_OUT(2),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUSIZE(2), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUSIZE(3),
	GlitchData => C405PLBICUSIZE3_GlitchData,
	OutSignalName => "C405PLBICUSIZE(3)",
	OutTemp => C405PLBICUSIZE_OUT(3),
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUSIZE(3), TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);
VitalPathDelay01 (
	OutSignal => C405PLBICUU0ATTR,
	GlitchData => C405PLBICUU0ATTR_GlitchData,
	OutSignalName => "C405PLBICUU0ATTR",
	OutTemp => C405PLBICUU0ATTR_OUT,
	Paths => (0 => (plbclk_dly'last_event, tpd_plbclk_C405PLBICUU0ATTR, TRUE)),
	Mode => VitalTransport,
	Xon => Xon,
	MsgOn => MsgOn,
	MsgSeverity => WARNING);

wait on BRAMDSOCMCLK_dly , BRAMDSOCMRDDBUS_dly ,
	 BRAMISOCMCLK_dly , BRAMISOCMRDDBUS_dly ,
	 CPMC405CLOCK_dly , CPMC405CORECLKINACTIVE_dly ,
	 CPMC405CPUCLKEN_dly , CPMC405JTAGCLKEN_dly ,
	 CPMC405TIMERCLKEN_dly , CPMC405TIMERTICK_dly ,
	 DBGC405DEBUGHALT_dly , DBGC405EXTBUSHOLDACK_dly ,
	 DBGC405UNCONDDEBUGEVENT_dly , DCRC405ACK_dly ,
	 DCRC405DBUSIN_dly , DSARCVALUE_dly ,
	 DSCNTLVALUE_dly , EICC405CRITINPUTIRQ_dly ,
	 EICC405EXTINPUTIRQ_dly , ISARCVALUE_dly ,
	 ISCNTLVALUE_dly , JTGC405BNDSCANTDO_dly ,
	 JTGC405TCK_dly , JTGC405TDI_dly ,
	 JTGC405TMS_dly , JTGC405TRSTNEG_dly ,
	 MCBCPUCLKEN_dly , MCBJTAGEN_dly ,
	 MCBTIMEREN_dly , MCPPCRST_dly ,
	 PLBC405DCUADDRACK_dly , PLBC405DCUBUSY_dly ,
	 PLBC405DCUERR_dly , PLBC405DCURDDACK_dly ,
	 PLBC405DCURDDBUS_dly , PLBC405DCURDWDADDR_dly ,
	 PLBC405DCUSSIZE1_dly , PLBC405DCUWRDACK_dly ,
	 PLBC405ICUADDRACK_dly , PLBC405ICUBUSY_dly ,
	 PLBC405ICUERR_dly , PLBC405ICURDDACK_dly ,
	 PLBC405ICURDDBUS_dly , PLBC405ICURDWDADDR_dly ,
	 PLBC405ICUSSIZE1_dly , PLBCLK_dly ,
	 RSTC405RESETCHIP_dly , RSTC405RESETCORE_dly ,
	 RSTC405RESETSYS_dly , TIEC405DETERMINISTICMULT_dly ,
	 TIEC405DISOPERANDFWD_dly , TIEC405MMUEN_dly ,
	 TIEDSOCMDCRADDR_dly , TIEISOCMDCRADDR_dly ,
	 TRCC405TRACEDISABLE_dly , TRCC405TRIGGEREVENTIN_dly ,
	 C405CPMCORESLEEPREQ_OUT , C405CPMMSRCE_OUT ,
	 C405CPMMSREE_OUT , C405CPMTIMERIRQ_OUT ,
	 C405CPMTIMERRESETREQ_OUT , C405DBGMSRWE_OUT ,
	 C405DBGSTOPACK_OUT , C405DBGWBCOMPLETE_OUT ,
	 C405DBGWBFULL_OUT , C405DBGWBIAR_OUT ,
	 C405DCRABUS_OUT , C405DCRDBUSOUT_OUT ,
	 C405DCRREAD_OUT , C405DCRWRITE_OUT ,
	 C405JTGCAPTUREDR_OUT , C405JTGEXTEST_OUT ,
	 C405JTGPGMOUT_OUT , C405JTGSHIFTDR_OUT ,
	 C405JTGTDO_OUT , C405JTGTDOEN_OUT ,
	 C405JTGUPDATEDR_OUT , C405PLBDCUABORT_OUT ,
	 C405PLBDCUABUS_OUT , C405PLBDCUBE_OUT ,
	 C405PLBDCUCACHEABLE_OUT , C405PLBDCUGUARDED_OUT ,
	 C405PLBDCUPRIORITY_OUT , C405PLBDCUREQUEST_OUT ,
	 C405PLBDCURNW_OUT , C405PLBDCUSIZE2_OUT ,
	 C405PLBDCUU0ATTR_OUT , C405PLBDCUWRDBUS_OUT ,
	 C405PLBDCUWRITETHRU_OUT , C405PLBICUABORT_OUT ,
	 C405PLBICUABUS_OUT , C405PLBICUCACHEABLE_OUT ,
	 C405PLBICUPRIORITY_OUT , C405PLBICUREQUEST_OUT ,
	 C405PLBICUSIZE_OUT , C405PLBICUU0ATTR_OUT ,
	 C405RSTCHIPRESETREQ_OUT , C405RSTCORERESETREQ_OUT ,
	 C405RSTSYSRESETREQ_OUT , C405TRCCYCLE_OUT ,
	 C405TRCEVENEXECUTIONSTATUS_OUT , C405TRCODDEXECUTIONSTATUS_OUT ,
	 C405TRCTRACESTATUS_OUT , C405TRCTRIGGEREVENTOUT_OUT ,
	 C405TRCTRIGGEREVENTTYPE_OUT , C405XXXMACHINECHECK_OUT ,
	 DSOCMBRAMABUS_OUT , DSOCMBRAMBYTEWRITE_OUT ,
	 DSOCMBRAMEN_OUT , DSOCMBRAMWRDBUS_OUT ,
	 DSOCMBUSY_OUT , ISOCMBRAMEN_OUT ,
	 ISOCMBRAMEVENWRITEEN_OUT , ISOCMBRAMODDWRITEEN_OUT ,
	 ISOCMBRAMRDABUS_OUT , ISOCMBRAMWRABUS_OUT ,
	 ISOCMBRAMWRDBUS_OUT ;

end process TIMING;

end X_PPC405_v;
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  Ethernet Media Access Controller
-- /___/   /\     Filename : X_EMAC.vhd
-- \   \  /  \    Timestamp : Fri Jun 18 10:57:22 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.
--    08/08/05 - Added missing timing checks.(CR#214079)
--    08/08/05 - Fixed signal connectivity issues.(CR#211723)
--    10/04/05 - Fixed CR#217767. Fixed connectivity for three output ports EMACDCRACK, EMACDCRDBUS and DCRHOSTDONEIR.
-- End Revision
----- CELL X_EMAC -----
library IEEE;
use IEEE.STD_LOGIC_1164.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity X_EMAC is
generic (
        TimingChecksOn : boolean := TRUE;
        InstancePath   : string  := "*";
        Xon            : boolean := TRUE;
        MsgOn          : boolean := FALSE;
        LOC            : string  := "UNPLACED";                

--  Pin pulse width delays
--  Pin period delays

--  Input Pin path delays
        tipd_CLIENTEMAC0DCMLOCKED : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0PAUSEREQ : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0PAUSEVAL : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC0RXCLIENTCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXCLIENTCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXD : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC0TXDVLD : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXDVLDMSW : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXFIRSTBYTE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXGMIIMIICLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC0TXIFGDELAY : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC0TXUNDERRUN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1DCMLOCKED : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1PAUSEREQ : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1PAUSEVAL : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC1RXCLIENTCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXCLIENTCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXD : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC1TXDVLD : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXDVLDMSW : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXFIRSTBYTE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXGMIIMIICLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_CLIENTEMAC1TXIFGDELAY : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_CLIENTEMAC1TXUNDERRUN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DCREMACENABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_HOSTADDR : VitalDelayArrayType01 (9 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_HOSTCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_HOSTEMAC1SEL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_HOSTMIIMSEL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_HOSTOPCODE : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_HOSTREQ : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_HOSTWRDATA : VitalDelayArrayType01 (31 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0COL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0CRS : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0GTXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0MCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0MDIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0MIITXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0PHYAD : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0RXBUFERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXBUFSTATUS : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0RXCHARISCOMMA : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXCHARISK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXCHECKINGCRC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXCLKCORCNT : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0RXCOMMADET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXD : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0RXDISPERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXDV : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXER : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXLOSSOFSYNC : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC0RXNOTINTABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0RXRUNDISP : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0SIGNALDET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC0TXBUFERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1COL : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1CRS : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1GTXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1MCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1MDIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1MIITXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1PHYAD : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC1RXBUFERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXBUFSTATUS : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC1RXCHARISCOMMA : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXCHARISK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXCHECKINGCRC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXCLKCORCNT : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC1RXCOMMADET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXD : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC1RXDISPERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXDV : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXER : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXLOSSOFSYNC : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PHYEMAC1RXNOTINTABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1RXRUNDISP : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1SIGNALDET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PHYEMAC1TXBUFERR : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TIEEMAC0CONFIGVEC : VitalDelayArrayType01 (79 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TIEEMAC0UNICASTADDR : VitalDelayArrayType01 (47 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TIEEMAC1CONFIGVEC : VitalDelayArrayType01 (79 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TIEEMAC1UNICASTADDR : VitalDelayArrayType01 (47 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_DCREMACWRITE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DCREMACREAD : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DCREMACDBUS : VitalDelayArrayType01 (0 to 31) := (others => (0.0 ns, 0.0 ns));
        tipd_DCREMACABUS : VitalDelayArrayType01 (8 to 9) := (others => (0.0 ns, 0.0 ns));
        tipd_DCREMACCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
--  clk-to-output path delays
        tpd_PHYEMAC0GTXCLK_EMAC0CLIENTANINTERRUPT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXBADFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0RXCLK_EMAC0CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLDMSW : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVREG6 : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXFRAMEDROP : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXGOODFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS : VitalDelayArrayType01(6 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0MIITXCLK_EMAC0CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXCOLLISION : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0MIITXCLK_EMAC0CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXRETRANSMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATS : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYENCOMMAALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYLOOPBACKMSB : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC0PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0MCLKIN_EMAC0PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC0PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0MCLKIN_EMAC0PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC0PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0MCLKIN_EMAC0PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTRXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTTXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYPOWERDOWN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYSYNCACQSTATUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPMODE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPVAL : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARISK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCLK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXER : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1CLIENTANINTERRUPT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXBADFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1RXCLK_EMAC1CLIENTRXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLDMSW : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVREG6 : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXFRAMEDROP : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXGOODFRAME : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS : VitalDelayArrayType01(6 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1MIITXCLK_EMAC1CLIENTTXCLIENTCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXCOLLISION : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1MIITXCLK_EMAC1CLIENTTXGMIIMIICLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXRETRANSMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATS : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSBYTEVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSVLD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYENCOMMAALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYLOOPBACKMSB : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC1PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1MCLKIN_EMAC1PHYMCLKOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC1PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1MCLKIN_EMAC1PHYMDOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_EMAC1PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1MCLKIN_EMAC1PHYMDTRI : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTRXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTTXRESET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYPOWERDOWN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYSYNCACQSTATUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPMODE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPVAL : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARISK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCLK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXER : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_HOSTMIIMRDY : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_HOSTCLK_HOSTRDDATA : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));

--  Setup/Hold delays
        tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTADDR_HOSTCLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
        tsetup_HOSTADDR_HOSTCLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
        thold_HOSTADDR_HOSTCLK_posedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
        thold_HOSTADDR_HOSTCLK_negedge_posedge : VitalDelayArrayType(9 downto 0) := (others => 0.0 ns);
        tsetup_HOSTEMAC1SEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTEMAC1SEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTEMAC1SEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTEMAC1SEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTMIIMSEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTMIIMSEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTMIIMSEL_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTMIIMSEL_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTOPCODE_HOSTCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_HOSTOPCODE_HOSTCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_HOSTOPCODE_HOSTCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_HOSTOPCODE_HOSTCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_HOSTREQ_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTREQ_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTREQ_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_HOSTREQ_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
        tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
        thold_HOSTWRDATA_HOSTCLK_posedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
        thold_HOSTWRDATA_HOSTCLK_negedge_posedge : VitalDelayArrayType(31 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1MDIN_HOSTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1MDIN_HOSTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(1 downto 0) := (others => 0.0 ns);
        tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);
        thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge : VitalDelayArrayType(79 downto 0) := (others => 0.0 ns);

--  Clock ticd

        ticd_PHYEMAC0GTXCLK : VitalDelayType := 0.000 ns;
        ticd_CLIENTEMAC0TXCLIENTCLKIN : VitalDelayType := 0.000 ns;
        ticd_PHYEMAC1GTXCLK : VitalDelayType := 0.000 ns;
        ticd_CLIENTEMAC1TXCLIENTCLKIN : VitalDelayType := 0.000 ns;
        ticd_HOSTCLK : VitalDelayType := 0.000 ns;
        ticd_PHYEMAC0MCLKIN : VitalDelayType := 0.000 ns;
        ticd_PHYEMAC1MCLKIN : VitalDelayType := 0.000 ns;                        
        ticd_PHYEMAC0RXCLK : VitalDelayType := 0.000 ns;
        ticd_PHYEMAC1RXCLK : VitalDelayType := 0.000 ns;

-- Clock-to-pin tisd 
        tisd_CLIENTEMAC0DCMLOCKED : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC0PAUSEREQ : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC0PAUSEVAL : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC0TXD : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC0TXDVLD : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC0TXDVLDMSW : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC0TXFIRSTBYTE : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC0TXIFGDELAY : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC0TXUNDERRUN : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1DCMLOCKED : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1PAUSEREQ : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1PAUSEVAL : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC1TXD : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC1TXDVLD : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1TXDVLDMSW : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1TXFIRSTBYTE : VitalDelayType := 0.000 ns;
        tisd_CLIENTEMAC1TXIFGDELAY : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_CLIENTEMAC1TXUNDERRUN : VitalDelayType := 0.000 ns;
        tisd_HOSTADDR : VitalDelayArrayType(9 downto 0) := (others => 0.000 ns);
        tisd_HOSTEMAC1SEL : VitalDelayType := 0.000 ns;
        tisd_HOSTMIIMSEL : VitalDelayType := 0.000 ns;
        tisd_HOSTOPCODE : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_HOSTREQ : VitalDelayType := 0.000 ns;
        tisd_HOSTWRDATA : VitalDelayArrayType(31 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC0COL : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0CRS : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0MDIN : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXBUFERR : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXBUFSTATUS : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC0RXCHARISCOMMA : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXCHARISK : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXCHECKINGCRC : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXCLKCORCNT : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC0RXCOMMADET : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXD : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC0RXDISPERR : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXDV : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXER : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXLOSSOFSYNC : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC0RXNOTINTABLE : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0RXRUNDISP : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC0TXBUFERR : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1COL : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1CRS : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1MDIN : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXBUFERR : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXBUFSTATUS : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC1RXCHARISCOMMA : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXCHARISK : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXCHECKINGCRC : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXCLKCORCNT : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC1RXCOMMADET : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXD : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC1RXDISPERR : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXDV : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXER : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXLOSSOFSYNC : VitalDelayArrayType(1 downto 0) := (others => 0.000 ns);
        tisd_PHYEMAC1RXNOTINTABLE : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1RXRUNDISP : VitalDelayType := 0.000 ns;
        tisd_PHYEMAC1TXBUFERR : VitalDelayType := 0.000 ns;
        tisd_TIEEMAC0CONFIGVEC : VitalDelayArrayType(79 downto 0) := (others => 0.000 ns);
        tisd_TIEEMAC1CONFIGVEC : VitalDelayArrayType(79 downto 0) := (others => 0.000 ns)

  );

port (
		DCRHOSTDONEIR : out std_ulogic;
		EMAC0CLIENTANINTERRUPT : out std_ulogic;
		EMAC0CLIENTRXBADFRAME : out std_ulogic;
		EMAC0CLIENTRXCLIENTCLKOUT : out std_ulogic;
		EMAC0CLIENTRXD : out std_logic_vector(15 downto 0);
		EMAC0CLIENTRXDVLD : out std_ulogic;
		EMAC0CLIENTRXDVLDMSW : out std_ulogic;
		EMAC0CLIENTRXDVREG6 : out std_ulogic;
		EMAC0CLIENTRXFRAMEDROP : out std_ulogic;
		EMAC0CLIENTRXGOODFRAME : out std_ulogic;
		EMAC0CLIENTRXSTATS : out std_logic_vector(6 downto 0);
		EMAC0CLIENTRXSTATSBYTEVLD : out std_ulogic;
		EMAC0CLIENTRXSTATSVLD : out std_ulogic;
		EMAC0CLIENTTXACK : out std_ulogic;
		EMAC0CLIENTTXCLIENTCLKOUT : out std_ulogic;
		EMAC0CLIENTTXCOLLISION : out std_ulogic;
		EMAC0CLIENTTXGMIIMIICLKOUT : out std_ulogic;
		EMAC0CLIENTTXRETRANSMIT : out std_ulogic;
		EMAC0CLIENTTXSTATS : out std_ulogic;
		EMAC0CLIENTTXSTATSBYTEVLD : out std_ulogic;
		EMAC0CLIENTTXSTATSVLD : out std_ulogic;
		EMAC0PHYENCOMMAALIGN : out std_ulogic;
		EMAC0PHYLOOPBACKMSB : out std_ulogic;
		EMAC0PHYMCLKOUT : out std_ulogic;
		EMAC0PHYMDOUT : out std_ulogic;
		EMAC0PHYMDTRI : out std_ulogic;
		EMAC0PHYMGTRXRESET : out std_ulogic;
		EMAC0PHYMGTTXRESET : out std_ulogic;
		EMAC0PHYPOWERDOWN : out std_ulogic;
		EMAC0PHYSYNCACQSTATUS : out std_ulogic;
		EMAC0PHYTXCHARDISPMODE : out std_ulogic;
		EMAC0PHYTXCHARDISPVAL : out std_ulogic;
		EMAC0PHYTXCHARISK : out std_ulogic;
		EMAC0PHYTXCLK : out std_ulogic;
		EMAC0PHYTXD : out std_logic_vector(7 downto 0);
		EMAC0PHYTXEN : out std_ulogic;
		EMAC0PHYTXER : out std_ulogic;
		EMAC1CLIENTANINTERRUPT : out std_ulogic;
		EMAC1CLIENTRXBADFRAME : out std_ulogic;
		EMAC1CLIENTRXCLIENTCLKOUT : out std_ulogic;
		EMAC1CLIENTRXD : out std_logic_vector(15 downto 0);
		EMAC1CLIENTRXDVLD : out std_ulogic;
		EMAC1CLIENTRXDVLDMSW : out std_ulogic;
		EMAC1CLIENTRXDVREG6 : out std_ulogic;
		EMAC1CLIENTRXFRAMEDROP : out std_ulogic;
		EMAC1CLIENTRXGOODFRAME : out std_ulogic;
		EMAC1CLIENTRXSTATS : out std_logic_vector(6 downto 0);
		EMAC1CLIENTRXSTATSBYTEVLD : out std_ulogic;
		EMAC1CLIENTRXSTATSVLD : out std_ulogic;
		EMAC1CLIENTTXACK : out std_ulogic;
		EMAC1CLIENTTXCLIENTCLKOUT : out std_ulogic;
		EMAC1CLIENTTXCOLLISION : out std_ulogic;
		EMAC1CLIENTTXGMIIMIICLKOUT : out std_ulogic;
		EMAC1CLIENTTXRETRANSMIT : out std_ulogic;
		EMAC1CLIENTTXSTATS : out std_ulogic;
		EMAC1CLIENTTXSTATSBYTEVLD : out std_ulogic;
		EMAC1CLIENTTXSTATSVLD : out std_ulogic;
		EMAC1PHYENCOMMAALIGN : out std_ulogic;
		EMAC1PHYLOOPBACKMSB : out std_ulogic;
		EMAC1PHYMCLKOUT : out std_ulogic;
		EMAC1PHYMDOUT : out std_ulogic;
		EMAC1PHYMDTRI : out std_ulogic;
		EMAC1PHYMGTRXRESET : out std_ulogic;
		EMAC1PHYMGTTXRESET : out std_ulogic;
		EMAC1PHYPOWERDOWN : out std_ulogic;
		EMAC1PHYSYNCACQSTATUS : out std_ulogic;
		EMAC1PHYTXCHARDISPMODE : out std_ulogic;
		EMAC1PHYTXCHARDISPVAL : out std_ulogic;
		EMAC1PHYTXCHARISK : out std_ulogic;
		EMAC1PHYTXCLK : out std_ulogic;
		EMAC1PHYTXD : out std_logic_vector(7 downto 0);
		EMAC1PHYTXEN : out std_ulogic;
		EMAC1PHYTXER : out std_ulogic;
		EMACDCRACK : out std_ulogic;
		EMACDCRDBUS : out std_logic_vector(0 to 31);
		HOSTMIIMRDY : out std_ulogic;
		HOSTRDDATA : out std_logic_vector(31 downto 0);

		CLIENTEMAC0DCMLOCKED : in std_ulogic;
		CLIENTEMAC0PAUSEREQ : in std_ulogic;
		CLIENTEMAC0PAUSEVAL : in std_logic_vector(15 downto 0);
		CLIENTEMAC0RXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC0TXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC0TXD : in std_logic_vector(15 downto 0);
		CLIENTEMAC0TXDVLD : in std_ulogic;
		CLIENTEMAC0TXDVLDMSW : in std_ulogic;
		CLIENTEMAC0TXFIRSTBYTE : in std_ulogic;
		CLIENTEMAC0TXGMIIMIICLKIN : in std_ulogic;
		CLIENTEMAC0TXIFGDELAY : in std_logic_vector(7 downto 0);
		CLIENTEMAC0TXUNDERRUN : in std_ulogic;
		CLIENTEMAC1DCMLOCKED : in std_ulogic;
		CLIENTEMAC1PAUSEREQ : in std_ulogic;
		CLIENTEMAC1PAUSEVAL : in std_logic_vector(15 downto 0);
		CLIENTEMAC1RXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC1TXCLIENTCLKIN : in std_ulogic;
		CLIENTEMAC1TXD : in std_logic_vector(15 downto 0);
		CLIENTEMAC1TXDVLD : in std_ulogic;
		CLIENTEMAC1TXDVLDMSW : in std_ulogic;
		CLIENTEMAC1TXFIRSTBYTE : in std_ulogic;
		CLIENTEMAC1TXGMIIMIICLKIN : in std_ulogic;
		CLIENTEMAC1TXIFGDELAY : in std_logic_vector(7 downto 0);
		CLIENTEMAC1TXUNDERRUN : in std_ulogic;
		DCREMACABUS : in std_logic_vector(8 to 9);
		DCREMACCLK : in std_ulogic;
		DCREMACDBUS : in std_logic_vector(0 to 31);
		DCREMACENABLE : in std_ulogic;
		DCREMACREAD : in std_ulogic;
		DCREMACWRITE : in std_ulogic;
		HOSTADDR : in std_logic_vector(9 downto 0);
		HOSTCLK : in std_ulogic;
		HOSTEMAC1SEL : in std_ulogic;
		HOSTMIIMSEL : in std_ulogic;
		HOSTOPCODE : in std_logic_vector(1 downto 0);
		HOSTREQ : in std_ulogic;
		HOSTWRDATA : in std_logic_vector(31 downto 0);
		PHYEMAC0COL : in std_ulogic;
		PHYEMAC0CRS : in std_ulogic;
		PHYEMAC0GTXCLK : in std_ulogic;
		PHYEMAC0MCLKIN : in std_ulogic;
		PHYEMAC0MDIN : in std_ulogic;
		PHYEMAC0MIITXCLK : in std_ulogic;
		PHYEMAC0PHYAD : in std_logic_vector(4 downto 0);
		PHYEMAC0RXBUFERR : in std_ulogic;
		PHYEMAC0RXBUFSTATUS : in std_logic_vector(1 downto 0);
		PHYEMAC0RXCHARISCOMMA : in std_ulogic;
		PHYEMAC0RXCHARISK : in std_ulogic;
		PHYEMAC0RXCHECKINGCRC : in std_ulogic;
		PHYEMAC0RXCLK : in std_ulogic;
		PHYEMAC0RXCLKCORCNT : in std_logic_vector(2 downto 0);
		PHYEMAC0RXCOMMADET : in std_ulogic;
		PHYEMAC0RXD : in std_logic_vector(7 downto 0);
		PHYEMAC0RXDISPERR : in std_ulogic;
		PHYEMAC0RXDV : in std_ulogic;
		PHYEMAC0RXER : in std_ulogic;
		PHYEMAC0RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
		PHYEMAC0RXNOTINTABLE : in std_ulogic;
		PHYEMAC0RXRUNDISP : in std_ulogic;
		PHYEMAC0SIGNALDET : in std_ulogic;
		PHYEMAC0TXBUFERR : in std_ulogic;
		PHYEMAC1COL : in std_ulogic;
		PHYEMAC1CRS : in std_ulogic;
		PHYEMAC1GTXCLK : in std_ulogic;
		PHYEMAC1MCLKIN : in std_ulogic;
		PHYEMAC1MDIN : in std_ulogic;
		PHYEMAC1MIITXCLK : in std_ulogic;
		PHYEMAC1PHYAD : in std_logic_vector(4 downto 0);
		PHYEMAC1RXBUFERR : in std_ulogic;
		PHYEMAC1RXBUFSTATUS : in std_logic_vector(1 downto 0);
		PHYEMAC1RXCHARISCOMMA : in std_ulogic;
		PHYEMAC1RXCHARISK : in std_ulogic;
		PHYEMAC1RXCHECKINGCRC : in std_ulogic;
		PHYEMAC1RXCLK : in std_ulogic;
		PHYEMAC1RXCLKCORCNT : in std_logic_vector(2 downto 0);
		PHYEMAC1RXCOMMADET : in std_ulogic;
		PHYEMAC1RXD : in std_logic_vector(7 downto 0);
		PHYEMAC1RXDISPERR : in std_ulogic;
		PHYEMAC1RXDV : in std_ulogic;
		PHYEMAC1RXER : in std_ulogic;
		PHYEMAC1RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
		PHYEMAC1RXNOTINTABLE : in std_ulogic;
		PHYEMAC1RXRUNDISP : in std_ulogic;
		PHYEMAC1SIGNALDET : in std_ulogic;
		PHYEMAC1TXBUFERR : in std_ulogic;
		RESET : in std_ulogic;
		TIEEMAC0CONFIGVEC : in std_logic_vector(79 downto 0);
		TIEEMAC0UNICASTADDR : in std_logic_vector(47 downto 0);
		TIEEMAC1CONFIGVEC : in std_logic_vector(79 downto 0);
		TIEEMAC1UNICASTADDR : in std_logic_vector(47 downto 0)
     );
end X_EMAC;

-- Architecture body --

architecture X_EMAC_V of X_EMAC is

  component EMAC_SWIFT_BUS
    port (
      DCRHOSTDONEIR        : out std_ulogic;
      EMAC0CLIENTANINTERRUPT : out std_ulogic;
      EMAC0CLIENTRXBADFRAME : out std_ulogic;
      EMAC0CLIENTRXCLIENTCLKOUT : out std_ulogic;
      EMAC0CLIENTRXD       : out std_logic_vector(15 downto 0);
      EMAC0CLIENTRXDVLD    : out std_ulogic;
      EMAC0CLIENTRXDVLDMSW : out std_ulogic;
      EMAC0CLIENTRXDVREG6  : out std_ulogic;
      EMAC0CLIENTRXFRAMEDROP : out std_ulogic;
      EMAC0CLIENTRXGOODFRAME : out std_ulogic;
      EMAC0CLIENTRXSTATS   : out std_logic_vector(6 downto 0);
      EMAC0CLIENTRXSTATSBYTEVLD : out std_ulogic;
      EMAC0CLIENTRXSTATSVLD : out std_ulogic;
      EMAC0CLIENTTXACK     : out std_ulogic;
      EMAC0CLIENTTXCLIENTCLKOUT : out std_ulogic;
      EMAC0CLIENTTXCOLLISION : out std_ulogic;
      EMAC0CLIENTTXGMIIMIICLKOUT : out std_ulogic;
      EMAC0CLIENTTXRETRANSMIT : out std_ulogic;
      EMAC0CLIENTTXSTATS   : out std_ulogic;
      EMAC0CLIENTTXSTATSBYTEVLD : out std_ulogic;
      EMAC0CLIENTTXSTATSVLD : out std_ulogic;
      EMAC0PHYENCOMMAALIGN : out std_ulogic;
      EMAC0PHYLOOPBACKMSB  : out std_ulogic;
      EMAC0PHYMCLKOUT      : out std_ulogic;
      EMAC0PHYMDOUT        : out std_ulogic;
      EMAC0PHYMDTRI        : out std_ulogic;
      EMAC0PHYMGTRXRESET   : out std_ulogic;
      EMAC0PHYMGTTXRESET   : out std_ulogic;
      EMAC0PHYPOWERDOWN    : out std_ulogic;
      EMAC0PHYSYNCACQSTATUS : out std_ulogic;
      EMAC0PHYTXCHARDISPMODE : out std_ulogic;
      EMAC0PHYTXCHARDISPVAL : out std_ulogic;
      EMAC0PHYTXCHARISK    : out std_ulogic;
      EMAC0PHYTXCLK        : out std_ulogic;
      EMAC0PHYTXD          : out std_logic_vector(7 downto 0);
      EMAC0PHYTXEN         : out std_ulogic;
      EMAC0PHYTXER         : out std_ulogic;
      EMAC1CLIENTANINTERRUPT : out std_ulogic;
      EMAC1CLIENTRXBADFRAME : out std_ulogic;
      EMAC1CLIENTRXCLIENTCLKOUT : out std_ulogic;
      EMAC1CLIENTRXD       : out std_logic_vector(15 downto 0);
      EMAC1CLIENTRXDVLD    : out std_ulogic;
      EMAC1CLIENTRXDVLDMSW : out std_ulogic;
      EMAC1CLIENTRXDVREG6  : out std_ulogic;
      EMAC1CLIENTRXFRAMEDROP : out std_ulogic;
      EMAC1CLIENTRXGOODFRAME : out std_ulogic;
      EMAC1CLIENTRXSTATS   : out std_logic_vector(6 downto 0);
      EMAC1CLIENTRXSTATSBYTEVLD : out std_ulogic;
      EMAC1CLIENTRXSTATSVLD : out std_ulogic;
      EMAC1CLIENTTXACK     : out std_ulogic;
      EMAC1CLIENTTXCLIENTCLKOUT : out std_ulogic;
      EMAC1CLIENTTXCOLLISION : out std_ulogic;
      EMAC1CLIENTTXGMIIMIICLKOUT : out std_ulogic;
      EMAC1CLIENTTXRETRANSMIT : out std_ulogic;
      EMAC1CLIENTTXSTATS   : out std_ulogic;
      EMAC1CLIENTTXSTATSBYTEVLD : out std_ulogic;
      EMAC1CLIENTTXSTATSVLD : out std_ulogic;
      EMAC1PHYENCOMMAALIGN : out std_ulogic;
      EMAC1PHYLOOPBACKMSB  : out std_ulogic;
      EMAC1PHYMCLKOUT      : out std_ulogic;
      EMAC1PHYMDOUT        : out std_ulogic;
      EMAC1PHYMDTRI        : out std_ulogic;
      EMAC1PHYMGTRXRESET   : out std_ulogic;
      EMAC1PHYMGTTXRESET   : out std_ulogic;
      EMAC1PHYPOWERDOWN    : out std_ulogic;
      EMAC1PHYSYNCACQSTATUS : out std_ulogic;
      EMAC1PHYTXCHARDISPMODE : out std_ulogic;
      EMAC1PHYTXCHARDISPVAL : out std_ulogic;
      EMAC1PHYTXCHARISK    : out std_ulogic;
      EMAC1PHYTXCLK        : out std_ulogic;
      EMAC1PHYTXD          : out std_logic_vector(7 downto 0);
      EMAC1PHYTXEN         : out std_ulogic;
      EMAC1PHYTXER         : out std_ulogic;
      EMACDCRACK           : out std_ulogic;
      EMACDCRDBUS          : out std_logic_vector(0 to 31);
      HOSTMIIMRDY          : out std_ulogic;
      HOSTRDDATA           : out std_logic_vector(31 downto 0);

      CLIENTEMAC0DCMLOCKED : in std_ulogic;
      CLIENTEMAC0PAUSEREQ  : in std_ulogic;
      CLIENTEMAC0PAUSEVAL  : in std_logic_vector(15 downto 0);
      CLIENTEMAC0RXCLIENTCLKIN : in std_ulogic;
      CLIENTEMAC0TXCLIENTCLKIN : in std_ulogic;
      CLIENTEMAC0TXD       : in std_logic_vector(15 downto 0);
      CLIENTEMAC0TXDVLD    : in std_ulogic;
      CLIENTEMAC0TXDVLDMSW : in std_ulogic;
      CLIENTEMAC0TXFIRSTBYTE : in std_ulogic;
      CLIENTEMAC0TXGMIIMIICLKIN : in std_ulogic;
      CLIENTEMAC0TXIFGDELAY : in std_logic_vector(7 downto 0);
      CLIENTEMAC0TXUNDERRUN : in std_ulogic;
      CLIENTEMAC1DCMLOCKED : in std_ulogic;
      CLIENTEMAC1PAUSEREQ  : in std_ulogic;
      CLIENTEMAC1PAUSEVAL  : in std_logic_vector(15 downto 0);
      CLIENTEMAC1RXCLIENTCLKIN : in std_ulogic;
      CLIENTEMAC1TXCLIENTCLKIN : in std_ulogic;
      CLIENTEMAC1TXD       : in std_logic_vector(15 downto 0);
      CLIENTEMAC1TXDVLD    : in std_ulogic;
      CLIENTEMAC1TXDVLDMSW : in std_ulogic;
      CLIENTEMAC1TXFIRSTBYTE : in std_ulogic;
      CLIENTEMAC1TXGMIIMIICLKIN : in std_ulogic;
      CLIENTEMAC1TXIFGDELAY : in std_logic_vector(7 downto 0);
      CLIENTEMAC1TXUNDERRUN : in std_ulogic;
      DCREMACABUS          : in std_logic_vector(8 to 9);
      DCREMACCLK           : in std_ulogic;
      DCREMACDBUS          : in std_logic_vector(0 to 31);
      DCREMACENABLE        : in std_ulogic;
      DCREMACREAD          : in std_ulogic;
      DCREMACWRITE         : in std_ulogic;
      HOSTADDR             : in std_logic_vector(9 downto 0);
      HOSTCLK              : in std_ulogic;
      HOSTEMAC1SEL         : in std_ulogic;
      HOSTMIIMSEL          : in std_ulogic;
      HOSTOPCODE           : in std_logic_vector(1 downto 0);
      HOSTREQ              : in std_ulogic;
      HOSTWRDATA           : in std_logic_vector(31 downto 0);
      PHYEMAC0COL          : in std_ulogic;
      PHYEMAC0CRS          : in std_ulogic;
      PHYEMAC0GTXCLK       : in std_ulogic;
      PHYEMAC0MCLKIN       : in std_ulogic;
      PHYEMAC0MDIN         : in std_ulogic;
      PHYEMAC0MIITXCLK     : in std_ulogic;
      PHYEMAC0PHYAD        : in std_logic_vector(4 downto 0);
      PHYEMAC0RXBUFERR     : in std_ulogic;
      PHYEMAC0RXBUFSTATUS  : in std_logic_vector(1 downto 0);
      PHYEMAC0RXCHARISCOMMA : in std_ulogic;
      PHYEMAC0RXCHARISK    : in std_ulogic;
      PHYEMAC0RXCHECKINGCRC : in std_ulogic;
      PHYEMAC0RXCLK        : in std_ulogic;
      PHYEMAC0RXCLKCORCNT  : in std_logic_vector(2 downto 0);
      PHYEMAC0RXCOMMADET   : in std_ulogic;
      PHYEMAC0RXD          : in std_logic_vector(7 downto 0);
      PHYEMAC0RXDISPERR    : in std_ulogic;
      PHYEMAC0RXDV         : in std_ulogic;
      PHYEMAC0RXER         : in std_ulogic;
      PHYEMAC0RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
      PHYEMAC0RXNOTINTABLE : in std_ulogic;
      PHYEMAC0RXRUNDISP    : in std_ulogic;
      PHYEMAC0SIGNALDET    : in std_ulogic;
      PHYEMAC0TXBUFERR     : in std_ulogic;
      PHYEMAC1COL          : in std_ulogic;
      PHYEMAC1CRS          : in std_ulogic;
      PHYEMAC1GTXCLK       : in std_ulogic;
      PHYEMAC1MCLKIN       : in std_ulogic;
      PHYEMAC1MDIN         : in std_ulogic;
      PHYEMAC1MIITXCLK     : in std_ulogic;
      PHYEMAC1PHYAD        : in std_logic_vector(4 downto 0);
      PHYEMAC1RXBUFERR     : in std_ulogic;
      PHYEMAC1RXBUFSTATUS  : in std_logic_vector(1 downto 0);
      PHYEMAC1RXCHARISCOMMA : in std_ulogic;
      PHYEMAC1RXCHARISK    : in std_ulogic;
      PHYEMAC1RXCHECKINGCRC : in std_ulogic;
      PHYEMAC1RXCLK        : in std_ulogic;
      PHYEMAC1RXCLKCORCNT  : in std_logic_vector(2 downto 0);
      PHYEMAC1RXCOMMADET   : in std_ulogic;
      PHYEMAC1RXD          : in std_logic_vector(7 downto 0);
      PHYEMAC1RXDISPERR    : in std_ulogic;
      PHYEMAC1RXDV         : in std_ulogic;
      PHYEMAC1RXER         : in std_ulogic;
      PHYEMAC1RXLOSSOFSYNC : in std_logic_vector(1 downto 0);
      PHYEMAC1RXNOTINTABLE : in std_ulogic;
      PHYEMAC1RXRUNDISP    : in std_ulogic;
      PHYEMAC1SIGNALDET    : in std_ulogic;
      PHYEMAC1TXBUFERR     : in std_ulogic;
      RESET                : in std_ulogic;
      TIEEMAC0CONFIGVEC    : in std_logic_vector(79 downto 0);
      TIEEMAC0UNICASTADDR  : in std_logic_vector(47 downto 0);
      TIEEMAC1CONFIGVEC    : in std_logic_vector(79 downto 0);
      TIEEMAC1UNICASTADDR  : in std_logic_vector(47 downto 0)

    );
  end component;

-- Attribute-to-Cell mapping signals

-- Input/Output Pin signals

        signal   GSR_ipd  :  std_ulogic;
        signal   CLIENTEMAC0DCMLOCKED_ipd  :  std_ulogic;
        signal   CLIENTEMAC0PAUSEREQ_ipd  :  std_ulogic;
        signal   CLIENTEMAC0PAUSEVAL_ipd  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC0RXCLIENTCLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXCLIENTCLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXD_ipd  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC0TXDVLD_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXDVLDMSW_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXFIRSTBYTE_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXGMIIMIICLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC0TXIFGDELAY_ipd  :  std_logic_vector(7 downto 0);
        signal   CLIENTEMAC0TXUNDERRUN_ipd  :  std_ulogic;
        signal   CLIENTEMAC1DCMLOCKED_ipd  :  std_ulogic;
        signal   CLIENTEMAC1PAUSEREQ_ipd  :  std_ulogic;
        signal   CLIENTEMAC1PAUSEVAL_ipd  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC1RXCLIENTCLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXCLIENTCLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXD_ipd  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC1TXDVLD_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXDVLDMSW_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXFIRSTBYTE_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXGMIIMIICLKIN_ipd  :  std_ulogic;
        signal   CLIENTEMAC1TXIFGDELAY_ipd  :  std_logic_vector(7 downto 0);
        signal   CLIENTEMAC1TXUNDERRUN_ipd  :  std_ulogic;
        signal   DCREMACENABLE_ipd  :  std_ulogic;
        signal   HOSTADDR_ipd  :  std_logic_vector(9 downto 0);
        signal   HOSTCLK_ipd  :  std_ulogic;
        signal   HOSTEMAC1SEL_ipd  :  std_ulogic;
        signal   HOSTMIIMSEL_ipd  :  std_ulogic;
        signal   HOSTOPCODE_ipd  :  std_logic_vector(1 downto 0);
        signal   HOSTREQ_ipd  :  std_ulogic;
        signal   HOSTWRDATA_ipd  :  std_logic_vector(31 downto 0);
        signal   PHYEMAC0COL_ipd  :  std_ulogic;
        signal   PHYEMAC0CRS_ipd  :  std_ulogic;
        signal   PHYEMAC0GTXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC0MCLKIN_ipd  :  std_ulogic;
        signal   PHYEMAC0MDIN_ipd  :  std_ulogic;
        signal   PHYEMAC0MIITXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC0PHYAD_ipd  :  std_logic_vector(4 downto 0);
        signal   PHYEMAC0RXBUFERR_ipd  :  std_ulogic;
        signal   PHYEMAC0RXBUFSTATUS_ipd  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC0RXCHARISCOMMA_ipd  :  std_ulogic;
        signal   PHYEMAC0RXCHARISK_ipd  :  std_ulogic;
        signal   PHYEMAC0RXCHECKINGCRC_ipd  :  std_ulogic;
        signal   PHYEMAC0RXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC0RXCLKCORCNT_ipd  :  std_logic_vector(2 downto 0);
        signal   PHYEMAC0RXCOMMADET_ipd  :  std_ulogic;
        signal   PHYEMAC0RXD_ipd  :  std_logic_vector(7 downto 0);
        signal   PHYEMAC0RXDISPERR_ipd  :  std_ulogic;
        signal   PHYEMAC0RXDV_ipd  :  std_ulogic;
        signal   PHYEMAC0RXER_ipd  :  std_ulogic;
        signal   PHYEMAC0RXLOSSOFSYNC_ipd  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC0RXNOTINTABLE_ipd  :  std_ulogic;
        signal   PHYEMAC0RXRUNDISP_ipd  :  std_ulogic;
        signal   PHYEMAC0SIGNALDET_ipd  :  std_ulogic;
        signal   PHYEMAC0TXBUFERR_ipd  :  std_ulogic;
        signal   PHYEMAC1COL_ipd  :  std_ulogic;
        signal   PHYEMAC1CRS_ipd  :  std_ulogic;
        signal   PHYEMAC1GTXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC1MCLKIN_ipd  :  std_ulogic;
        signal   PHYEMAC1MDIN_ipd  :  std_ulogic;
        signal   PHYEMAC1MIITXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC1PHYAD_ipd  :  std_logic_vector(4 downto 0);
        signal   PHYEMAC1RXBUFERR_ipd  :  std_ulogic;
        signal   PHYEMAC1RXBUFSTATUS_ipd  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC1RXCHARISCOMMA_ipd  :  std_ulogic;
        signal   PHYEMAC1RXCHARISK_ipd  :  std_ulogic;
        signal   PHYEMAC1RXCHECKINGCRC_ipd  :  std_ulogic;
        signal   PHYEMAC1RXCLK_ipd  :  std_ulogic;
        signal   PHYEMAC1RXCLKCORCNT_ipd  :  std_logic_vector(2 downto 0);
        signal   PHYEMAC1RXCOMMADET_ipd  :  std_ulogic;
        signal   PHYEMAC1RXD_ipd  :  std_logic_vector(7 downto 0);
        signal   PHYEMAC1RXDISPERR_ipd  :  std_ulogic;
        signal   PHYEMAC1RXDV_ipd  :  std_ulogic;
        signal   PHYEMAC1RXER_ipd  :  std_ulogic;
        signal   PHYEMAC1RXLOSSOFSYNC_ipd  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC1RXNOTINTABLE_ipd  :  std_ulogic;
        signal   PHYEMAC1RXRUNDISP_ipd  :  std_ulogic;
        signal   PHYEMAC1SIGNALDET_ipd  :  std_ulogic;
        signal   PHYEMAC1TXBUFERR_ipd  :  std_ulogic;
        signal   RESET_ipd  :  std_ulogic;
        signal   TIEEMAC0CONFIGVEC_ipd  :  std_logic_vector(79 downto 0);
        signal   TIEEMAC0UNICASTADDR_ipd  :  std_logic_vector(47 downto 0);
        signal   TIEEMAC1CONFIGVEC_ipd  :  std_logic_vector(79 downto 0);
        signal   TIEEMAC1UNICASTADDR_ipd  :  std_logic_vector(47 downto 0);
        signal   DCREMACWRITE_ipd  :  std_ulogic;
        signal   DCREMACREAD_ipd  :  std_ulogic;
        signal   DCREMACDBUS_ipd  :  std_logic_vector(0 to 31);
        signal   DCREMACABUS_ipd  :  std_logic_vector(8 to 9);
        signal   DCREMACCLK_ipd  :  std_ulogic;

        signal   DCRHOSTDONEIR_out  :  std_ulogic;
        signal   EMAC0CLIENTANINTERRUPT_out  :  std_ulogic;
        signal   EMAC0CLIENTRXBADFRAME_out  :  std_ulogic;
        signal   EMAC0CLIENTRXCLIENTCLKOUT_out  :  std_ulogic;
        signal   EMAC0CLIENTRXD_out  :  std_logic_vector(15 downto 0);
        signal   EMAC0CLIENTRXDVLD_out  :  std_ulogic;
        signal   EMAC0CLIENTRXDVLDMSW_out  :  std_ulogic;
        signal   EMAC0CLIENTRXDVREG6_out  :  std_ulogic;
        signal   EMAC0CLIENTRXFRAMEDROP_out  :  std_ulogic;
        signal   EMAC0CLIENTRXGOODFRAME_out  :  std_ulogic;
        signal   EMAC0CLIENTRXSTATS_out  :  std_logic_vector(6 downto 0);
        signal   EMAC0CLIENTRXSTATSBYTEVLD_out  :  std_ulogic;
        signal   EMAC0CLIENTRXSTATSVLD_out  :  std_ulogic;
        signal   EMAC0CLIENTTXACK_out  :  std_ulogic;
        signal   EMAC0CLIENTTXCLIENTCLKOUT_out  :  std_ulogic;
        signal   EMAC0CLIENTTXCOLLISION_out  :  std_ulogic;
        signal   EMAC0CLIENTTXGMIIMIICLKOUT_out  :  std_ulogic;
        signal   EMAC0CLIENTTXRETRANSMIT_out  :  std_ulogic;
        signal   EMAC0CLIENTTXSTATS_out  :  std_ulogic;
        signal   EMAC0CLIENTTXSTATSBYTEVLD_out  :  std_ulogic;
        signal   EMAC0CLIENTTXSTATSVLD_out  :  std_ulogic;
        signal   EMAC0PHYENCOMMAALIGN_out  :  std_ulogic;
        signal   EMAC0PHYLOOPBACKMSB_out  :  std_ulogic;
        signal   EMAC0PHYMCLKOUT_out  :  std_ulogic;
        signal   EMAC0PHYMDOUT_out  :  std_ulogic;
        signal   EMAC0PHYMDTRI_out  :  std_ulogic;
        signal   EMAC0PHYMGTRXRESET_out  :  std_ulogic;
        signal   EMAC0PHYMGTTXRESET_out  :  std_ulogic;
        signal   EMAC0PHYPOWERDOWN_out  :  std_ulogic;
        signal   EMAC0PHYSYNCACQSTATUS_out  :  std_ulogic;
        signal   EMAC0PHYTXCHARDISPMODE_out  :  std_ulogic;
        signal   EMAC0PHYTXCHARDISPVAL_out  :  std_ulogic;
        signal   EMAC0PHYTXCHARISK_out  :  std_ulogic;
        signal   EMAC0PHYTXCLK_out  :  std_ulogic;
        signal   EMAC0PHYTXD_out  :  std_logic_vector(7 downto 0);
        signal   EMAC0PHYTXEN_out  :  std_ulogic;
        signal   EMAC0PHYTXER_out  :  std_ulogic;
        signal   EMAC1CLIENTANINTERRUPT_out  :  std_ulogic;
        signal   EMAC1CLIENTRXBADFRAME_out  :  std_ulogic;
        signal   EMAC1CLIENTRXCLIENTCLKOUT_out  :  std_ulogic;
        signal   EMAC1CLIENTRXD_out  :  std_logic_vector(15 downto 0);
        signal   EMAC1CLIENTRXDVLD_out  :  std_ulogic;
        signal   EMAC1CLIENTRXDVLDMSW_out  :  std_ulogic;
        signal   EMAC1CLIENTRXDVREG6_out  :  std_ulogic;
        signal   EMAC1CLIENTRXFRAMEDROP_out  :  std_ulogic;
        signal   EMAC1CLIENTRXGOODFRAME_out  :  std_ulogic;
        signal   EMAC1CLIENTRXSTATS_out  :  std_logic_vector(6 downto 0);
        signal   EMAC1CLIENTRXSTATSBYTEVLD_out  :  std_ulogic;
        signal   EMAC1CLIENTRXSTATSVLD_out  :  std_ulogic;
        signal   EMAC1CLIENTTXACK_out  :  std_ulogic;
        signal   EMAC1CLIENTTXCLIENTCLKOUT_out  :  std_ulogic;
        signal   EMAC1CLIENTTXCOLLISION_out  :  std_ulogic;
        signal   EMAC1CLIENTTXGMIIMIICLKOUT_out  :  std_ulogic;
        signal   EMAC1CLIENTTXRETRANSMIT_out  :  std_ulogic;
        signal   EMAC1CLIENTTXSTATS_out  :  std_ulogic;
        signal   EMAC1CLIENTTXSTATSBYTEVLD_out  :  std_ulogic;
        signal   EMAC1CLIENTTXSTATSVLD_out  :  std_ulogic;
        signal   EMAC1PHYENCOMMAALIGN_out  :  std_ulogic;
        signal   EMAC1PHYLOOPBACKMSB_out  :  std_ulogic;
        signal   EMAC1PHYMCLKOUT_out  :  std_ulogic;
        signal   EMAC1PHYMDOUT_out  :  std_ulogic;
        signal   EMAC1PHYMDTRI_out  :  std_ulogic;
        signal   EMAC1PHYMGTRXRESET_out  :  std_ulogic;
        signal   EMAC1PHYMGTTXRESET_out  :  std_ulogic;
        signal   EMAC1PHYPOWERDOWN_out  :  std_ulogic;
        signal   EMAC1PHYSYNCACQSTATUS_out  :  std_ulogic;
        signal   EMAC1PHYTXCHARDISPMODE_out  :  std_ulogic;
        signal   EMAC1PHYTXCHARDISPVAL_out  :  std_ulogic;
        signal   EMAC1PHYTXCHARISK_out  :  std_ulogic;
        signal   EMAC1PHYTXCLK_out  :  std_ulogic;
        signal   EMAC1PHYTXD_out  :  std_logic_vector(7 downto 0);
        signal   EMAC1PHYTXEN_out  :  std_ulogic;
        signal   EMAC1PHYTXER_out  :  std_ulogic;
        signal   HOSTMIIMRDY_out  :  std_ulogic;
        signal   HOSTRDDATA_out  :  std_logic_vector(31 downto 0);
        signal   EMACDCRDBUS_out  :  std_logic_vector(0 to 31);
        signal   EMACDCRACK_out  :  std_ulogic;

        signal   GSR_dly  :  std_ulogic;
        signal   CLIENTEMAC0DCMLOCKED_dly  :  std_ulogic;
        signal   CLIENTEMAC0PAUSEREQ_dly  :  std_ulogic;
        signal   CLIENTEMAC0PAUSEVAL_dly  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC0RXCLIENTCLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXCLIENTCLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXD_dly  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC0TXDVLD_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXDVLDMSW_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXFIRSTBYTE_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXGMIIMIICLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC0TXIFGDELAY_dly  :  std_logic_vector(7 downto 0);
        signal   CLIENTEMAC0TXUNDERRUN_dly  :  std_ulogic;
        signal   CLIENTEMAC1DCMLOCKED_dly  :  std_ulogic;
        signal   CLIENTEMAC1PAUSEREQ_dly  :  std_ulogic;
        signal   CLIENTEMAC1PAUSEVAL_dly  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC1RXCLIENTCLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXCLIENTCLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXD_dly  :  std_logic_vector(15 downto 0);
        signal   CLIENTEMAC1TXDVLD_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXDVLDMSW_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXFIRSTBYTE_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXGMIIMIICLKIN_dly  :  std_ulogic;
        signal   CLIENTEMAC1TXIFGDELAY_dly  :  std_logic_vector(7 downto 0);
        signal   CLIENTEMAC1TXUNDERRUN_dly  :  std_ulogic;
        signal   DCREMACENABLE_dly  :  std_ulogic;
        signal   HOSTADDR_dly  :  std_logic_vector(9 downto 0);
        signal   HOSTCLK_dly  :  std_ulogic;
        signal   HOSTEMAC1SEL_dly  :  std_ulogic;
        signal   HOSTMIIMSEL_dly  :  std_ulogic;
        signal   HOSTOPCODE_dly  :  std_logic_vector(1 downto 0);
        signal   HOSTREQ_dly  :  std_ulogic;
        signal   HOSTWRDATA_dly  :  std_logic_vector(31 downto 0);
        signal   PHYEMAC0COL_dly  :  std_ulogic;
        signal   PHYEMAC0CRS_dly  :  std_ulogic;
        signal   PHYEMAC0GTXCLK_dly  :  std_ulogic;
        signal   PHYEMAC0MCLKIN_dly  :  std_ulogic;
        signal   PHYEMAC0MDIN_dly  :  std_ulogic;
        signal   PHYEMAC0MIITXCLK_dly  :  std_ulogic;
        signal   PHYEMAC0PHYAD_dly  :  std_logic_vector(4 downto 0);
        signal   PHYEMAC0RXBUFERR_dly  :  std_ulogic;
        signal   PHYEMAC0RXBUFSTATUS_dly  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC0RXCHARISCOMMA_dly  :  std_ulogic;
        signal   PHYEMAC0RXCHARISK_dly  :  std_ulogic;
        signal   PHYEMAC0RXCHECKINGCRC_dly  :  std_ulogic;
        signal   PHYEMAC0RXCLK_dly  :  std_ulogic;
        signal   PHYEMAC0RXCLKCORCNT_dly  :  std_logic_vector(2 downto 0);
        signal   PHYEMAC0RXCOMMADET_dly  :  std_ulogic;
        signal   PHYEMAC0RXD_dly  :  std_logic_vector(7 downto 0);
        signal   PHYEMAC0RXDISPERR_dly  :  std_ulogic;
        signal   PHYEMAC0RXDV_dly  :  std_ulogic;
        signal   PHYEMAC0RXER_dly  :  std_ulogic;
        signal   PHYEMAC0RXLOSSOFSYNC_dly  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC0RXNOTINTABLE_dly  :  std_ulogic;
        signal   PHYEMAC0RXRUNDISP_dly  :  std_ulogic;
        signal   PHYEMAC0SIGNALDET_dly  :  std_ulogic;
        signal   PHYEMAC0TXBUFERR_dly  :  std_ulogic;
        signal   PHYEMAC1COL_dly  :  std_ulogic;
        signal   PHYEMAC1CRS_dly  :  std_ulogic;
        signal   PHYEMAC1GTXCLK_dly  :  std_ulogic;
        signal   PHYEMAC1MCLKIN_dly  :  std_ulogic;
        signal   PHYEMAC1MDIN_dly  :  std_ulogic;
        signal   PHYEMAC1MIITXCLK_dly  :  std_ulogic;
        signal   PHYEMAC1PHYAD_dly  :  std_logic_vector(4 downto 0);
        signal   PHYEMAC1RXBUFERR_dly  :  std_ulogic;
        signal   PHYEMAC1RXBUFSTATUS_dly  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC1RXCHARISCOMMA_dly  :  std_ulogic;
        signal   PHYEMAC1RXCHARISK_dly  :  std_ulogic;
        signal   PHYEMAC1RXCHECKINGCRC_dly  :  std_ulogic;
        signal   PHYEMAC1RXCLK_dly  :  std_ulogic;
        signal   PHYEMAC1RXCLKCORCNT_dly  :  std_logic_vector(2 downto 0);
        signal   PHYEMAC1RXCOMMADET_dly  :  std_ulogic;
        signal   PHYEMAC1RXD_dly  :  std_logic_vector(7 downto 0);
        signal   PHYEMAC1RXDISPERR_dly  :  std_ulogic;
        signal   PHYEMAC1RXDV_dly  :  std_ulogic;
        signal   PHYEMAC1RXER_dly  :  std_ulogic;
        signal   PHYEMAC1RXLOSSOFSYNC_dly  :  std_logic_vector(1 downto 0);
        signal   PHYEMAC1RXNOTINTABLE_dly  :  std_ulogic;
        signal   PHYEMAC1RXRUNDISP_dly  :  std_ulogic;
        signal   PHYEMAC1SIGNALDET_dly  :  std_ulogic;
        signal   PHYEMAC1TXBUFERR_dly  :  std_ulogic;
        signal   RESET_dly  :  std_ulogic;
        signal   TIEEMAC0CONFIGVEC_dly  :  std_logic_vector(79 downto 0);
        signal   TIEEMAC0UNICASTADDR_dly  :  std_logic_vector(47 downto 0);
        signal   TIEEMAC1CONFIGVEC_dly  :  std_logic_vector(79 downto 0);
        signal   TIEEMAC1UNICASTADDR_dly  :  std_logic_vector(47 downto 0);
        signal   DCREMACWRITE_dly  :  std_ulogic;
        signal   DCREMACREAD_dly  :  std_ulogic;
        signal   DCREMACDBUS_dly  :  std_logic_vector(0 to 31);
        signal   DCREMACABUS_dly  :  std_logic_vector(8 to 9);
        signal   DCREMACCLK_dly  :  std_ulogic;

begin


   WireDelay : block
       begin
              VitalWireDelay (CLIENTEMAC0DCMLOCKED_ipd,CLIENTEMAC0DCMLOCKED,tipd_CLIENTEMAC0DCMLOCKED);
              VitalWireDelay (CLIENTEMAC0PAUSEREQ_ipd,CLIENTEMAC0PAUSEREQ,tipd_CLIENTEMAC0PAUSEREQ);
           CLIENTEMAC0PAUSEVAL_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (CLIENTEMAC0PAUSEVAL_ipd(i),CLIENTEMAC0PAUSEVAL(i),tipd_CLIENTEMAC0PAUSEVAL(i));
           end generate CLIENTEMAC0PAUSEVAL_DELAY;
              VitalWireDelay (CLIENTEMAC0RXCLIENTCLKIN_ipd,CLIENTEMAC0RXCLIENTCLKIN,tipd_CLIENTEMAC0RXCLIENTCLKIN);
              VitalWireDelay (CLIENTEMAC0TXCLIENTCLKIN_ipd,CLIENTEMAC0TXCLIENTCLKIN,tipd_CLIENTEMAC0TXCLIENTCLKIN);
           CLIENTEMAC0TXD_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (CLIENTEMAC0TXD_ipd(i),CLIENTEMAC0TXD(i),tipd_CLIENTEMAC0TXD(i));
           end generate CLIENTEMAC0TXD_DELAY;
              VitalWireDelay (CLIENTEMAC0TXDVLD_ipd,CLIENTEMAC0TXDVLD,tipd_CLIENTEMAC0TXDVLD);
              VitalWireDelay (CLIENTEMAC0TXDVLDMSW_ipd,CLIENTEMAC0TXDVLDMSW,tipd_CLIENTEMAC0TXDVLDMSW);
              VitalWireDelay (CLIENTEMAC0TXFIRSTBYTE_ipd,CLIENTEMAC0TXFIRSTBYTE,tipd_CLIENTEMAC0TXFIRSTBYTE);
              VitalWireDelay (CLIENTEMAC0TXGMIIMIICLKIN_ipd,CLIENTEMAC0TXGMIIMIICLKIN,tipd_CLIENTEMAC0TXGMIIMIICLKIN);
           CLIENTEMAC0TXIFGDELAY_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (CLIENTEMAC0TXIFGDELAY_ipd(i),CLIENTEMAC0TXIFGDELAY(i),tipd_CLIENTEMAC0TXIFGDELAY(i));
           end generate CLIENTEMAC0TXIFGDELAY_DELAY;
              VitalWireDelay (CLIENTEMAC0TXUNDERRUN_ipd,CLIENTEMAC0TXUNDERRUN,tipd_CLIENTEMAC0TXUNDERRUN);
              VitalWireDelay (CLIENTEMAC1DCMLOCKED_ipd,CLIENTEMAC1DCMLOCKED,tipd_CLIENTEMAC1DCMLOCKED);
              VitalWireDelay (CLIENTEMAC1PAUSEREQ_ipd,CLIENTEMAC1PAUSEREQ,tipd_CLIENTEMAC1PAUSEREQ);
           CLIENTEMAC1PAUSEVAL_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (CLIENTEMAC1PAUSEVAL_ipd(i),CLIENTEMAC1PAUSEVAL(i),tipd_CLIENTEMAC1PAUSEVAL(i));
           end generate CLIENTEMAC1PAUSEVAL_DELAY;
              VitalWireDelay (CLIENTEMAC1RXCLIENTCLKIN_ipd,CLIENTEMAC1RXCLIENTCLKIN,tipd_CLIENTEMAC1RXCLIENTCLKIN);
              VitalWireDelay (CLIENTEMAC1TXCLIENTCLKIN_ipd,CLIENTEMAC1TXCLIENTCLKIN,tipd_CLIENTEMAC1TXCLIENTCLKIN);
           CLIENTEMAC1TXD_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (CLIENTEMAC1TXD_ipd(i),CLIENTEMAC1TXD(i),tipd_CLIENTEMAC1TXD(i));
           end generate CLIENTEMAC1TXD_DELAY;
              VitalWireDelay (CLIENTEMAC1TXDVLD_ipd,CLIENTEMAC1TXDVLD,tipd_CLIENTEMAC1TXDVLD);
              VitalWireDelay (CLIENTEMAC1TXDVLDMSW_ipd,CLIENTEMAC1TXDVLDMSW,tipd_CLIENTEMAC1TXDVLDMSW);
              VitalWireDelay (CLIENTEMAC1TXFIRSTBYTE_ipd,CLIENTEMAC1TXFIRSTBYTE,tipd_CLIENTEMAC1TXFIRSTBYTE);
              VitalWireDelay (CLIENTEMAC1TXGMIIMIICLKIN_ipd,CLIENTEMAC1TXGMIIMIICLKIN,tipd_CLIENTEMAC1TXGMIIMIICLKIN);
           CLIENTEMAC1TXIFGDELAY_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (CLIENTEMAC1TXIFGDELAY_ipd(i),CLIENTEMAC1TXIFGDELAY(i),tipd_CLIENTEMAC1TXIFGDELAY(i));
           end generate CLIENTEMAC1TXIFGDELAY_DELAY;
              VitalWireDelay (CLIENTEMAC1TXUNDERRUN_ipd,CLIENTEMAC1TXUNDERRUN,tipd_CLIENTEMAC1TXUNDERRUN);
              VitalWireDelay (DCREMACENABLE_ipd,DCREMACENABLE,tipd_DCREMACENABLE);
           HOSTADDR_DELAY : for i in 9 downto 0 generate
              VitalWireDelay (HOSTADDR_ipd(i),HOSTADDR(i),tipd_HOSTADDR(i));
           end generate HOSTADDR_DELAY;
              VitalWireDelay (HOSTCLK_ipd,HOSTCLK,tipd_HOSTCLK);
              VitalWireDelay (HOSTEMAC1SEL_ipd,HOSTEMAC1SEL,tipd_HOSTEMAC1SEL);
              VitalWireDelay (HOSTMIIMSEL_ipd,HOSTMIIMSEL,tipd_HOSTMIIMSEL);
           HOSTOPCODE_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (HOSTOPCODE_ipd(i),HOSTOPCODE(i),tipd_HOSTOPCODE(i));
           end generate HOSTOPCODE_DELAY;
              VitalWireDelay (HOSTREQ_ipd,HOSTREQ,tipd_HOSTREQ);
           HOSTWRDATA_DELAY : for i in 31 downto 0 generate
              VitalWireDelay (HOSTWRDATA_ipd(i),HOSTWRDATA(i),tipd_HOSTWRDATA(i));
           end generate HOSTWRDATA_DELAY;
              VitalWireDelay (PHYEMAC0COL_ipd,PHYEMAC0COL,tipd_PHYEMAC0COL);
              VitalWireDelay (PHYEMAC0CRS_ipd,PHYEMAC0CRS,tipd_PHYEMAC0CRS);
              VitalWireDelay (PHYEMAC0GTXCLK_ipd,PHYEMAC0GTXCLK,tipd_PHYEMAC0GTXCLK);
              VitalWireDelay (PHYEMAC0MCLKIN_ipd,PHYEMAC0MCLKIN,tipd_PHYEMAC0MCLKIN);
              VitalWireDelay (PHYEMAC0MDIN_ipd,PHYEMAC0MDIN,tipd_PHYEMAC0MDIN);
              VitalWireDelay (PHYEMAC0MIITXCLK_ipd,PHYEMAC0MIITXCLK,tipd_PHYEMAC0MIITXCLK);
           PHYEMAC0PHYAD_DELAY : for i in 4 downto 0 generate
              VitalWireDelay (PHYEMAC0PHYAD_ipd(i),PHYEMAC0PHYAD(i),tipd_PHYEMAC0PHYAD(i));
           end generate PHYEMAC0PHYAD_DELAY;
              VitalWireDelay (PHYEMAC0RXBUFERR_ipd,PHYEMAC0RXBUFERR,tipd_PHYEMAC0RXBUFERR);
           PHYEMAC0RXBUFSTATUS_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (PHYEMAC0RXBUFSTATUS_ipd(i),PHYEMAC0RXBUFSTATUS(i),tipd_PHYEMAC0RXBUFSTATUS(i));
           end generate PHYEMAC0RXBUFSTATUS_DELAY;
              VitalWireDelay (PHYEMAC0RXCHARISCOMMA_ipd,PHYEMAC0RXCHARISCOMMA,tipd_PHYEMAC0RXCHARISCOMMA);
              VitalWireDelay (PHYEMAC0RXCHARISK_ipd,PHYEMAC0RXCHARISK,tipd_PHYEMAC0RXCHARISK);
              VitalWireDelay (PHYEMAC0RXCHECKINGCRC_ipd,PHYEMAC0RXCHECKINGCRC,tipd_PHYEMAC0RXCHECKINGCRC);
              VitalWireDelay (PHYEMAC0RXCLK_ipd,PHYEMAC0RXCLK,tipd_PHYEMAC0RXCLK);
           PHYEMAC0RXCLKCORCNT_DELAY : for i in 2 downto 0 generate
              VitalWireDelay (PHYEMAC0RXCLKCORCNT_ipd(i),PHYEMAC0RXCLKCORCNT(i),tipd_PHYEMAC0RXCLKCORCNT(i));
           end generate PHYEMAC0RXCLKCORCNT_DELAY;
              VitalWireDelay (PHYEMAC0RXCOMMADET_ipd,PHYEMAC0RXCOMMADET,tipd_PHYEMAC0RXCOMMADET);
           PHYEMAC0RXD_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (PHYEMAC0RXD_ipd(i),PHYEMAC0RXD(i),tipd_PHYEMAC0RXD(i));
           end generate PHYEMAC0RXD_DELAY;
              VitalWireDelay (PHYEMAC0RXDISPERR_ipd,PHYEMAC0RXDISPERR,tipd_PHYEMAC0RXDISPERR);
              VitalWireDelay (PHYEMAC0RXDV_ipd,PHYEMAC0RXDV,tipd_PHYEMAC0RXDV);
              VitalWireDelay (PHYEMAC0RXER_ipd,PHYEMAC0RXER,tipd_PHYEMAC0RXER);
           PHYEMAC0RXLOSSOFSYNC_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (PHYEMAC0RXLOSSOFSYNC_ipd(i),PHYEMAC0RXLOSSOFSYNC(i),tipd_PHYEMAC0RXLOSSOFSYNC(i));
           end generate PHYEMAC0RXLOSSOFSYNC_DELAY;
              VitalWireDelay (PHYEMAC0RXNOTINTABLE_ipd,PHYEMAC0RXNOTINTABLE,tipd_PHYEMAC0RXNOTINTABLE);
              VitalWireDelay (PHYEMAC0RXRUNDISP_ipd,PHYEMAC0RXRUNDISP,tipd_PHYEMAC0RXRUNDISP);
              VitalWireDelay (PHYEMAC0SIGNALDET_ipd,PHYEMAC0SIGNALDET,tipd_PHYEMAC0SIGNALDET);
              VitalWireDelay (PHYEMAC0TXBUFERR_ipd,PHYEMAC0TXBUFERR,tipd_PHYEMAC0TXBUFERR);
              VitalWireDelay (PHYEMAC1COL_ipd,PHYEMAC1COL,tipd_PHYEMAC1COL);
              VitalWireDelay (PHYEMAC1CRS_ipd,PHYEMAC1CRS,tipd_PHYEMAC1CRS);
              VitalWireDelay (PHYEMAC1GTXCLK_ipd,PHYEMAC1GTXCLK,tipd_PHYEMAC1GTXCLK);
              VitalWireDelay (PHYEMAC1MCLKIN_ipd,PHYEMAC1MCLKIN,tipd_PHYEMAC1MCLKIN);
              VitalWireDelay (PHYEMAC1MDIN_ipd,PHYEMAC1MDIN,tipd_PHYEMAC1MDIN);
              VitalWireDelay (PHYEMAC1MIITXCLK_ipd,PHYEMAC1MIITXCLK,tipd_PHYEMAC1MIITXCLK);
           PHYEMAC1PHYAD_DELAY : for i in 4 downto 0 generate
              VitalWireDelay (PHYEMAC1PHYAD_ipd(i),PHYEMAC1PHYAD(i),tipd_PHYEMAC1PHYAD(i));
           end generate PHYEMAC1PHYAD_DELAY;
              VitalWireDelay (PHYEMAC1RXBUFERR_ipd,PHYEMAC1RXBUFERR,tipd_PHYEMAC1RXBUFERR);
           PHYEMAC1RXBUFSTATUS_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (PHYEMAC1RXBUFSTATUS_ipd(i),PHYEMAC1RXBUFSTATUS(i),tipd_PHYEMAC1RXBUFSTATUS(i));
           end generate PHYEMAC1RXBUFSTATUS_DELAY;
              VitalWireDelay (PHYEMAC1RXCHARISCOMMA_ipd,PHYEMAC1RXCHARISCOMMA,tipd_PHYEMAC1RXCHARISCOMMA);
              VitalWireDelay (PHYEMAC1RXCHARISK_ipd,PHYEMAC1RXCHARISK,tipd_PHYEMAC1RXCHARISK);
              VitalWireDelay (PHYEMAC1RXCHECKINGCRC_ipd,PHYEMAC1RXCHECKINGCRC,tipd_PHYEMAC1RXCHECKINGCRC);
              VitalWireDelay (PHYEMAC1RXCLK_ipd,PHYEMAC1RXCLK,tipd_PHYEMAC1RXCLK);
           PHYEMAC1RXCLKCORCNT_DELAY : for i in 2 downto 0 generate
              VitalWireDelay (PHYEMAC1RXCLKCORCNT_ipd(i),PHYEMAC1RXCLKCORCNT(i),tipd_PHYEMAC1RXCLKCORCNT(i));
           end generate PHYEMAC1RXCLKCORCNT_DELAY;
              VitalWireDelay (PHYEMAC1RXCOMMADET_ipd,PHYEMAC1RXCOMMADET,tipd_PHYEMAC1RXCOMMADET);
           PHYEMAC1RXD_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (PHYEMAC1RXD_ipd(i),PHYEMAC1RXD(i),tipd_PHYEMAC1RXD(i));
           end generate PHYEMAC1RXD_DELAY;
              VitalWireDelay (PHYEMAC1RXDISPERR_ipd,PHYEMAC1RXDISPERR,tipd_PHYEMAC1RXDISPERR);
              VitalWireDelay (PHYEMAC1RXDV_ipd,PHYEMAC1RXDV,tipd_PHYEMAC1RXDV);
              VitalWireDelay (PHYEMAC1RXER_ipd,PHYEMAC1RXER,tipd_PHYEMAC1RXER);
           PHYEMAC1RXLOSSOFSYNC_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (PHYEMAC1RXLOSSOFSYNC_ipd(i),PHYEMAC1RXLOSSOFSYNC(i),tipd_PHYEMAC1RXLOSSOFSYNC(i));
           end generate PHYEMAC1RXLOSSOFSYNC_DELAY;
              VitalWireDelay (PHYEMAC1RXNOTINTABLE_ipd,PHYEMAC1RXNOTINTABLE,tipd_PHYEMAC1RXNOTINTABLE);
              VitalWireDelay (PHYEMAC1RXRUNDISP_ipd,PHYEMAC1RXRUNDISP,tipd_PHYEMAC1RXRUNDISP);
              VitalWireDelay (PHYEMAC1SIGNALDET_ipd,PHYEMAC1SIGNALDET,tipd_PHYEMAC1SIGNALDET);
              VitalWireDelay (PHYEMAC1TXBUFERR_ipd,PHYEMAC1TXBUFERR,tipd_PHYEMAC1TXBUFERR);
              VitalWireDelay (RESET_ipd,RESET,tipd_RESET);
           TIEEMAC0CONFIGVEC_DELAY : for i in 79 downto 0 generate
              VitalWireDelay (TIEEMAC0CONFIGVEC_ipd(i),TIEEMAC0CONFIGVEC(i),tipd_TIEEMAC0CONFIGVEC(i));
           end generate TIEEMAC0CONFIGVEC_DELAY;
           TIEEMAC0UNICASTADDR_DELAY : for i in 47 downto 0 generate
              VitalWireDelay (TIEEMAC0UNICASTADDR_ipd(i),TIEEMAC0UNICASTADDR(i),tipd_TIEEMAC0UNICASTADDR(i));
           end generate TIEEMAC0UNICASTADDR_DELAY;
           TIEEMAC1CONFIGVEC_DELAY : for i in 79 downto 0 generate
              VitalWireDelay (TIEEMAC1CONFIGVEC_ipd(i),TIEEMAC1CONFIGVEC(i),tipd_TIEEMAC1CONFIGVEC(i));
           end generate TIEEMAC1CONFIGVEC_DELAY;
           TIEEMAC1UNICASTADDR_DELAY : for i in 47 downto 0 generate
              VitalWireDelay (TIEEMAC1UNICASTADDR_ipd(i),TIEEMAC1UNICASTADDR(i),tipd_TIEEMAC1UNICASTADDR(i));
           end generate TIEEMAC1UNICASTADDR_DELAY;
              VitalWireDelay (DCREMACWRITE_ipd,DCREMACWRITE,tipd_DCREMACWRITE);
              VitalWireDelay (DCREMACREAD_ipd,DCREMACREAD,tipd_DCREMACREAD);
           DCREMACDBUS_DELAY : for i in 0 to 31 generate
              VitalWireDelay (DCREMACDBUS_ipd(i),DCREMACDBUS(i),tipd_DCREMACDBUS(i));
           end generate DCREMACDBUS_DELAY;
           DCREMACABUS_DELAY : for i in 8 to 9 generate
              VitalWireDelay (DCREMACABUS_ipd(i),DCREMACABUS(i),tipd_DCREMACABUS(i));
           end generate DCREMACABUS_DELAY;
              VitalWireDelay (DCREMACCLK_ipd,DCREMACCLK,tipd_DCREMACCLK);
              VitalWireDelay (GSR_ipd,GSR,tipd_GSR);
       end block;

   SignalDelay : block
       begin
              VitalSignalDelay (CLIENTEMAC0DCMLOCKED_dly,CLIENTEMAC0DCMLOCKED_ipd,tisd_CLIENTEMAC0DCMLOCKED);
              VitalSignalDelay (CLIENTEMAC0PAUSEREQ_dly,CLIENTEMAC0PAUSEREQ_ipd,tisd_CLIENTEMAC0PAUSEREQ);
           CLIENTEMAC0PAUSEVAL_DELAY : for i in 15 downto 0 generate
              VitalSignalDelay (CLIENTEMAC0PAUSEVAL_dly(i),CLIENTEMAC0PAUSEVAL_ipd(i),tisd_CLIENTEMAC0PAUSEVAL(i));
           end generate CLIENTEMAC0PAUSEVAL_DELAY;
           CLIENTEMAC0TXD_DELAY : for i in 15 downto 0 generate
              VitalSignalDelay (CLIENTEMAC0TXD_dly(i),CLIENTEMAC0TXD_ipd(i),tisd_CLIENTEMAC0TXD(i));
           end generate CLIENTEMAC0TXD_DELAY;
              VitalSignalDelay (CLIENTEMAC0TXDVLD_dly,CLIENTEMAC0TXDVLD_ipd,tisd_CLIENTEMAC0TXDVLD);
              VitalSignalDelay (CLIENTEMAC0TXDVLDMSW_dly,CLIENTEMAC0TXDVLDMSW_ipd,tisd_CLIENTEMAC0TXDVLDMSW);
              VitalSignalDelay (CLIENTEMAC0TXFIRSTBYTE_dly,CLIENTEMAC0TXFIRSTBYTE_ipd,tisd_CLIENTEMAC0TXFIRSTBYTE);
           CLIENTEMAC0TXIFGDELAY_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (CLIENTEMAC0TXIFGDELAY_dly(i),CLIENTEMAC0TXIFGDELAY_ipd(i),tisd_CLIENTEMAC0TXIFGDELAY(i));
           end generate CLIENTEMAC0TXIFGDELAY_DELAY;
              VitalSignalDelay (CLIENTEMAC0TXUNDERRUN_dly,CLIENTEMAC0TXUNDERRUN_ipd,tisd_CLIENTEMAC0TXUNDERRUN);
              VitalSignalDelay (CLIENTEMAC1DCMLOCKED_dly,CLIENTEMAC1DCMLOCKED_ipd,tisd_CLIENTEMAC1DCMLOCKED);
              VitalSignalDelay (CLIENTEMAC1PAUSEREQ_dly,CLIENTEMAC1PAUSEREQ_ipd,tisd_CLIENTEMAC1PAUSEREQ);
           CLIENTEMAC1PAUSEVAL_DELAY : for i in 15 downto 0 generate
              VitalSignalDelay (CLIENTEMAC1PAUSEVAL_dly(i),CLIENTEMAC1PAUSEVAL_ipd(i),tisd_CLIENTEMAC1PAUSEVAL(i));
           end generate CLIENTEMAC1PAUSEVAL_DELAY;
           CLIENTEMAC1TXD_DELAY : for i in 15 downto 0 generate
              VitalSignalDelay (CLIENTEMAC1TXD_dly(i),CLIENTEMAC1TXD_ipd(i),tisd_CLIENTEMAC1TXD(i));
           end generate CLIENTEMAC1TXD_DELAY;
              VitalSignalDelay (CLIENTEMAC1TXDVLD_dly,CLIENTEMAC1TXDVLD_ipd,tisd_CLIENTEMAC1TXDVLD);
              VitalSignalDelay (CLIENTEMAC1TXDVLDMSW_dly,CLIENTEMAC1TXDVLDMSW_ipd,tisd_CLIENTEMAC1TXDVLDMSW);
              VitalSignalDelay (CLIENTEMAC1TXFIRSTBYTE_dly,CLIENTEMAC1TXFIRSTBYTE_ipd,tisd_CLIENTEMAC1TXFIRSTBYTE);
           CLIENTEMAC1TXIFGDELAY_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (CLIENTEMAC1TXIFGDELAY_dly(i),CLIENTEMAC1TXIFGDELAY_ipd(i),tisd_CLIENTEMAC1TXIFGDELAY(i));
           end generate CLIENTEMAC1TXIFGDELAY_DELAY;
              VitalSignalDelay (CLIENTEMAC1TXUNDERRUN_dly,CLIENTEMAC1TXUNDERRUN_ipd,tisd_CLIENTEMAC1TXUNDERRUN);
           HOSTADDR_DELAY : for i in 9 downto 0 generate
              VitalSignalDelay (HOSTADDR_dly(i),HOSTADDR_ipd(i),tisd_HOSTADDR(i));
           end generate HOSTADDR_DELAY;
              VitalSignalDelay (HOSTEMAC1SEL_dly,HOSTEMAC1SEL_ipd,tisd_HOSTEMAC1SEL);
              VitalSignalDelay (HOSTMIIMSEL_dly,HOSTMIIMSEL_ipd,tisd_HOSTMIIMSEL);
           HOSTOPCODE_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (HOSTOPCODE_dly(i),HOSTOPCODE_ipd(i),tisd_HOSTOPCODE(i));
           end generate HOSTOPCODE_DELAY;
              VitalSignalDelay (HOSTREQ_dly,HOSTREQ_ipd,tisd_HOSTREQ);
           HOSTWRDATA_DELAY : for i in 31 downto 0 generate
              VitalSignalDelay (HOSTWRDATA_dly(i),HOSTWRDATA_ipd(i),tisd_HOSTWRDATA(i));
           end generate HOSTWRDATA_DELAY;
              VitalSignalDelay (PHYEMAC0COL_dly,PHYEMAC0COL_ipd,tisd_PHYEMAC0COL);
              VitalSignalDelay (PHYEMAC0CRS_dly,PHYEMAC0CRS_ipd,tisd_PHYEMAC0CRS);
              VitalSignalDelay (PHYEMAC0MDIN_dly,PHYEMAC0MDIN_ipd,tisd_PHYEMAC0MDIN);
              VitalSignalDelay (PHYEMAC0RXBUFERR_dly,PHYEMAC0RXBUFERR_ipd,tisd_PHYEMAC0RXBUFERR);
           PHYEMAC0RXBUFSTATUS_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (PHYEMAC0RXBUFSTATUS_dly(i),PHYEMAC0RXBUFSTATUS_ipd(i),tisd_PHYEMAC0RXBUFSTATUS(i));
           end generate PHYEMAC0RXBUFSTATUS_DELAY;
              VitalSignalDelay (PHYEMAC0RXCHARISCOMMA_dly,PHYEMAC0RXCHARISCOMMA_ipd,tisd_PHYEMAC0RXCHARISCOMMA);
              VitalSignalDelay (PHYEMAC0RXCHARISK_dly,PHYEMAC0RXCHARISK_ipd,tisd_PHYEMAC0RXCHARISK);
              VitalSignalDelay (PHYEMAC0RXCHECKINGCRC_dly,PHYEMAC0RXCHECKINGCRC_ipd,tisd_PHYEMAC0RXCHECKINGCRC);
           PHYEMAC0RXCLKCORCNT_DELAY : for i in 2 downto 0 generate
              VitalSignalDelay (PHYEMAC0RXCLKCORCNT_dly(i),PHYEMAC0RXCLKCORCNT_ipd(i),tisd_PHYEMAC0RXCLKCORCNT(i));
           end generate PHYEMAC0RXCLKCORCNT_DELAY;
              VitalSignalDelay (PHYEMAC0RXCOMMADET_dly,PHYEMAC0RXCOMMADET_ipd,tisd_PHYEMAC0RXCOMMADET);
           PHYEMAC0RXD_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (PHYEMAC0RXD_dly(i),PHYEMAC0RXD_ipd(i),tisd_PHYEMAC0RXD(i));
           end generate PHYEMAC0RXD_DELAY;
              VitalSignalDelay (PHYEMAC0RXDISPERR_dly,PHYEMAC0RXDISPERR_ipd,tisd_PHYEMAC0RXDISPERR);
              VitalSignalDelay (PHYEMAC0RXDV_dly,PHYEMAC0RXDV_ipd,tisd_PHYEMAC0RXDV);
              VitalSignalDelay (PHYEMAC0RXER_dly,PHYEMAC0RXER_ipd,tisd_PHYEMAC0RXER);
           PHYEMAC0RXLOSSOFSYNC_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (PHYEMAC0RXLOSSOFSYNC_dly(i),PHYEMAC0RXLOSSOFSYNC_ipd(i),tisd_PHYEMAC0RXLOSSOFSYNC(i));
           end generate PHYEMAC0RXLOSSOFSYNC_DELAY;
              VitalSignalDelay (PHYEMAC0RXNOTINTABLE_dly,PHYEMAC0RXNOTINTABLE_ipd,tisd_PHYEMAC0RXNOTINTABLE);
              VitalSignalDelay (PHYEMAC0RXRUNDISP_dly,PHYEMAC0RXRUNDISP_ipd,tisd_PHYEMAC0RXRUNDISP);
              VitalSignalDelay (PHYEMAC0TXBUFERR_dly,PHYEMAC0TXBUFERR_ipd,tisd_PHYEMAC0TXBUFERR);
              VitalSignalDelay (PHYEMAC1COL_dly,PHYEMAC1COL_ipd,tisd_PHYEMAC1COL);
              VitalSignalDelay (PHYEMAC1CRS_dly,PHYEMAC1CRS_ipd,tisd_PHYEMAC1CRS);
              VitalSignalDelay (PHYEMAC1MDIN_dly,PHYEMAC1MDIN_ipd,tisd_PHYEMAC1MDIN);
              VitalSignalDelay (PHYEMAC1RXBUFERR_dly,PHYEMAC1RXBUFERR_ipd,tisd_PHYEMAC1RXBUFERR);
           PHYEMAC1RXBUFSTATUS_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (PHYEMAC1RXBUFSTATUS_dly(i),PHYEMAC1RXBUFSTATUS_ipd(i),tisd_PHYEMAC1RXBUFSTATUS(i));
           end generate PHYEMAC1RXBUFSTATUS_DELAY;
              VitalSignalDelay (PHYEMAC1RXCHARISCOMMA_dly,PHYEMAC1RXCHARISCOMMA_ipd,tisd_PHYEMAC1RXCHARISCOMMA);
              VitalSignalDelay (PHYEMAC1RXCHARISK_dly,PHYEMAC1RXCHARISK_ipd,tisd_PHYEMAC1RXCHARISK);
              VitalSignalDelay (PHYEMAC1RXCHECKINGCRC_dly,PHYEMAC1RXCHECKINGCRC_ipd,tisd_PHYEMAC1RXCHECKINGCRC);
           PHYEMAC1RXCLKCORCNT_DELAY : for i in 2 downto 0 generate
              VitalSignalDelay (PHYEMAC1RXCLKCORCNT_dly(i),PHYEMAC1RXCLKCORCNT_ipd(i),tisd_PHYEMAC1RXCLKCORCNT(i));
           end generate PHYEMAC1RXCLKCORCNT_DELAY;
              VitalSignalDelay (PHYEMAC1RXCOMMADET_dly,PHYEMAC1RXCOMMADET_ipd,tisd_PHYEMAC1RXCOMMADET);
           PHYEMAC1RXD_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (PHYEMAC1RXD_dly(i),PHYEMAC1RXD_ipd(i),tisd_PHYEMAC1RXD(i));
           end generate PHYEMAC1RXD_DELAY;
              VitalSignalDelay (PHYEMAC1RXDISPERR_dly,PHYEMAC1RXDISPERR_ipd,tisd_PHYEMAC1RXDISPERR);
              VitalSignalDelay (PHYEMAC1RXDV_dly,PHYEMAC1RXDV_ipd,tisd_PHYEMAC1RXDV);
              VitalSignalDelay (PHYEMAC1RXER_dly,PHYEMAC1RXER_ipd,tisd_PHYEMAC1RXER);
           PHYEMAC1RXLOSSOFSYNC_DELAY : for i in 1 downto 0 generate
              VitalSignalDelay (PHYEMAC1RXLOSSOFSYNC_dly(i),PHYEMAC1RXLOSSOFSYNC_ipd(i),tisd_PHYEMAC1RXLOSSOFSYNC(i));
           end generate PHYEMAC1RXLOSSOFSYNC_DELAY;
              VitalSignalDelay (PHYEMAC1RXNOTINTABLE_dly,PHYEMAC1RXNOTINTABLE_ipd,tisd_PHYEMAC1RXNOTINTABLE);
              VitalSignalDelay (PHYEMAC1RXRUNDISP_dly,PHYEMAC1RXRUNDISP_ipd,tisd_PHYEMAC1RXRUNDISP);
              VitalSignalDelay (PHYEMAC1TXBUFERR_dly,PHYEMAC1TXBUFERR_ipd,tisd_PHYEMAC1TXBUFERR);

              VitalSignalDelay (PHYEMAC0GTXCLK_dly,PHYEMAC0GTXCLK_ipd,ticd_PHYEMAC0GTXCLK);
              VitalSignalDelay (CLIENTEMAC0TXCLIENTCLKIN_dly,CLIENTEMAC0TXCLIENTCLKIN_ipd,ticd_CLIENTEMAC0TXCLIENTCLKIN);
              VitalSignalDelay (PHYEMAC1GTXCLK_dly,PHYEMAC1GTXCLK_ipd,ticd_PHYEMAC1GTXCLK);
              VitalSignalDelay (CLIENTEMAC1TXCLIENTCLKIN_dly,CLIENTEMAC1TXCLIENTCLKIN_ipd,ticd_CLIENTEMAC1TXCLIENTCLKIN);
              VitalSignalDelay (HOSTCLK_dly,HOSTCLK_ipd,ticd_HOSTCLK);
              VitalSignalDelay (PHYEMAC0RXCLK_dly,PHYEMAC0RXCLK_ipd,ticd_PHYEMAC0RXCLK);
              VitalSignalDelay (PHYEMAC1RXCLK_dly,PHYEMAC1RXCLK_ipd,ticd_PHYEMAC1RXCLK);
              VitalSignalDelay (PHYEMAC0MCLKIN_dly,PHYEMAC0MCLKIN_ipd,ticd_PHYEMAC0MCLKIN);
              VitalSignalDelay (PHYEMAC1MCLKIN_dly,PHYEMAC1MCLKIN_ipd,ticd_PHYEMAC1MCLKIN);                                          
       end block;

   DCREMACENABLE_dly <= DCREMACENABLE_ipd;
   PHYEMAC0PHYAD_dly <= PHYEMAC0PHYAD_ipd;
   PHYEMAC0SIGNALDET_dly <= PHYEMAC0SIGNALDET_ipd;
   PHYEMAC1PHYAD_dly <= PHYEMAC1PHYAD_ipd;
   PHYEMAC1SIGNALDET_dly <= PHYEMAC1SIGNALDET_ipd;
   RESET_dly <= RESET_ipd;
   TIEEMAC0UNICASTADDR_dly <= TIEEMAC0UNICASTADDR_ipd;
   TIEEMAC1UNICASTADDR_dly <= TIEEMAC1UNICASTADDR_ipd;
   DCREMACWRITE_dly <= DCREMACWRITE_ipd;
   DCREMACREAD_dly <= DCREMACREAD_ipd;
   DCREMACDBUS_dly <= DCREMACDBUS_ipd;
   DCREMACABUS_dly <= DCREMACABUS_ipd;
   DCREMACCLK_dly <= DCREMACCLK_ipd;
   TIEEMAC0CONFIGVEC_dly <= TIEEMAC0CONFIGVEC_ipd;
   TIEEMAC1CONFIGVEC_dly <= TIEEMAC1CONFIGVEC_ipd;
   PHYEMAC0MIITXCLK_dly <= PHYEMAC0MIITXCLK_ipd;
   CLIENTEMAC0RXCLIENTCLKIN_dly <= CLIENTEMAC0RXCLIENTCLKIN_ipd;       
   CLIENTEMAC0TXGMIIMIICLKIN_dly <= CLIENTEMAC0TXGMIIMIICLKIN_ipd;
   PHYEMAC1MIITXCLK_dly <= PHYEMAC1MIITXCLK_ipd;
   CLIENTEMAC1RXCLIENTCLKIN_dly <= CLIENTEMAC1RXCLIENTCLKIN_ipd;
   CLIENTEMAC1TXGMIIMIICLKIN_dly <= CLIENTEMAC1TXGMIIMIICLKIN_ipd;           

   emac_swift_bw_1 : EMAC_SWIFT_BUS
      port map (
          CLIENTEMAC0DCMLOCKED  =>  CLIENTEMAC0DCMLOCKED_dly,
          CLIENTEMAC0PAUSEREQ  =>  CLIENTEMAC0PAUSEREQ_dly,
          CLIENTEMAC0PAUSEVAL  =>  CLIENTEMAC0PAUSEVAL_dly,
          CLIENTEMAC0RXCLIENTCLKIN  =>  CLIENTEMAC0RXCLIENTCLKIN_dly,
          CLIENTEMAC0TXCLIENTCLKIN  =>  CLIENTEMAC0TXCLIENTCLKIN_dly,
          CLIENTEMAC0TXD  =>  CLIENTEMAC0TXD_dly,
          CLIENTEMAC0TXDVLD  =>  CLIENTEMAC0TXDVLD_dly,
          CLIENTEMAC0TXDVLDMSW  =>  CLIENTEMAC0TXDVLDMSW_dly,
          CLIENTEMAC0TXFIRSTBYTE  =>  CLIENTEMAC0TXFIRSTBYTE_dly,
          CLIENTEMAC0TXGMIIMIICLKIN  =>  CLIENTEMAC0TXGMIIMIICLKIN_dly,
          CLIENTEMAC0TXIFGDELAY  =>  CLIENTEMAC0TXIFGDELAY_dly,
          CLIENTEMAC0TXUNDERRUN  =>  CLIENTEMAC0TXUNDERRUN_dly,
          CLIENTEMAC1DCMLOCKED  =>  CLIENTEMAC1DCMLOCKED_dly,
          CLIENTEMAC1PAUSEREQ  =>  CLIENTEMAC1PAUSEREQ_dly,
          CLIENTEMAC1PAUSEVAL  =>  CLIENTEMAC1PAUSEVAL_dly,
          CLIENTEMAC1RXCLIENTCLKIN  =>  CLIENTEMAC1RXCLIENTCLKIN_dly,
          CLIENTEMAC1TXCLIENTCLKIN  =>  CLIENTEMAC1TXCLIENTCLKIN_dly,
          CLIENTEMAC1TXD  =>  CLIENTEMAC1TXD_dly,
          CLIENTEMAC1TXDVLD  =>  CLIENTEMAC1TXDVLD_dly,
          CLIENTEMAC1TXDVLDMSW  =>  CLIENTEMAC1TXDVLDMSW_dly,
          CLIENTEMAC1TXFIRSTBYTE  =>  CLIENTEMAC1TXFIRSTBYTE_dly,
          CLIENTEMAC1TXGMIIMIICLKIN  =>  CLIENTEMAC1TXGMIIMIICLKIN_dly,
          CLIENTEMAC1TXIFGDELAY  =>  CLIENTEMAC1TXIFGDELAY_dly,
          CLIENTEMAC1TXUNDERRUN  =>  CLIENTEMAC1TXUNDERRUN_dly,
          DCREMACABUS  =>  DCREMACABUS_dly,
          DCREMACCLK  =>  DCREMACCLK_dly,
          DCREMACDBUS  =>  DCREMACDBUS_dly,
          DCREMACENABLE  =>  DCREMACENABLE_dly,
          DCREMACREAD  =>  DCREMACREAD_dly,
          DCREMACWRITE  =>  DCREMACWRITE_dly,
          DCRHOSTDONEIR  =>  DCRHOSTDONEIR_out,
          EMAC0CLIENTANINTERRUPT  =>  EMAC0CLIENTANINTERRUPT_out,
          EMAC0CLIENTRXBADFRAME  =>  EMAC0CLIENTRXBADFRAME_out,
          EMAC0CLIENTRXCLIENTCLKOUT  =>  EMAC0CLIENTRXCLIENTCLKOUT_out,
          EMAC0CLIENTRXD  =>  EMAC0CLIENTRXD_out,
          EMAC0CLIENTRXDVLD  =>  EMAC0CLIENTRXDVLD_out,
          EMAC0CLIENTRXDVLDMSW  =>  EMAC0CLIENTRXDVLDMSW_out,
          EMAC0CLIENTRXDVREG6  =>  EMAC0CLIENTRXDVREG6_out,
          EMAC0CLIENTRXFRAMEDROP  =>  EMAC0CLIENTRXFRAMEDROP_out,
          EMAC0CLIENTRXGOODFRAME  =>  EMAC0CLIENTRXGOODFRAME_out,
          EMAC0CLIENTRXSTATS  =>  EMAC0CLIENTRXSTATS_out,
          EMAC0CLIENTRXSTATSBYTEVLD  =>  EMAC0CLIENTRXSTATSBYTEVLD_out,
          EMAC0CLIENTRXSTATSVLD  =>  EMAC0CLIENTRXSTATSVLD_out,
          EMAC0CLIENTTXACK  =>  EMAC0CLIENTTXACK_out,
          EMAC0CLIENTTXCLIENTCLKOUT  =>  EMAC0CLIENTTXCLIENTCLKOUT_out,
          EMAC0CLIENTTXCOLLISION  =>  EMAC0CLIENTTXCOLLISION_out,
          EMAC0CLIENTTXGMIIMIICLKOUT  =>  EMAC0CLIENTTXGMIIMIICLKOUT_out,
          EMAC0CLIENTTXRETRANSMIT  =>  EMAC0CLIENTTXRETRANSMIT_out,
          EMAC0CLIENTTXSTATS  =>  EMAC0CLIENTTXSTATS_out,
          EMAC0CLIENTTXSTATSBYTEVLD  =>  EMAC0CLIENTTXSTATSBYTEVLD_out,
          EMAC0CLIENTTXSTATSVLD  =>  EMAC0CLIENTTXSTATSVLD_out,
          EMAC0PHYENCOMMAALIGN  =>  EMAC0PHYENCOMMAALIGN_out,
          EMAC0PHYLOOPBACKMSB  =>  EMAC0PHYLOOPBACKMSB_out,
          EMAC0PHYMCLKOUT  =>  EMAC0PHYMCLKOUT_out,
          EMAC0PHYMDOUT  =>  EMAC0PHYMDOUT_out,
          EMAC0PHYMDTRI  =>  EMAC0PHYMDTRI_out,
          EMAC0PHYMGTRXRESET  =>  EMAC0PHYMGTRXRESET_out,
          EMAC0PHYMGTTXRESET  =>  EMAC0PHYMGTTXRESET_out,
          EMAC0PHYPOWERDOWN  =>  EMAC0PHYPOWERDOWN_out,
          EMAC0PHYSYNCACQSTATUS  =>  EMAC0PHYSYNCACQSTATUS_out,
          EMAC0PHYTXCHARDISPMODE  =>  EMAC0PHYTXCHARDISPMODE_out,
          EMAC0PHYTXCHARDISPVAL  =>  EMAC0PHYTXCHARDISPVAL_out,
          EMAC0PHYTXCHARISK  =>  EMAC0PHYTXCHARISK_out,
          EMAC0PHYTXCLK  =>  EMAC0PHYTXCLK_out,
          EMAC0PHYTXD  =>  EMAC0PHYTXD_out,
          EMAC0PHYTXEN  =>  EMAC0PHYTXEN_out,
          EMAC0PHYTXER  =>  EMAC0PHYTXER_out,
          EMAC1CLIENTANINTERRUPT  =>  EMAC1CLIENTANINTERRUPT_out,
          EMAC1CLIENTRXBADFRAME  =>  EMAC1CLIENTRXBADFRAME_out,
          EMAC1CLIENTRXCLIENTCLKOUT  =>  EMAC1CLIENTRXCLIENTCLKOUT_out,
          EMAC1CLIENTRXD  =>  EMAC1CLIENTRXD_out,
          EMAC1CLIENTRXDVLD  =>  EMAC1CLIENTRXDVLD_out,
          EMAC1CLIENTRXDVLDMSW  =>  EMAC1CLIENTRXDVLDMSW_out,
          EMAC1CLIENTRXDVREG6  =>  EMAC1CLIENTRXDVREG6_out,
          EMAC1CLIENTRXFRAMEDROP  =>  EMAC1CLIENTRXFRAMEDROP_out,
          EMAC1CLIENTRXGOODFRAME  =>  EMAC1CLIENTRXGOODFRAME_out,
          EMAC1CLIENTRXSTATS  =>  EMAC1CLIENTRXSTATS_out,
          EMAC1CLIENTRXSTATSBYTEVLD  =>  EMAC1CLIENTRXSTATSBYTEVLD_out,
          EMAC1CLIENTRXSTATSVLD  =>  EMAC1CLIENTRXSTATSVLD_out,
          EMAC1CLIENTTXACK  =>  EMAC1CLIENTTXACK_out,
          EMAC1CLIENTTXCLIENTCLKOUT  =>  EMAC1CLIENTTXCLIENTCLKOUT_out,
          EMAC1CLIENTTXCOLLISION  =>  EMAC1CLIENTTXCOLLISION_out,
          EMAC1CLIENTTXGMIIMIICLKOUT  =>  EMAC1CLIENTTXGMIIMIICLKOUT_out,
          EMAC1CLIENTTXRETRANSMIT  =>  EMAC1CLIENTTXRETRANSMIT_out,
          EMAC1CLIENTTXSTATS  =>  EMAC1CLIENTTXSTATS_out,
          EMAC1CLIENTTXSTATSBYTEVLD  =>  EMAC1CLIENTTXSTATSBYTEVLD_out,
          EMAC1CLIENTTXSTATSVLD  =>  EMAC1CLIENTTXSTATSVLD_out,
          EMAC1PHYENCOMMAALIGN  =>  EMAC1PHYENCOMMAALIGN_out,
          EMAC1PHYLOOPBACKMSB  =>  EMAC1PHYLOOPBACKMSB_out,
          EMAC1PHYMCLKOUT  =>  EMAC1PHYMCLKOUT_out,
          EMAC1PHYMDOUT  =>  EMAC1PHYMDOUT_out,
          EMAC1PHYMDTRI  =>  EMAC1PHYMDTRI_out,
          EMAC1PHYMGTRXRESET  =>  EMAC1PHYMGTRXRESET_out,
          EMAC1PHYMGTTXRESET  =>  EMAC1PHYMGTTXRESET_out,
          EMAC1PHYPOWERDOWN  =>  EMAC1PHYPOWERDOWN_out,
          EMAC1PHYSYNCACQSTATUS  =>  EMAC1PHYSYNCACQSTATUS_out,
          EMAC1PHYTXCHARDISPMODE  =>  EMAC1PHYTXCHARDISPMODE_out,
          EMAC1PHYTXCHARDISPVAL  =>  EMAC1PHYTXCHARDISPVAL_out,
          EMAC1PHYTXCHARISK  =>  EMAC1PHYTXCHARISK_out,
          EMAC1PHYTXCLK  =>  EMAC1PHYTXCLK_out,
          EMAC1PHYTXD  =>  EMAC1PHYTXD_out,
          EMAC1PHYTXEN  =>  EMAC1PHYTXEN_out,
          EMAC1PHYTXER  =>  EMAC1PHYTXER_out,
          EMACDCRACK  =>  EMACDCRACK_out,
          EMACDCRDBUS  =>  EMACDCRDBUS_out,
          HOSTADDR  =>  HOSTADDR_dly,
          HOSTCLK  =>  HOSTCLK_dly,
          HOSTEMAC1SEL  =>  HOSTEMAC1SEL_dly,
          HOSTMIIMRDY  =>  HOSTMIIMRDY_out,
          HOSTMIIMSEL  =>  HOSTMIIMSEL_dly,
          HOSTOPCODE  =>  HOSTOPCODE_dly,
          HOSTRDDATA  =>  HOSTRDDATA_out,
          HOSTREQ  =>  HOSTREQ_dly,
          HOSTWRDATA  =>  HOSTWRDATA_dly,
          PHYEMAC0COL  =>  PHYEMAC0COL_dly,
          PHYEMAC0CRS  =>  PHYEMAC0CRS_dly,
          PHYEMAC0GTXCLK  =>  PHYEMAC0GTXCLK_dly,
          PHYEMAC0MCLKIN  =>  PHYEMAC0MCLKIN_dly,
          PHYEMAC0MDIN  =>  PHYEMAC0MDIN_dly,
          PHYEMAC0MIITXCLK  =>  PHYEMAC0MIITXCLK_dly,
          PHYEMAC0PHYAD  =>  PHYEMAC0PHYAD_dly,
          PHYEMAC0RXBUFERR  =>  PHYEMAC0RXBUFERR_dly,
          PHYEMAC0RXBUFSTATUS  =>  PHYEMAC0RXBUFSTATUS_dly,
          PHYEMAC0RXCHARISCOMMA  =>  PHYEMAC0RXCHARISCOMMA_dly,
          PHYEMAC0RXCHARISK  =>  PHYEMAC0RXCHARISK_dly,
          PHYEMAC0RXCHECKINGCRC  =>  PHYEMAC0RXCHECKINGCRC_dly,
          PHYEMAC0RXCLK  =>  PHYEMAC0RXCLK_dly,
          PHYEMAC0RXCLKCORCNT  =>  PHYEMAC0RXCLKCORCNT_dly,
          PHYEMAC0RXCOMMADET  =>  PHYEMAC0RXCOMMADET_dly,
          PHYEMAC0RXD  =>  PHYEMAC0RXD_dly,
          PHYEMAC0RXDISPERR  =>  PHYEMAC0RXDISPERR_dly,
          PHYEMAC0RXDV  =>  PHYEMAC0RXDV_dly,
          PHYEMAC0RXER  =>  PHYEMAC0RXER_dly,
          PHYEMAC0RXLOSSOFSYNC  =>  PHYEMAC0RXLOSSOFSYNC_dly,
          PHYEMAC0RXNOTINTABLE  =>  PHYEMAC0RXNOTINTABLE_dly,
          PHYEMAC0RXRUNDISP  =>  PHYEMAC0RXRUNDISP_dly,
          PHYEMAC0SIGNALDET  =>  PHYEMAC0SIGNALDET_dly,
          PHYEMAC0TXBUFERR  =>  PHYEMAC0TXBUFERR_dly,
          PHYEMAC1COL  =>  PHYEMAC1COL_dly,
          PHYEMAC1CRS  =>  PHYEMAC1CRS_dly,
          PHYEMAC1GTXCLK  =>  PHYEMAC1GTXCLK_dly,
          PHYEMAC1MCLKIN  =>  PHYEMAC1MCLKIN_dly,
          PHYEMAC1MDIN  =>  PHYEMAC1MDIN_dly,
          PHYEMAC1MIITXCLK  =>  PHYEMAC1MIITXCLK_dly,
          PHYEMAC1PHYAD  =>  PHYEMAC1PHYAD_dly,
          PHYEMAC1RXBUFERR  =>  PHYEMAC1RXBUFERR_dly,
          PHYEMAC1RXBUFSTATUS  =>  PHYEMAC1RXBUFSTATUS_dly,
          PHYEMAC1RXCHARISCOMMA  =>  PHYEMAC1RXCHARISCOMMA_dly,
          PHYEMAC1RXCHARISK  =>  PHYEMAC1RXCHARISK_dly,
          PHYEMAC1RXCHECKINGCRC  =>  PHYEMAC1RXCHECKINGCRC_dly,
          PHYEMAC1RXCLK  =>  PHYEMAC1RXCLK_dly,
          PHYEMAC1RXCLKCORCNT  =>  PHYEMAC1RXCLKCORCNT_dly,
          PHYEMAC1RXCOMMADET  =>  PHYEMAC1RXCOMMADET_dly,
          PHYEMAC1RXD  =>  PHYEMAC1RXD_dly,
          PHYEMAC1RXDISPERR  =>  PHYEMAC1RXDISPERR_dly,
          PHYEMAC1RXDV  =>  PHYEMAC1RXDV_dly,
          PHYEMAC1RXER  =>  PHYEMAC1RXER_dly,
          PHYEMAC1RXLOSSOFSYNC  =>  PHYEMAC1RXLOSSOFSYNC_dly,
          PHYEMAC1RXNOTINTABLE  =>  PHYEMAC1RXNOTINTABLE_dly,
          PHYEMAC1RXRUNDISP  =>  PHYEMAC1RXRUNDISP_dly,
          PHYEMAC1SIGNALDET  =>  PHYEMAC1SIGNALDET_dly,
          PHYEMAC1TXBUFERR  =>  PHYEMAC1TXBUFERR_dly,
          RESET  =>  RESET_dly,
          TIEEMAC0CONFIGVEC  =>  TIEEMAC0CONFIGVEC_dly,
          TIEEMAC0UNICASTADDR  =>  TIEEMAC0UNICASTADDR_dly,
          TIEEMAC1CONFIGVEC  =>  TIEEMAC1CONFIGVEC_dly,
          TIEEMAC1UNICASTADDR  =>  TIEEMAC1UNICASTADDR_dly

      );

   TIMING : process

--  Pin timing violations (clock input pins)

--  Pin Timing Violations (all input pins)
     variable Tviol_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL0_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL0_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL1_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL1_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL2_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL2_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL3_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL3_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL4_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL4_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL5_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL5_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL6_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL6_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL7_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL7_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL8_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL8_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL9_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL9_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL10_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL10_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL11_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL11_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL12_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL12_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL13_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL13_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL14_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL14_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0PAUSEVAL15_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0PAUSEVAL15_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD0_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD0_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD1_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD1_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD2_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD2_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD3_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD3_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD4_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD4_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD5_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD5_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD6_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD6_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD7_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD7_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD8_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD8_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD9_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD9_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD10_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD10_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD11_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD11_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD12_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD12_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD13_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD13_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD14_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD14_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXD15_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXD15_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY0_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY0_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY1_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY1_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY2_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY2_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY3_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY3_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY4_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY4_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY5_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY5_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY6_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY6_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXIFGDELAY7_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXIFGDELAY7_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL0_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL0_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL1_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL1_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL2_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL2_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL3_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL3_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL4_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL4_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL5_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL5_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL6_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL6_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL7_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL7_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL8_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL8_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL9_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL9_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL10_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL10_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL11_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL11_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL12_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL12_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL13_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL13_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL14_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL14_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1PAUSEVAL15_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1PAUSEVAL15_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD0_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD0_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD1_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD1_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD2_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD2_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD3_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD3_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD4_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD4_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD5_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD5_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD6_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD6_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD7_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD7_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD8_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD8_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD9_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD9_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD10_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD10_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD11_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD11_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD12_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD12_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD13_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD13_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD14_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD14_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXD15_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXD15_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY0_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY0_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY1_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY1_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY2_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY2_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY3_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY3_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY4_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY4_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY5_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY5_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY6_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY6_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXIFGDELAY7_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXIFGDELAY7_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR0_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR0_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR1_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR1_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR2_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR2_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR3_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR3_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR4_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR4_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR5_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR5_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR6_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR6_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR7_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR7_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR8_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR8_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTADDR9_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTADDR9_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTEMAC1SEL_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTEMAC1SEL_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTMIIMSEL_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTMIIMSEL_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTOPCODE0_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTOPCODE0_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTOPCODE1_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTOPCODE1_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTREQ_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTREQ_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA0_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA0_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA1_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA1_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA2_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA2_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA3_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA3_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA4_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA4_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA5_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA5_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA6_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA6_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA7_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA7_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA8_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA8_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA9_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA9_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA10_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA10_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA11_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA11_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA12_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA12_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA13_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA13_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA14_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA14_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA15_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA15_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA16_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA16_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA17_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA17_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA18_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA18_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA19_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA19_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA20_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA20_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA21_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA21_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA22_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA22_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA23_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA23_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA24_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA24_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA25_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA25_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA26_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA26_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA27_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA27_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA28_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA28_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA29_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA29_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA30_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA30_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_HOSTWRDATA31_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_HOSTWRDATA31_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0COL_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0COL_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0MDIN_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0MDIN_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXBUFSTATUS0_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXBUFSTATUS0_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXBUFSTATUS1_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXBUFSTATUS1_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCLKCORCNT0_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCLKCORCNT0_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCLKCORCNT1_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCLKCORCNT1_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCLKCORCNT2_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCLKCORCNT2_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD0_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD0_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD1_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD1_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD2_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD2_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD3_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD3_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD4_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD4_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD5_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD5_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD6_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD6_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXD7_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXD7_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXLOSSOFSYNC0_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXLOSSOFSYNC0_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXLOSSOFSYNC1_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXLOSSOFSYNC1_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1COL_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1COL_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1MDIN_HOSTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1MDIN_HOSTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXBUFSTATUS0_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXBUFSTATUS0_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXBUFSTATUS1_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXBUFSTATUS1_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCLKCORCNT0_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCLKCORCNT0_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCLKCORCNT1_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCLKCORCNT1_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCLKCORCNT2_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCLKCORCNT2_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD0_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD0_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD1_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD1_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD2_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD2_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD3_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD3_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD4_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD4_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD5_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD5_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD6_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD6_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXD7_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXD7_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXLOSSOFSYNC0_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXLOSSOFSYNC0_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXLOSSOFSYNC1_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXLOSSOFSYNC1_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC0CONFIGVEC74_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC0CONFIGVEC74_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC0CONFIGVEC75_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC0CONFIGVEC75_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC0CONFIGVEC76_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC0CONFIGVEC76_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC0CONFIGVEC77_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC0CONFIGVEC77_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC0CONFIGVEC78_PHYEMAC0GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC0CONFIGVEC78_PHYEMAC0GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC1CONFIGVEC74_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC1CONFIGVEC74_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC1CONFIGVEC75_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC1CONFIGVEC75_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC1CONFIGVEC76_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC1CONFIGVEC76_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC1CONFIGVEC77_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC1CONFIGVEC77_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TIEEMAC1CONFIGVEC78_PHYEMAC1GTXCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TIEEMAC1CONFIGVEC78_PHYEMAC1GTXCLK_posedge : VitalTimingDataType := VitalTimingDataInit;

--  Output Pin glitch declaration
     variable  DCRHOSTDONEIR_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTANINTERRUPT_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXBADFRAME_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXCLIENTCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD0_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD1_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD2_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD3_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD4_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD5_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD6_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD7_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD8_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD9_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD10_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD11_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD12_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD13_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD14_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXD15_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXDVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXDVLDMSW_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXDVREG6_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXFRAMEDROP_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXGOODFRAME_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS0_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS1_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS2_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS3_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS4_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS5_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATS6_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATSBYTEVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTRXSTATSVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXACK_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXCLIENTCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXCOLLISION_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXGMIIMIICLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXRETRANSMIT_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXSTATS_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXSTATSBYTEVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC0CLIENTTXSTATSVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYENCOMMAALIGN_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYLOOPBACKMSB_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYMCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYMDOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYMDTRI_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYMGTRXRESET_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYMGTTXRESET_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYPOWERDOWN_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYSYNCACQSTATUS_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXCHARDISPMODE_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXCHARDISPVAL_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXCHARISK_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXCLK_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD0_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD1_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD2_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD3_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD4_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD5_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD6_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXD7_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXEN_GlitchData : VitalGlitchDataType;
     variable  EMAC0PHYTXER_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTANINTERRUPT_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXBADFRAME_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXCLIENTCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD0_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD1_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD2_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD3_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD4_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD5_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD6_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD7_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD8_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD9_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD10_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD11_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD12_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD13_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD14_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXD15_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXDVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXDVLDMSW_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXDVREG6_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXFRAMEDROP_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXGOODFRAME_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS0_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS1_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS2_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS3_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS4_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS5_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATS6_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATSBYTEVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTRXSTATSVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXACK_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXCLIENTCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXCOLLISION_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXGMIIMIICLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXRETRANSMIT_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXSTATS_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXSTATSBYTEVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC1CLIENTTXSTATSVLD_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYENCOMMAALIGN_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYLOOPBACKMSB_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYMCLKOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYMDOUT_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYMDTRI_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYMGTRXRESET_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYMGTTXRESET_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYPOWERDOWN_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYSYNCACQSTATUS_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXCHARDISPMODE_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXCHARDISPVAL_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXCHARISK_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXCLK_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD0_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD1_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD2_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD3_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD4_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD5_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD6_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXD7_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXEN_GlitchData : VitalGlitchDataType;
     variable  EMAC1PHYTXER_GlitchData : VitalGlitchDataType;
     variable  HOSTMIIMRDY_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA0_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA1_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA2_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA3_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA4_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA5_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA6_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA7_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA8_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA9_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA10_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA11_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA12_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA13_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA14_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA15_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA16_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA17_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA18_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA19_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA20_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA21_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA22_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA23_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA24_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA25_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA26_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA27_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA28_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA29_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA30_GlitchData : VitalGlitchDataType;
     variable  HOSTRDDATA31_GlitchData : VitalGlitchDataType;
     variable  EMACDCRACK_GlitchData : VitalGlitchDataType;
begin
  

--  Setup/Hold Check Violations (all input pins)

     if (TimingChecksOn) then
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge,
         TestSignal     => CLIENTEMAC0DCMLOCKED,
         TestSignalName => "CLIENTEMAC0DCMLOCKED",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0DCMLOCKED_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEREQ,
         TestSignalName => "CLIENTEMAC0PAUSEREQ",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0PAUSEREQ_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(0),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(0)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(0),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(1),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(1)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(1),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(2),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(2)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(2),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(3),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(3)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(3),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(4),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(4)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(4),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(5),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(5)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(5),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(6),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(6)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(6),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(7),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(7)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(7),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL8_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL8_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(8),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(8)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(8),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(8),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(8),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(8),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL9_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL9_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(9),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(9)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(9),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(9),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(9),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(9),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL10_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL10_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(10),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(10)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(10),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(10),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(10),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(10),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL11_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL11_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(11),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(11)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(11),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(11),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(11),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(11),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL12_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL12_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(12),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(12)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(12),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(12),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(12),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(12),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL13_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL13_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(13),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(13)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(13),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(13),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(13),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(13),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL14_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL14_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(14),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(14)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(14),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(14),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(14),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(14),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0PAUSEVAL15_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0PAUSEVAL15_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0PAUSEVAL_dly(15),
         TestSignalName => "CLIENTEMAC0PAUSEVAL(15)",
         TestDelay      => tisd_CLIENTEMAC0PAUSEVAL(15),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(15),
         SetupLow       => tsetup_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(15),
         HoldLow        => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(15),
         HoldHigh       => thold_CLIENTEMAC0PAUSEVAL_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(0),
         TestSignalName => "CLIENTEMAC0TXD(0)",
         TestDelay      => tisd_CLIENTEMAC0TXD(0),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(1),
         TestSignalName => "CLIENTEMAC0TXD(1)",
         TestDelay      => tisd_CLIENTEMAC0TXD(1),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(2),
         TestSignalName => "CLIENTEMAC0TXD(2)",
         TestDelay      => tisd_CLIENTEMAC0TXD(2),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(3),
         TestSignalName => "CLIENTEMAC0TXD(3)",
         TestDelay      => tisd_CLIENTEMAC0TXD(3),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(4),
         TestSignalName => "CLIENTEMAC0TXD(4)",
         TestDelay      => tisd_CLIENTEMAC0TXD(4),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(5),
         TestSignalName => "CLIENTEMAC0TXD(5)",
         TestDelay      => tisd_CLIENTEMAC0TXD(5),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(6),
         TestSignalName => "CLIENTEMAC0TXD(6)",
         TestDelay      => tisd_CLIENTEMAC0TXD(6),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(7),
         TestSignalName => "CLIENTEMAC0TXD(7)",
         TestDelay      => tisd_CLIENTEMAC0TXD(7),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD8_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD8_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(8),
         TestSignalName => "CLIENTEMAC0TXD(8)",
         TestDelay      => tisd_CLIENTEMAC0TXD(8),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(8),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(8),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(8),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD9_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD9_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(9),
         TestSignalName => "CLIENTEMAC0TXD(9)",
         TestDelay      => tisd_CLIENTEMAC0TXD(9),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(9),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(9),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(9),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD10_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD10_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(10),
         TestSignalName => "CLIENTEMAC0TXD(10)",
         TestDelay      => tisd_CLIENTEMAC0TXD(10),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(10),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(10),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(10),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD11_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD11_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(11),
         TestSignalName => "CLIENTEMAC0TXD(11)",
         TestDelay      => tisd_CLIENTEMAC0TXD(11),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(11),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(11),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(11),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD12_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD12_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(12),
         TestSignalName => "CLIENTEMAC0TXD(12)",
         TestDelay      => tisd_CLIENTEMAC0TXD(12),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(12),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(12),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(12),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD13_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD13_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(13),
         TestSignalName => "CLIENTEMAC0TXD(13)",
         TestDelay      => tisd_CLIENTEMAC0TXD(13),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(13),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(13),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(13),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD14_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD14_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(14),
         TestSignalName => "CLIENTEMAC0TXD(14)",
         TestDelay      => tisd_CLIENTEMAC0TXD(14),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(14),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(14),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(14),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXD15_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXD15_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXD_dly(15),
         TestSignalName => "CLIENTEMAC0TXD(15)",
         TestDelay      => tisd_CLIENTEMAC0TXD(15),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(15),
         SetupLow       => tsetup_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(15),
         HoldLow        => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(15),
         HoldHigh       => thold_CLIENTEMAC0TXD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXDVLD,
         TestSignalName => "CLIENTEMAC0TXDVLD",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0TXDVLD_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXDVLDMSW,
         TestSignalName => "CLIENTEMAC0TXDVLDMSW",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0TXDVLDMSW_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXFIRSTBYTE,
         TestSignalName => "CLIENTEMAC0TXFIRSTBYTE",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0TXFIRSTBYTE_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY0_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(0),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(0)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(0),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY1_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(1),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(1)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(1),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY2_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(2),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(2)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(2),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY3_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(3),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(3)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(3),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY4_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(4),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(4)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(4),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY5_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(5),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(5)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(5),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY6_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(6),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(6)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(6),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXIFGDELAY7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXIFGDELAY7_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXIFGDELAY_dly(7),
         TestSignalName => "CLIENTEMAC0TXIFGDELAY(7)",
         TestDelay      => tisd_CLIENTEMAC0TXIFGDELAY(7),
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC0TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC0TXIFGDELAY_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC0TXUNDERRUN,
         TestSignalName => "CLIENTEMAC0TXUNDERRUN",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC0TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC0TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC0TXUNDERRUN_CLIENTEMAC0TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge,
         TestSignal     => CLIENTEMAC1DCMLOCKED,
         TestSignalName => "CLIENTEMAC1DCMLOCKED",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1DCMLOCKED_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEREQ,
         TestSignalName => "CLIENTEMAC1PAUSEREQ",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1PAUSEREQ_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(0),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(0)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(0),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(1),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(1)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(1),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(2),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(2)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(2),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(3),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(3)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(3),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(4),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(4)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(4),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(5),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(5)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(5),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(6),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(6)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(6),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(7),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(7)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(7),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL8_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL8_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(8),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(8)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(8),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(8),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(8),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(8),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL9_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL9_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(9),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(9)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(9),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(9),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(9),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(9),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL10_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL10_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(10),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(10)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(10),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(10),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(10),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(10),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL11_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL11_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(11),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(11)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(11),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(11),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(11),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(11),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL12_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL12_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(12),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(12)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(12),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(12),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(12),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(12),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL13_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL13_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(13),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(13)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(13),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(13),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(13),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(13),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL14_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL14_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(14),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(14)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(14),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(14),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(14),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(14),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1PAUSEVAL15_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1PAUSEVAL15_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1PAUSEVAL_dly(15),
         TestSignalName => "CLIENTEMAC1PAUSEVAL(15)",
         TestDelay      => tisd_CLIENTEMAC1PAUSEVAL(15),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(15),
         SetupLow       => tsetup_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(15),
         HoldLow        => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(15),
         HoldHigh       => thold_CLIENTEMAC1PAUSEVAL_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(0),
         TestSignalName => "CLIENTEMAC1TXD(0)",
         TestDelay      => tisd_CLIENTEMAC1TXD(0),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(1),
         TestSignalName => "CLIENTEMAC1TXD(1)",
         TestDelay      => tisd_CLIENTEMAC1TXD(1),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(2),
         TestSignalName => "CLIENTEMAC1TXD(2)",
         TestDelay      => tisd_CLIENTEMAC1TXD(2),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(3),
         TestSignalName => "CLIENTEMAC1TXD(3)",
         TestDelay      => tisd_CLIENTEMAC1TXD(3),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(4),
         TestSignalName => "CLIENTEMAC1TXD(4)",
         TestDelay      => tisd_CLIENTEMAC1TXD(4),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(5),
         TestSignalName => "CLIENTEMAC1TXD(5)",
         TestDelay      => tisd_CLIENTEMAC1TXD(5),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(6),
         TestSignalName => "CLIENTEMAC1TXD(6)",
         TestDelay      => tisd_CLIENTEMAC1TXD(6),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(7),
         TestSignalName => "CLIENTEMAC1TXD(7)",
         TestDelay      => tisd_CLIENTEMAC1TXD(7),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD8_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD8_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(8),
         TestSignalName => "CLIENTEMAC1TXD(8)",
         TestDelay      => tisd_CLIENTEMAC1TXD(8),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(8),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(8),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(8),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD9_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD9_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(9),
         TestSignalName => "CLIENTEMAC1TXD(9)",
         TestDelay      => tisd_CLIENTEMAC1TXD(9),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(9),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(9),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(9),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD10_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD10_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(10),
         TestSignalName => "CLIENTEMAC1TXD(10)",
         TestDelay      => tisd_CLIENTEMAC1TXD(10),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(10),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(10),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(10),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD11_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD11_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(11),
         TestSignalName => "CLIENTEMAC1TXD(11)",
         TestDelay      => tisd_CLIENTEMAC1TXD(11),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(11),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(11),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(11),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD12_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD12_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(12),
         TestSignalName => "CLIENTEMAC1TXD(12)",
         TestDelay      => tisd_CLIENTEMAC1TXD(12),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(12),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(12),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(12),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD13_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD13_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(13),
         TestSignalName => "CLIENTEMAC1TXD(13)",
         TestDelay      => tisd_CLIENTEMAC1TXD(13),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(13),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(13),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(13),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD14_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD14_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(14),
         TestSignalName => "CLIENTEMAC1TXD(14)",
         TestDelay      => tisd_CLIENTEMAC1TXD(14),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(14),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(14),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(14),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXD15_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXD15_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXD_dly(15),
         TestSignalName => "CLIENTEMAC1TXD(15)",
         TestDelay      => tisd_CLIENTEMAC1TXD(15),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(15),
         SetupLow       => tsetup_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(15),
         HoldLow        => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(15),
         HoldHigh       => thold_CLIENTEMAC1TXD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXDVLD,
         TestSignalName => "CLIENTEMAC1TXDVLD",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1TXDVLD_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXDVLDMSW,
         TestSignalName => "CLIENTEMAC1TXDVLDMSW",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1TXDVLDMSW_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXFIRSTBYTE,
         TestSignalName => "CLIENTEMAC1TXFIRSTBYTE",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1TXFIRSTBYTE_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY0_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(0),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(0)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(0),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(0),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY1_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(1),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(1)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(1),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(1),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY2_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(2),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(2)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(2),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(2),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY3_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(3),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(3)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(3),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(3),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY4_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(4),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(4)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(4),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(4),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY5_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(5),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(5)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(5),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(5),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY6_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(6),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(6)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(6),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(6),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXIFGDELAY7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXIFGDELAY7_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXIFGDELAY_dly(7),
         TestSignalName => "CLIENTEMAC1TXIFGDELAY(7)",
         TestDelay      => tisd_CLIENTEMAC1TXIFGDELAY(7),
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => ticd_CLIENTEMAC1TXCLIENTCLKIN,
         SetupHigh      => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         SetupLow       => tsetup_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         HoldLow        => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge(7),
         HoldHigh       => thold_CLIENTEMAC1TXIFGDELAY_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TimingData     => Tmkr_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge,
         TestSignal     => CLIENTEMAC1TXUNDERRUN,
         TestSignalName => "CLIENTEMAC1TXUNDERRUN",
         TestDelay      => 0 ns,
         RefSignal      => CLIENTEMAC1TXCLIENTCLKIN_dly,
         RefSignalName  => "CLIENTEMAC1TXCLIENTCLKIN",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         SetupLow       => tsetup_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         HoldLow        => thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_posedge_posedge,
         HoldHigh       => thold_CLIENTEMAC1TXUNDERRUN_CLIENTEMAC1TXCLIENTCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR0_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR0_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(0),
         TestSignalName => "HOSTADDR(0)",
         TestDelay      => tisd_HOSTADDR(0),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(0),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(0),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(0),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR1_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR1_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(1),
         TestSignalName => "HOSTADDR(1)",
         TestDelay      => tisd_HOSTADDR(1),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(1),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(1),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(1),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR2_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR2_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(2),
         TestSignalName => "HOSTADDR(2)",
         TestDelay      => tisd_HOSTADDR(2),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(2),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(2),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(2),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR3_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR3_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(3),
         TestSignalName => "HOSTADDR(3)",
         TestDelay      => tisd_HOSTADDR(3),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(3),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(3),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(3),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR4_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR4_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(4),
         TestSignalName => "HOSTADDR(4)",
         TestDelay      => tisd_HOSTADDR(4),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(4),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(4),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(4),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR5_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR5_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(5),
         TestSignalName => "HOSTADDR(5)",
         TestDelay      => tisd_HOSTADDR(5),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(5),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(5),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(5),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR6_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR6_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(6),
         TestSignalName => "HOSTADDR(6)",
         TestDelay      => tisd_HOSTADDR(6),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(6),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(6),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(6),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR7_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR7_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(7),
         TestSignalName => "HOSTADDR(7)",
         TestDelay      => tisd_HOSTADDR(7),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(7),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(7),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(7),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR8_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR8_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(8),
         TestSignalName => "HOSTADDR(8)",
         TestDelay      => tisd_HOSTADDR(8),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(8),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(8),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(8),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTADDR9_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTADDR9_HOSTCLK_posedge,
         TestSignal     => HOSTADDR_dly(9),
         TestSignalName => "HOSTADDR(9)",
         TestDelay      => tisd_HOSTADDR(9),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTADDR_HOSTCLK_posedge_posedge(9),
         SetupLow       => tsetup_HOSTADDR_HOSTCLK_negedge_posedge(9),
         HoldLow        => thold_HOSTADDR_HOSTCLK_posedge_posedge(9),
         HoldHigh       => thold_HOSTADDR_HOSTCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTEMAC1SEL_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTEMAC1SEL_HOSTCLK_posedge,
         TestSignal     => HOSTEMAC1SEL,
         TestSignalName => "HOSTEMAC1SEL",
         TestDelay      => 0 ns,
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_HOSTEMAC1SEL_HOSTCLK_posedge_posedge,
         SetupLow       => tsetup_HOSTEMAC1SEL_HOSTCLK_negedge_posedge,
         HoldLow        => thold_HOSTEMAC1SEL_HOSTCLK_posedge_posedge,
         HoldHigh       => thold_HOSTEMAC1SEL_HOSTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTMIIMSEL_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTMIIMSEL_HOSTCLK_posedge,
         TestSignal     => HOSTMIIMSEL,
         TestSignalName => "HOSTMIIMSEL",
         TestDelay      => 0 ns,
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_HOSTMIIMSEL_HOSTCLK_posedge_posedge,
         SetupLow       => tsetup_HOSTMIIMSEL_HOSTCLK_negedge_posedge,
         HoldLow        => thold_HOSTMIIMSEL_HOSTCLK_posedge_posedge,
         HoldHigh       => thold_HOSTMIIMSEL_HOSTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTOPCODE0_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTOPCODE0_HOSTCLK_posedge,
         TestSignal     => HOSTOPCODE_dly(0),
         TestSignalName => "HOSTOPCODE(0)",
         TestDelay      => tisd_HOSTOPCODE(0),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTOPCODE_HOSTCLK_posedge_posedge(0),
         SetupLow       => tsetup_HOSTOPCODE_HOSTCLK_negedge_posedge(0),
         HoldLow        => thold_HOSTOPCODE_HOSTCLK_posedge_posedge(0),
         HoldHigh       => thold_HOSTOPCODE_HOSTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTOPCODE1_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTOPCODE1_HOSTCLK_posedge,
         TestSignal     => HOSTOPCODE_dly(1),
         TestSignalName => "HOSTOPCODE(1)",
         TestDelay      => tisd_HOSTOPCODE(1),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTOPCODE_HOSTCLK_posedge_posedge(1),
         SetupLow       => tsetup_HOSTOPCODE_HOSTCLK_negedge_posedge(1),
         HoldLow        => thold_HOSTOPCODE_HOSTCLK_posedge_posedge(1),
         HoldHigh       => thold_HOSTOPCODE_HOSTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTREQ_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTREQ_HOSTCLK_posedge,
         TestSignal     => HOSTREQ,
         TestSignalName => "HOSTREQ",
         TestDelay      => 0 ns,
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_HOSTREQ_HOSTCLK_posedge_posedge,
         SetupLow       => tsetup_HOSTREQ_HOSTCLK_negedge_posedge,
         HoldLow        => thold_HOSTREQ_HOSTCLK_posedge_posedge,
         HoldHigh       => thold_HOSTREQ_HOSTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA0_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA0_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(0),
         TestSignalName => "HOSTWRDATA(0)",
         TestDelay      => tisd_HOSTWRDATA(0),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(0),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(0),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(0),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA1_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA1_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(1),
         TestSignalName => "HOSTWRDATA(1)",
         TestDelay      => tisd_HOSTWRDATA(1),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(1),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(1),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(1),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA2_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA2_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(2),
         TestSignalName => "HOSTWRDATA(2)",
         TestDelay      => tisd_HOSTWRDATA(2),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(2),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(2),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(2),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA3_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA3_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(3),
         TestSignalName => "HOSTWRDATA(3)",
         TestDelay      => tisd_HOSTWRDATA(3),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(3),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(3),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(3),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA4_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA4_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(4),
         TestSignalName => "HOSTWRDATA(4)",
         TestDelay      => tisd_HOSTWRDATA(4),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(4),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(4),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(4),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA5_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA5_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(5),
         TestSignalName => "HOSTWRDATA(5)",
         TestDelay      => tisd_HOSTWRDATA(5),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(5),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(5),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(5),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA6_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA6_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(6),
         TestSignalName => "HOSTWRDATA(6)",
         TestDelay      => tisd_HOSTWRDATA(6),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(6),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(6),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(6),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA7_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA7_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(7),
         TestSignalName => "HOSTWRDATA(7)",
         TestDelay      => tisd_HOSTWRDATA(7),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(7),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(7),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(7),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA8_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA8_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(8),
         TestSignalName => "HOSTWRDATA(8)",
         TestDelay      => tisd_HOSTWRDATA(8),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(8),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(8),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(8),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA9_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA9_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(9),
         TestSignalName => "HOSTWRDATA(9)",
         TestDelay      => tisd_HOSTWRDATA(9),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(9),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(9),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(9),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA10_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA10_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(10),
         TestSignalName => "HOSTWRDATA(10)",
         TestDelay      => tisd_HOSTWRDATA(10),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(10),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(10),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(10),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA11_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA11_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(11),
         TestSignalName => "HOSTWRDATA(11)",
         TestDelay      => tisd_HOSTWRDATA(11),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(11),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(11),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(11),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA12_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA12_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(12),
         TestSignalName => "HOSTWRDATA(12)",
         TestDelay      => tisd_HOSTWRDATA(12),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(12),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(12),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(12),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA13_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA13_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(13),
         TestSignalName => "HOSTWRDATA(13)",
         TestDelay      => tisd_HOSTWRDATA(13),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(13),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(13),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(13),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA14_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA14_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(14),
         TestSignalName => "HOSTWRDATA(14)",
         TestDelay      => tisd_HOSTWRDATA(14),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(14),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(14),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(14),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA15_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA15_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(15),
         TestSignalName => "HOSTWRDATA(15)",
         TestDelay      => tisd_HOSTWRDATA(15),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(15),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(15),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(15),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA16_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA16_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(16),
         TestSignalName => "HOSTWRDATA(16)",
         TestDelay      => tisd_HOSTWRDATA(16),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(16),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(16),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(16),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA17_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA17_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(17),
         TestSignalName => "HOSTWRDATA(17)",
         TestDelay      => tisd_HOSTWRDATA(17),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(17),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(17),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(17),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA18_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA18_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(18),
         TestSignalName => "HOSTWRDATA(18)",
         TestDelay      => tisd_HOSTWRDATA(18),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(18),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(18),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(18),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA19_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA19_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(19),
         TestSignalName => "HOSTWRDATA(19)",
         TestDelay      => tisd_HOSTWRDATA(19),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(19),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(19),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(19),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA20_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA20_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(20),
         TestSignalName => "HOSTWRDATA(20)",
         TestDelay      => tisd_HOSTWRDATA(20),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(20),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(20),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(20),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA21_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA21_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(21),
         TestSignalName => "HOSTWRDATA(21)",
         TestDelay      => tisd_HOSTWRDATA(21),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(21),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(21),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(21),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA22_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA22_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(22),
         TestSignalName => "HOSTWRDATA(22)",
         TestDelay      => tisd_HOSTWRDATA(22),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(22),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(22),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(22),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA23_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA23_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(23),
         TestSignalName => "HOSTWRDATA(23)",
         TestDelay      => tisd_HOSTWRDATA(23),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(23),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(23),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(23),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA24_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA24_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(24),
         TestSignalName => "HOSTWRDATA(24)",
         TestDelay      => tisd_HOSTWRDATA(24),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(24),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(24),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(24),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA25_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA25_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(25),
         TestSignalName => "HOSTWRDATA(25)",
         TestDelay      => tisd_HOSTWRDATA(25),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(25),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(25),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(25),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA26_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA26_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(26),
         TestSignalName => "HOSTWRDATA(26)",
         TestDelay      => tisd_HOSTWRDATA(26),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(26),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(26),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(26),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA27_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA27_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(27),
         TestSignalName => "HOSTWRDATA(27)",
         TestDelay      => tisd_HOSTWRDATA(27),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(27),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(27),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(27),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA28_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA28_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(28),
         TestSignalName => "HOSTWRDATA(28)",
         TestDelay      => tisd_HOSTWRDATA(28),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(28),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(28),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(28),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA29_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA29_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(29),
         TestSignalName => "HOSTWRDATA(29)",
         TestDelay      => tisd_HOSTWRDATA(29),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(29),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(29),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(29),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA30_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA30_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(30),
         TestSignalName => "HOSTWRDATA(30)",
         TestDelay      => tisd_HOSTWRDATA(30),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(30),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(30),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(30),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_HOSTWRDATA31_HOSTCLK_posedge,
         TimingData     => Tmkr_HOSTWRDATA31_HOSTCLK_posedge,
         TestSignal     => HOSTWRDATA_dly(31),
         TestSignalName => "HOSTWRDATA(31)",
         TestDelay      => tisd_HOSTWRDATA(31),
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => ticd_HOSTCLK,
         SetupHigh      => tsetup_HOSTWRDATA_HOSTCLK_posedge_posedge(31),
         SetupLow       => tsetup_HOSTWRDATA_HOSTCLK_negedge_posedge(31),
         HoldLow        => thold_HOSTWRDATA_HOSTCLK_posedge_posedge(31),
         HoldHigh       => thold_HOSTWRDATA_HOSTCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0COL_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0COL_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0COL,
         TestSignalName => "PHYEMAC0COL",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0COL_PHYEMAC0RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0COL_PHYEMAC0RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0CRS,
         TestSignalName => "PHYEMAC0CRS",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0CRS_PHYEMAC0RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0CRS_PHYEMAC0RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0MDIN_HOSTCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0MDIN_HOSTCLK_posedge,
         TestSignal     => PHYEMAC0MDIN,
         TestSignalName => "PHYEMAC0MDIN",
         TestDelay      => 0 ns,
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0MDIN_HOSTCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0MDIN_HOSTCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0MDIN_HOSTCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0MDIN_HOSTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge,
         TimingData     => Tmkr_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge,
         TestSignal     => PHYEMAC0MDIN,
         TestSignalName => "PHYEMAC0MDIN",
         TestDelay      => tisd_PHYEMAC0MDIN,
         RefSignal      => PHYEMAC0MCLKIN_dly,
         RefSignalName  => "PHYEMAC0MCLKIN",
         RefDelay       => ticd_PHYEMAC0MCLKIN,
         SetupHigh      => tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge,
         HoldLow        => thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0MDIN_PHYEMAC0MCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXBUFERR,
         TestSignalName => "PHYEMAC0RXBUFERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXBUFERR_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXBUFSTATUS0_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXBUFSTATUS0_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXBUFSTATUS_dly(0),
         TestSignalName => "PHYEMAC0RXBUFSTATUS(0)",
         TestDelay      => tisd_PHYEMAC0RXBUFSTATUS(0),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXBUFSTATUS1_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXBUFSTATUS1_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXBUFSTATUS_dly(1),
         TestSignalName => "PHYEMAC0RXBUFSTATUS(1)",
         TestDelay      => tisd_PHYEMAC0RXBUFSTATUS(1),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC0RXBUFSTATUS_PHYEMAC0GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCHARISCOMMA,
         TestSignalName => "PHYEMAC0RXCHARISCOMMA",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXCHARISCOMMA_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCHARISK,
         TestSignalName => "PHYEMAC0RXCHARISK",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXCHARISK_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCHECKINGCRC,
         TestSignalName => "PHYEMAC0RXCHECKINGCRC",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXCHECKINGCRC_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCLKCORCNT0_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCLKCORCNT0_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCLKCORCNT_dly(0),
         TestSignalName => "PHYEMAC0RXCLKCORCNT(0)",
         TestDelay      => tisd_PHYEMAC0RXCLKCORCNT(0),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCLKCORCNT1_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCLKCORCNT1_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCLKCORCNT_dly(1),
         TestSignalName => "PHYEMAC0RXCLKCORCNT(1)",
         TestDelay      => tisd_PHYEMAC0RXCLKCORCNT(1),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCLKCORCNT2_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCLKCORCNT2_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCLKCORCNT_dly(2),
         TestSignalName => "PHYEMAC0RXCLKCORCNT(2)",
         TestDelay      => tisd_PHYEMAC0RXCLKCORCNT(2),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(2),
         SetupLow       => tsetup_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(2),
         HoldLow        => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_posedge_posedge(2),
         HoldHigh       => thold_PHYEMAC0RXCLKCORCNT_PHYEMAC0GTXCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXCOMMADET,
         TestSignalName => "PHYEMAC0RXCOMMADET",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXCOMMADET_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD0_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD0_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(0),
         TestSignalName => "PHYEMAC0RXD(0)",
         TestDelay      => tisd_PHYEMAC0RXD(0),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD1_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD1_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(1),
         TestSignalName => "PHYEMAC0RXD(1)",
         TestDelay      => tisd_PHYEMAC0RXD(1),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD2_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD2_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(2),
         TestSignalName => "PHYEMAC0RXD(2)",
         TestDelay      => tisd_PHYEMAC0RXD(2),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(2),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(2),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(2),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD3_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD3_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(3),
         TestSignalName => "PHYEMAC0RXD(3)",
         TestDelay      => tisd_PHYEMAC0RXD(3),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(3),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(3),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(3),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD4_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD4_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(4),
         TestSignalName => "PHYEMAC0RXD(4)",
         TestDelay      => tisd_PHYEMAC0RXD(4),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(4),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(4),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(4),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD5_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD5_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(5),
         TestSignalName => "PHYEMAC0RXD(5)",
         TestDelay      => tisd_PHYEMAC0RXD(5),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(5),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(5),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(5),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD6_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD6_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(6),
         TestSignalName => "PHYEMAC0RXD(6)",
         TestDelay      => tisd_PHYEMAC0RXD(6),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(6),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(6),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(6),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXD7_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXD7_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXD_dly(7),
         TestSignalName => "PHYEMAC0RXD(7)",
         TestDelay      => tisd_PHYEMAC0RXD(7),
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => ticd_PHYEMAC0RXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(7),
         SetupLow       => tsetup_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(7),
         HoldLow        => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_posedge_posedge(7),
         HoldHigh       => thold_PHYEMAC0RXD_PHYEMAC0RXCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXDISPERR,
         TestSignalName => "PHYEMAC0RXDISPERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXDISPERR_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXDV,
         TestSignalName => "PHYEMAC0RXDV",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXDV_PHYEMAC0RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge,
         TestSignal     => PHYEMAC0RXER,
         TestSignalName => "PHYEMAC0RXER",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0RXCLK_dly,
         RefSignalName  => "PHYEMAC0RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXER_PHYEMAC0RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXER_PHYEMAC0RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXLOSSOFSYNC0_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXLOSSOFSYNC0_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXLOSSOFSYNC_dly(0),
         TestSignalName => "PHYEMAC0RXLOSSOFSYNC(0)",
         TestDelay      => tisd_PHYEMAC0RXLOSSOFSYNC(0),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXLOSSOFSYNC1_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXLOSSOFSYNC1_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXLOSSOFSYNC_dly(1),
         TestSignalName => "PHYEMAC0RXLOSSOFSYNC(1)",
         TestDelay      => tisd_PHYEMAC0RXLOSSOFSYNC(1),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC0RXLOSSOFSYNC_PHYEMAC0GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXNOTINTABLE,
         TestSignalName => "PHYEMAC0RXNOTINTABLE",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXNOTINTABLE_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0RXRUNDISP,
         TestSignalName => "PHYEMAC0RXRUNDISP",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0RXRUNDISP_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge,
         TestSignal     => PHYEMAC0TXBUFERR,
         TestSignalName => "PHYEMAC0TXBUFERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC0TXBUFERR_PHYEMAC0GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1COL_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1COL_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1COL,
         TestSignalName => "PHYEMAC1COL",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1COL_PHYEMAC1RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1COL_PHYEMAC1RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1CRS,
         TestSignalName => "PHYEMAC1CRS",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1CRS_PHYEMAC1RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1CRS_PHYEMAC1RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1MDIN_HOSTCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1MDIN_HOSTCLK_posedge,
         TestSignal     => PHYEMAC1MDIN,
         TestSignalName => "PHYEMAC1MDIN",
         TestDelay      => 0 ns,
         RefSignal      => HOSTCLK_dly,
         RefSignalName  => "HOSTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1MDIN_HOSTCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1MDIN_HOSTCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1MDIN_HOSTCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1MDIN_HOSTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge,
         TimingData     => Tmkr_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge,
         TestSignal     => PHYEMAC1MDIN,
         TestSignalName => "PHYEMAC1MDIN",
         TestDelay      => tisd_PHYEMAC1MDIN,
         RefSignal      => PHYEMAC1MCLKIN_dly,
         RefSignalName  => "PHYEMAC1MCLKIN",
         RefDelay       => ticd_PHYEMAC1MCLKIN,
         SetupHigh      => tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge,
         HoldLow        => thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1MDIN_PHYEMAC1MCLKIN_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );     
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXBUFERR,
         TestSignalName => "PHYEMAC1RXBUFERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXBUFERR_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXBUFSTATUS0_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXBUFSTATUS0_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXBUFSTATUS_dly(0),
         TestSignalName => "PHYEMAC1RXBUFSTATUS(0)",
         TestDelay      => tisd_PHYEMAC1RXBUFSTATUS(0),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXBUFSTATUS1_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXBUFSTATUS1_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXBUFSTATUS_dly(1),
         TestSignalName => "PHYEMAC1RXBUFSTATUS(1)",
         TestDelay      => tisd_PHYEMAC1RXBUFSTATUS(1),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC1RXBUFSTATUS_PHYEMAC1GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCHARISCOMMA,
         TestSignalName => "PHYEMAC1RXCHARISCOMMA",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXCHARISCOMMA_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCHARISK,
         TestSignalName => "PHYEMAC1RXCHARISK",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXCHARISK_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCHECKINGCRC,
         TestSignalName => "PHYEMAC1RXCHECKINGCRC",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXCHECKINGCRC_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCLKCORCNT0_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCLKCORCNT0_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCLKCORCNT_dly(0),
         TestSignalName => "PHYEMAC1RXCLKCORCNT(0)",
         TestDelay      => tisd_PHYEMAC1RXCLKCORCNT(0),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCLKCORCNT1_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCLKCORCNT1_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCLKCORCNT_dly(1),
         TestSignalName => "PHYEMAC1RXCLKCORCNT(1)",
         TestDelay      => tisd_PHYEMAC1RXCLKCORCNT(1),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCLKCORCNT2_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCLKCORCNT2_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCLKCORCNT_dly(2),
         TestSignalName => "PHYEMAC1RXCLKCORCNT(2)",
         TestDelay      => tisd_PHYEMAC1RXCLKCORCNT(2),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(2),
         SetupLow       => tsetup_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(2),
         HoldLow        => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_posedge_posedge(2),
         HoldHigh       => thold_PHYEMAC1RXCLKCORCNT_PHYEMAC1GTXCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXCOMMADET,
         TestSignalName => "PHYEMAC1RXCOMMADET",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXCOMMADET_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD0_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD0_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(0),
         TestSignalName => "PHYEMAC1RXD(0)",
         TestDelay      => tisd_PHYEMAC1RXD(0),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD1_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD1_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(1),
         TestSignalName => "PHYEMAC1RXD(1)",
         TestDelay      => tisd_PHYEMAC1RXD(1),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD2_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD2_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(2),
         TestSignalName => "PHYEMAC1RXD(2)",
         TestDelay      => tisd_PHYEMAC1RXD(2),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(2),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(2),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(2),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD3_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD3_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(3),
         TestSignalName => "PHYEMAC1RXD(3)",
         TestDelay      => tisd_PHYEMAC1RXD(3),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(3),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(3),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(3),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD4_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD4_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(4),
         TestSignalName => "PHYEMAC1RXD(4)",
         TestDelay      => tisd_PHYEMAC1RXD(4),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(4),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(4),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(4),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD5_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD5_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(5),
         TestSignalName => "PHYEMAC1RXD(5)",
         TestDelay      => tisd_PHYEMAC1RXD(5),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(5),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(5),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(5),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD6_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD6_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(6),
         TestSignalName => "PHYEMAC1RXD(6)",
         TestDelay      => tisd_PHYEMAC1RXD(6),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(6),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(6),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(6),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXD7_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXD7_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXD_dly(7),
         TestSignalName => "PHYEMAC1RXD(7)",
         TestDelay      => tisd_PHYEMAC1RXD(7),
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => ticd_PHYEMAC1RXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(7),
         SetupLow       => tsetup_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(7),
         HoldLow        => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_posedge_posedge(7),
         HoldHigh       => thold_PHYEMAC1RXD_PHYEMAC1RXCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXDISPERR,
         TestSignalName => "PHYEMAC1RXDISPERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXDISPERR_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXDV,
         TestSignalName => "PHYEMAC1RXDV",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXDV_PHYEMAC1RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge,
         TestSignal     => PHYEMAC1RXER,
         TestSignalName => "PHYEMAC1RXER",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1RXCLK_dly,
         RefSignalName  => "PHYEMAC1RXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXER_PHYEMAC1RXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXER_PHYEMAC1RXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXLOSSOFSYNC0_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXLOSSOFSYNC0_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXLOSSOFSYNC_dly(0),
         TestSignalName => "PHYEMAC1RXLOSSOFSYNC(0)",
         TestDelay      => tisd_PHYEMAC1RXLOSSOFSYNC(0),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge(0),
         SetupLow       => tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge(0),
         HoldLow        => thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge(0),
         HoldHigh       => thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXLOSSOFSYNC1_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXLOSSOFSYNC1_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXLOSSOFSYNC_dly(1),
         TestSignalName => "PHYEMAC1RXLOSSOFSYNC(1)",
         TestDelay      => tisd_PHYEMAC1RXLOSSOFSYNC(1),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge(1),
         SetupLow       => tsetup_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge(1),
         HoldLow        => thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_posedge_posedge(1),
         HoldHigh       => thold_PHYEMAC1RXLOSSOFSYNC_PHYEMAC1GTXCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXNOTINTABLE,
         TestSignalName => "PHYEMAC1RXNOTINTABLE",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXNOTINTABLE_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1RXRUNDISP,
         TestSignalName => "PHYEMAC1RXRUNDISP",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1RXRUNDISP_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge,
         TestSignal     => PHYEMAC1TXBUFERR,
         TestSignalName => "PHYEMAC1TXBUFERR",
         TestDelay      => 0 ns,
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge,
         SetupLow       => tsetup_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge,
         HoldLow        => thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_posedge_posedge,
         HoldHigh       => thold_PHYEMAC1TXBUFERR_PHYEMAC1GTXCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC0CONFIGVEC74_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC0CONFIGVEC74_PHYEMAC0GTXCLK_posedge,
         TestSignal     => TIEEMAC0CONFIGVEC_dly(74),
         TestSignalName => "TIEEMAC0CONFIGVEC(74)",
         TestDelay      => tisd_TIEEMAC0CONFIGVEC(74),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(74),
         SetupLow       => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(74),
         HoldLow        => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(74),
         HoldHigh       => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(74),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC0CONFIGVEC75_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC0CONFIGVEC75_PHYEMAC0GTXCLK_posedge,
         TestSignal     => TIEEMAC0CONFIGVEC_dly(75),
         TestSignalName => "TIEEMAC0CONFIGVEC(75)",
         TestDelay      => tisd_TIEEMAC0CONFIGVEC(75),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(75),
         SetupLow       => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(75),
         HoldLow        => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(75),
         HoldHigh       => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(75),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC0CONFIGVEC76_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC0CONFIGVEC76_PHYEMAC0GTXCLK_posedge,
         TestSignal     => TIEEMAC0CONFIGVEC_dly(76),
         TestSignalName => "TIEEMAC0CONFIGVEC(76)",
         TestDelay      => tisd_TIEEMAC0CONFIGVEC(76),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(76),
         SetupLow       => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(76),
         HoldLow        => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(76),
         HoldHigh       => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(76),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC0CONFIGVEC77_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC0CONFIGVEC77_PHYEMAC0GTXCLK_posedge,
         TestSignal     => TIEEMAC0CONFIGVEC_dly(77),
         TestSignalName => "TIEEMAC0CONFIGVEC(77)",
         TestDelay      => tisd_TIEEMAC0CONFIGVEC(77),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(77),
         SetupLow       => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(77),
         HoldLow        => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(77),
         HoldHigh       => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(77),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC0CONFIGVEC78_PHYEMAC0GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC0CONFIGVEC78_PHYEMAC0GTXCLK_posedge,
         TestSignal     => TIEEMAC0CONFIGVEC_dly(78),
         TestSignalName => "TIEEMAC0CONFIGVEC(78)",
         TestDelay      => tisd_TIEEMAC0CONFIGVEC(78),
         RefSignal      => PHYEMAC0GTXCLK_dly,
         RefSignalName  => "PHYEMAC0GTXCLK",
         RefDelay       => ticd_PHYEMAC0GTXCLK,
         SetupHigh      => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(78),
         SetupLow       => tsetup_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(78),
         HoldLow        => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_posedge_posedge(78),
         HoldHigh       => thold_TIEEMAC0CONFIGVEC_PHYEMAC0GTXCLK_negedge_posedge(78),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC1CONFIGVEC74_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC1CONFIGVEC74_PHYEMAC1GTXCLK_posedge,
         TestSignal     => TIEEMAC1CONFIGVEC_dly(74),
         TestSignalName => "TIEEMAC1CONFIGVEC(74)",
         TestDelay      => tisd_TIEEMAC1CONFIGVEC(74),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(74),
         SetupLow       => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(74),
         HoldLow        => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(74),
         HoldHigh       => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(74),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC1CONFIGVEC75_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC1CONFIGVEC75_PHYEMAC1GTXCLK_posedge,
         TestSignal     => TIEEMAC1CONFIGVEC_dly(75),
         TestSignalName => "TIEEMAC1CONFIGVEC(75)",
         TestDelay      => tisd_TIEEMAC1CONFIGVEC(75),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(75),
         SetupLow       => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(75),
         HoldLow        => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(75),
         HoldHigh       => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(75),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC1CONFIGVEC76_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC1CONFIGVEC76_PHYEMAC1GTXCLK_posedge,
         TestSignal     => TIEEMAC1CONFIGVEC_dly(76),
         TestSignalName => "TIEEMAC1CONFIGVEC(76)",
         TestDelay      => tisd_TIEEMAC1CONFIGVEC(76),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(76),
         SetupLow       => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(76),
         HoldLow        => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(76),
         HoldHigh       => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(76),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC1CONFIGVEC77_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC1CONFIGVEC77_PHYEMAC1GTXCLK_posedge,
         TestSignal     => TIEEMAC1CONFIGVEC_dly(77),
         TestSignalName => "TIEEMAC1CONFIGVEC(77)",
         TestDelay      => tisd_TIEEMAC1CONFIGVEC(77),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(77),
         SetupLow       => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(77),
         HoldLow        => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(77),
         HoldHigh       => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(77),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TIEEMAC1CONFIGVEC78_PHYEMAC1GTXCLK_posedge,
         TimingData     => Tmkr_TIEEMAC1CONFIGVEC78_PHYEMAC1GTXCLK_posedge,
         TestSignal     => TIEEMAC1CONFIGVEC_dly(78),
         TestSignalName => "TIEEMAC1CONFIGVEC(78)",
         TestDelay      => tisd_TIEEMAC1CONFIGVEC(78),
         RefSignal      => PHYEMAC1GTXCLK_dly,
         RefSignalName  => "PHYEMAC1GTXCLK",
         RefDelay       => ticd_PHYEMAC1GTXCLK,
         SetupHigh      => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(78),
         SetupLow       => tsetup_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(78),
         HoldLow        => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_posedge_posedge(78),
         HoldHigh       => thold_TIEEMAC1CONFIGVEC_PHYEMAC1GTXCLK_negedge_posedge(78),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_EMAC",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     end if;
-- End of (TimingChecksOn)

     EMACDCRACK <= EMACDCRACK_out;
     EMACDCRDBUS <= EMACDCRDBUS_out;
     DCRHOSTDONEIR <= DCRHOSTDONEIR_out;

--  Output-to-Clock path delay
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTANINTERRUPT,
         GlitchData    => EMAC0CLIENTANINTERRUPT_GlitchData,
         OutSignalName => "EMAC0CLIENTANINTERRUPT",
         OutTemp       => EMAC0CLIENTANINTERRUPT_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0CLIENTANINTERRUPT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXBADFRAME,
         GlitchData    => EMAC0CLIENTRXBADFRAME_GlitchData,
         OutSignalName => "EMAC0CLIENTRXBADFRAME",
         OutTemp       => EMAC0CLIENTRXBADFRAME_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXBADFRAME,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXCLIENTCLKOUT,
         GlitchData    => EMAC0CLIENTRXCLIENTCLKOUT_GlitchData,
         OutSignalName => "EMAC0CLIENTRXCLIENTCLKOUT",
         OutTemp       => EMAC0CLIENTRXCLIENTCLKOUT_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0CLIENTRXCLIENTCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(0),
         GlitchData    => EMAC0CLIENTRXD0_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(0)",
         OutTemp       => EMAC0CLIENTRXD_OUT(0),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(1),
         GlitchData    => EMAC0CLIENTRXD1_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(1)",
         OutTemp       => EMAC0CLIENTRXD_OUT(1),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(2),
         GlitchData    => EMAC0CLIENTRXD2_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(2)",
         OutTemp       => EMAC0CLIENTRXD_OUT(2),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(3),
         GlitchData    => EMAC0CLIENTRXD3_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(3)",
         OutTemp       => EMAC0CLIENTRXD_OUT(3),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(4),
         GlitchData    => EMAC0CLIENTRXD4_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(4)",
         OutTemp       => EMAC0CLIENTRXD_OUT(4),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(5),
         GlitchData    => EMAC0CLIENTRXD5_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(5)",
         OutTemp       => EMAC0CLIENTRXD_OUT(5),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(6),
         GlitchData    => EMAC0CLIENTRXD6_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(6)",
         OutTemp       => EMAC0CLIENTRXD_OUT(6),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(7),
         GlitchData    => EMAC0CLIENTRXD7_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(7)",
         OutTemp       => EMAC0CLIENTRXD_OUT(7),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(8),
         GlitchData    => EMAC0CLIENTRXD8_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(8)",
         OutTemp       => EMAC0CLIENTRXD_OUT(8),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(9),
         GlitchData    => EMAC0CLIENTRXD9_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(9)",
         OutTemp       => EMAC0CLIENTRXD_OUT(9),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(10),
         GlitchData    => EMAC0CLIENTRXD10_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(10)",
         OutTemp       => EMAC0CLIENTRXD_OUT(10),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(11),
         GlitchData    => EMAC0CLIENTRXD11_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(11)",
         OutTemp       => EMAC0CLIENTRXD_OUT(11),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(12),
         GlitchData    => EMAC0CLIENTRXD12_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(12)",
         OutTemp       => EMAC0CLIENTRXD_OUT(12),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(13),
         GlitchData    => EMAC0CLIENTRXD13_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(13)",
         OutTemp       => EMAC0CLIENTRXD_OUT(13),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(14),
         GlitchData    => EMAC0CLIENTRXD14_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(14)",
         OutTemp       => EMAC0CLIENTRXD_OUT(14),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXD(15),
         GlitchData    => EMAC0CLIENTRXD15_GlitchData,
         OutSignalName => "EMAC0CLIENTRXD(15)",
         OutTemp       => EMAC0CLIENTRXD_OUT(15),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXD(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXDVLD,
         GlitchData    => EMAC0CLIENTRXDVLD_GlitchData,
         OutSignalName => "EMAC0CLIENTRXDVLD",
         OutTemp       => EMAC0CLIENTRXDVLD_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXDVLDMSW,
         GlitchData    => EMAC0CLIENTRXDVLDMSW_GlitchData,
         OutSignalName => "EMAC0CLIENTRXDVLDMSW",
         OutTemp       => EMAC0CLIENTRXDVLDMSW_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVLDMSW,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXDVREG6,
         GlitchData    => EMAC0CLIENTRXDVREG6_GlitchData,
         OutSignalName => "EMAC0CLIENTRXDVREG6",
         OutTemp       => EMAC0CLIENTRXDVREG6_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXDVREG6,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXFRAMEDROP,
         GlitchData    => EMAC0CLIENTRXFRAMEDROP_GlitchData,
         OutSignalName => "EMAC0CLIENTRXFRAMEDROP",
         OutTemp       => EMAC0CLIENTRXFRAMEDROP_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXFRAMEDROP,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXGOODFRAME,
         GlitchData    => EMAC0CLIENTRXGOODFRAME_GlitchData,
         OutSignalName => "EMAC0CLIENTRXGOODFRAME",
         OutTemp       => EMAC0CLIENTRXGOODFRAME_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXGOODFRAME,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(0),
         GlitchData    => EMAC0CLIENTRXSTATS0_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(0)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(0),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(1),
         GlitchData    => EMAC0CLIENTRXSTATS1_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(1)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(1),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(2),
         GlitchData    => EMAC0CLIENTRXSTATS2_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(2)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(2),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(3),
         GlitchData    => EMAC0CLIENTRXSTATS3_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(3)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(3),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(4),
         GlitchData    => EMAC0CLIENTRXSTATS4_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(4)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(4),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(5),
         GlitchData    => EMAC0CLIENTRXSTATS5_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(5)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(5),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATS(6),
         GlitchData    => EMAC0CLIENTRXSTATS6_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATS(6)",
         OutTemp       => EMAC0CLIENTRXSTATS_OUT(6),
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATSBYTEVLD,
         GlitchData    => EMAC0CLIENTRXSTATSBYTEVLD_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATSBYTEVLD",
         OutTemp       => EMAC0CLIENTRXSTATSBYTEVLD_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSBYTEVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTRXSTATSVLD,
         GlitchData    => EMAC0CLIENTRXSTATSVLD_GlitchData,
         OutSignalName => "EMAC0CLIENTRXSTATSVLD",
         OutTemp       => EMAC0CLIENTRXSTATSVLD_OUT,
         Paths         => (0 => (CLIENTEMAC0RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0RXCLIENTCLKIN_EMAC0CLIENTRXSTATSVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXACK,
         GlitchData    => EMAC0CLIENTTXACK_GlitchData,
         OutSignalName => "EMAC0CLIENTTXACK",
         OutTemp       => EMAC0CLIENTTXACK_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXACK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXCLIENTCLKOUT,
         GlitchData    => EMAC0CLIENTTXCLIENTCLKOUT_GlitchData,
         OutSignalName => "EMAC0CLIENTTXCLIENTCLKOUT",
         OutTemp       => EMAC0CLIENTTXCLIENTCLKOUT_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXCLIENTCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXCOLLISION,
         GlitchData    => EMAC0CLIENTTXCOLLISION_GlitchData,
         OutSignalName => "EMAC0CLIENTTXCOLLISION",
         OutTemp       => EMAC0CLIENTTXCOLLISION_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXCOLLISION,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXGMIIMIICLKOUT,
         GlitchData    => EMAC0CLIENTTXGMIIMIICLKOUT_GlitchData,
         OutSignalName => "EMAC0CLIENTTXGMIIMIICLKOUT",
         OutTemp       => EMAC0CLIENTTXGMIIMIICLKOUT_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0CLIENTTXGMIIMIICLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXRETRANSMIT,
         GlitchData    => EMAC0CLIENTTXRETRANSMIT_GlitchData,
         OutSignalName => "EMAC0CLIENTTXRETRANSMIT",
         OutTemp       => EMAC0CLIENTTXRETRANSMIT_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXRETRANSMIT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXSTATS,
         GlitchData    => EMAC0CLIENTTXSTATS_GlitchData,
         OutSignalName => "EMAC0CLIENTTXSTATS",
         OutTemp       => EMAC0CLIENTTXSTATS_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATS,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXSTATSBYTEVLD,
         GlitchData    => EMAC0CLIENTTXSTATSBYTEVLD_GlitchData,
         OutSignalName => "EMAC0CLIENTTXSTATSBYTEVLD",
         OutTemp       => EMAC0CLIENTTXSTATSBYTEVLD_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSBYTEVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0CLIENTTXSTATSVLD,
         GlitchData    => EMAC0CLIENTTXSTATSVLD_GlitchData,
         OutSignalName => "EMAC0CLIENTTXSTATSVLD",
         OutTemp       => EMAC0CLIENTTXSTATSVLD_OUT,
         Paths         => (0 => (CLIENTEMAC0TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC0TXCLIENTCLKIN_EMAC0CLIENTTXSTATSVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYENCOMMAALIGN,
         GlitchData    => EMAC0PHYENCOMMAALIGN_GlitchData,
         OutSignalName => "EMAC0PHYENCOMMAALIGN",
         OutTemp       => EMAC0PHYENCOMMAALIGN_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYENCOMMAALIGN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYLOOPBACKMSB,
         GlitchData    => EMAC0PHYLOOPBACKMSB_GlitchData,
         OutSignalName => "EMAC0PHYLOOPBACKMSB",
         OutTemp       => EMAC0PHYLOOPBACKMSB_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYLOOPBACKMSB,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYMCLKOUT,
         GlitchData    => EMAC0PHYMCLKOUT_GlitchData,
         OutSignalName => "EMAC0PHYMCLKOUT",
         OutTemp       => EMAC0PHYMCLKOUT_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC0PHYMCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYMDOUT,
         GlitchData    => EMAC0PHYMDOUT_GlitchData,
         OutSignalName => "EMAC0PHYMDOUT",
         OutTemp       => EMAC0PHYMDOUT_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC0PHYMDOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYMDTRI,
         GlitchData    => EMAC0PHYMDTRI_GlitchData,
         OutSignalName => "EMAC0PHYMDTRI",
         OutTemp       => EMAC0PHYMDTRI_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC0PHYMDTRI,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYMGTRXRESET,
         GlitchData    => EMAC0PHYMGTRXRESET_GlitchData,
         OutSignalName => "EMAC0PHYMGTRXRESET",
         OutTemp       => EMAC0PHYMGTRXRESET_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTRXRESET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYMGTTXRESET,
         GlitchData    => EMAC0PHYMGTTXRESET_GlitchData,
         OutSignalName => "EMAC0PHYMGTTXRESET",
         OutTemp       => EMAC0PHYMGTTXRESET_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYMGTTXRESET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYPOWERDOWN,
         GlitchData    => EMAC0PHYPOWERDOWN_GlitchData,
         OutSignalName => "EMAC0PHYPOWERDOWN",
         OutTemp       => EMAC0PHYPOWERDOWN_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYPOWERDOWN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYSYNCACQSTATUS,
         GlitchData    => EMAC0PHYSYNCACQSTATUS_GlitchData,
         OutSignalName => "EMAC0PHYSYNCACQSTATUS",
         OutTemp       => EMAC0PHYSYNCACQSTATUS_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYSYNCACQSTATUS,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXCHARDISPMODE,
         GlitchData    => EMAC0PHYTXCHARDISPMODE_GlitchData,
         OutSignalName => "EMAC0PHYTXCHARDISPMODE",
         OutTemp       => EMAC0PHYTXCHARDISPMODE_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPMODE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXCHARDISPVAL,
         GlitchData    => EMAC0PHYTXCHARDISPVAL_GlitchData,
         OutSignalName => "EMAC0PHYTXCHARDISPVAL",
         OutTemp       => EMAC0PHYTXCHARDISPVAL_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARDISPVAL,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXCHARISK,
         GlitchData    => EMAC0PHYTXCHARISK_GlitchData,
         OutSignalName => "EMAC0PHYTXCHARISK",
         OutTemp       => EMAC0PHYTXCHARISK_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCHARISK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXCLK,
         GlitchData    => EMAC0PHYTXCLK_GlitchData,
         OutSignalName => "EMAC0PHYTXCLK",
         OutTemp       => EMAC0PHYTXCLK_OUT,
         Paths         => (0 => (PHYEMAC0GTXCLK_dly'last_event, tpd_PHYEMAC0GTXCLK_EMAC0PHYTXCLK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(0),
         GlitchData    => EMAC0PHYTXD0_GlitchData,
         OutSignalName => "EMAC0PHYTXD(0)",
         OutTemp       => EMAC0PHYTXD_OUT(0),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(1),
         GlitchData    => EMAC0PHYTXD1_GlitchData,
         OutSignalName => "EMAC0PHYTXD(1)",
         OutTemp       => EMAC0PHYTXD_OUT(1),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(2),
         GlitchData    => EMAC0PHYTXD2_GlitchData,
         OutSignalName => "EMAC0PHYTXD(2)",
         OutTemp       => EMAC0PHYTXD_OUT(2),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(3),
         GlitchData    => EMAC0PHYTXD3_GlitchData,
         OutSignalName => "EMAC0PHYTXD(3)",
         OutTemp       => EMAC0PHYTXD_OUT(3),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(4),
         GlitchData    => EMAC0PHYTXD4_GlitchData,
         OutSignalName => "EMAC0PHYTXD(4)",
         OutTemp       => EMAC0PHYTXD_OUT(4),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(5),
         GlitchData    => EMAC0PHYTXD5_GlitchData,
         OutSignalName => "EMAC0PHYTXD(5)",
         OutTemp       => EMAC0PHYTXD_OUT(5),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(6),
         GlitchData    => EMAC0PHYTXD6_GlitchData,
         OutSignalName => "EMAC0PHYTXD(6)",
         OutTemp       => EMAC0PHYTXD_OUT(6),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXD(7),
         GlitchData    => EMAC0PHYTXD7_GlitchData,
         OutSignalName => "EMAC0PHYTXD(7)",
         OutTemp       => EMAC0PHYTXD_OUT(7),
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXD(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXEN,
         GlitchData    => EMAC0PHYTXEN_GlitchData,
         OutSignalName => "EMAC0PHYTXEN",
         OutTemp       => EMAC0PHYTXEN_OUT,
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC0PHYTXER,
         GlitchData    => EMAC0PHYTXER_GlitchData,
         OutSignalName => "EMAC0PHYTXER",
         OutTemp       => EMAC0PHYTXER_OUT,
         Paths         => (0 => (CLIENTEMAC0TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC0TXGMIIMIICLKIN_EMAC0PHYTXER,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTANINTERRUPT,
         GlitchData    => EMAC1CLIENTANINTERRUPT_GlitchData,
         OutSignalName => "EMAC1CLIENTANINTERRUPT",
         OutTemp       => EMAC1CLIENTANINTERRUPT_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1CLIENTANINTERRUPT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXBADFRAME,
         GlitchData    => EMAC1CLIENTRXBADFRAME_GlitchData,
         OutSignalName => "EMAC1CLIENTRXBADFRAME",
         OutTemp       => EMAC1CLIENTRXBADFRAME_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXBADFRAME,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXCLIENTCLKOUT,
         GlitchData    => EMAC1CLIENTRXCLIENTCLKOUT_GlitchData,
         OutSignalName => "EMAC1CLIENTRXCLIENTCLKOUT",
         OutTemp       => EMAC1CLIENTRXCLIENTCLKOUT_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1CLIENTRXCLIENTCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(0),
         GlitchData    => EMAC1CLIENTRXD0_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(0)",
         OutTemp       => EMAC1CLIENTRXD_OUT(0),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(1),
         GlitchData    => EMAC1CLIENTRXD1_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(1)",
         OutTemp       => EMAC1CLIENTRXD_OUT(1),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(2),
         GlitchData    => EMAC1CLIENTRXD2_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(2)",
         OutTemp       => EMAC1CLIENTRXD_OUT(2),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(3),
         GlitchData    => EMAC1CLIENTRXD3_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(3)",
         OutTemp       => EMAC1CLIENTRXD_OUT(3),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(4),
         GlitchData    => EMAC1CLIENTRXD4_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(4)",
         OutTemp       => EMAC1CLIENTRXD_OUT(4),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(5),
         GlitchData    => EMAC1CLIENTRXD5_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(5)",
         OutTemp       => EMAC1CLIENTRXD_OUT(5),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(6),
         GlitchData    => EMAC1CLIENTRXD6_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(6)",
         OutTemp       => EMAC1CLIENTRXD_OUT(6),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(7),
         GlitchData    => EMAC1CLIENTRXD7_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(7)",
         OutTemp       => EMAC1CLIENTRXD_OUT(7),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(8),
         GlitchData    => EMAC1CLIENTRXD8_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(8)",
         OutTemp       => EMAC1CLIENTRXD_OUT(8),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(9),
         GlitchData    => EMAC1CLIENTRXD9_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(9)",
         OutTemp       => EMAC1CLIENTRXD_OUT(9),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(10),
         GlitchData    => EMAC1CLIENTRXD10_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(10)",
         OutTemp       => EMAC1CLIENTRXD_OUT(10),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(11),
         GlitchData    => EMAC1CLIENTRXD11_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(11)",
         OutTemp       => EMAC1CLIENTRXD_OUT(11),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(12),
         GlitchData    => EMAC1CLIENTRXD12_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(12)",
         OutTemp       => EMAC1CLIENTRXD_OUT(12),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(13),
         GlitchData    => EMAC1CLIENTRXD13_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(13)",
         OutTemp       => EMAC1CLIENTRXD_OUT(13),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(14),
         GlitchData    => EMAC1CLIENTRXD14_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(14)",
         OutTemp       => EMAC1CLIENTRXD_OUT(14),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXD(15),
         GlitchData    => EMAC1CLIENTRXD15_GlitchData,
         OutSignalName => "EMAC1CLIENTRXD(15)",
         OutTemp       => EMAC1CLIENTRXD_OUT(15),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXD(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXDVLD,
         GlitchData    => EMAC1CLIENTRXDVLD_GlitchData,
         OutSignalName => "EMAC1CLIENTRXDVLD",
         OutTemp       => EMAC1CLIENTRXDVLD_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXDVLDMSW,
         GlitchData    => EMAC1CLIENTRXDVLDMSW_GlitchData,
         OutSignalName => "EMAC1CLIENTRXDVLDMSW",
         OutTemp       => EMAC1CLIENTRXDVLDMSW_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVLDMSW,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXDVREG6,
         GlitchData    => EMAC1CLIENTRXDVREG6_GlitchData,
         OutSignalName => "EMAC1CLIENTRXDVREG6",
         OutTemp       => EMAC1CLIENTRXDVREG6_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXDVREG6,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXFRAMEDROP,
         GlitchData    => EMAC1CLIENTRXFRAMEDROP_GlitchData,
         OutSignalName => "EMAC1CLIENTRXFRAMEDROP",
         OutTemp       => EMAC1CLIENTRXFRAMEDROP_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXFRAMEDROP,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXGOODFRAME,
         GlitchData    => EMAC1CLIENTRXGOODFRAME_GlitchData,
         OutSignalName => "EMAC1CLIENTRXGOODFRAME",
         OutTemp       => EMAC1CLIENTRXGOODFRAME_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXGOODFRAME,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(0),
         GlitchData    => EMAC1CLIENTRXSTATS0_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(0)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(0),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(1),
         GlitchData    => EMAC1CLIENTRXSTATS1_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(1)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(1),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(2),
         GlitchData    => EMAC1CLIENTRXSTATS2_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(2)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(2),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(3),
         GlitchData    => EMAC1CLIENTRXSTATS3_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(3)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(3),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(4),
         GlitchData    => EMAC1CLIENTRXSTATS4_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(4)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(4),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(5),
         GlitchData    => EMAC1CLIENTRXSTATS5_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(5)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(5),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATS(6),
         GlitchData    => EMAC1CLIENTRXSTATS6_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATS(6)",
         OutTemp       => EMAC1CLIENTRXSTATS_OUT(6),
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATSBYTEVLD,
         GlitchData    => EMAC1CLIENTRXSTATSBYTEVLD_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATSBYTEVLD",
         OutTemp       => EMAC1CLIENTRXSTATSBYTEVLD_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSBYTEVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTRXSTATSVLD,
         GlitchData    => EMAC1CLIENTRXSTATSVLD_GlitchData,
         OutSignalName => "EMAC1CLIENTRXSTATSVLD",
         OutTemp       => EMAC1CLIENTRXSTATSVLD_OUT,
         Paths         => (0 => (CLIENTEMAC1RXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1RXCLIENTCLKIN_EMAC1CLIENTRXSTATSVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXACK,
         GlitchData    => EMAC1CLIENTTXACK_GlitchData,
         OutSignalName => "EMAC1CLIENTTXACK",
         OutTemp       => EMAC1CLIENTTXACK_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXACK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXCLIENTCLKOUT,
         GlitchData    => EMAC1CLIENTTXCLIENTCLKOUT_GlitchData,
         OutSignalName => "EMAC1CLIENTTXCLIENTCLKOUT",
         OutTemp       => EMAC1CLIENTTXCLIENTCLKOUT_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXCLIENTCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXCOLLISION,
         GlitchData    => EMAC1CLIENTTXCOLLISION_GlitchData,
         OutSignalName => "EMAC1CLIENTTXCOLLISION",
         OutTemp       => EMAC1CLIENTTXCOLLISION_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXCOLLISION,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXGMIIMIICLKOUT,
         GlitchData    => EMAC1CLIENTTXGMIIMIICLKOUT_GlitchData,
         OutSignalName => "EMAC1CLIENTTXGMIIMIICLKOUT",
         OutTemp       => EMAC1CLIENTTXGMIIMIICLKOUT_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1CLIENTTXGMIIMIICLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXRETRANSMIT,
         GlitchData    => EMAC1CLIENTTXRETRANSMIT_GlitchData,
         OutSignalName => "EMAC1CLIENTTXRETRANSMIT",
         OutTemp       => EMAC1CLIENTTXRETRANSMIT_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXRETRANSMIT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXSTATS,
         GlitchData    => EMAC1CLIENTTXSTATS_GlitchData,
         OutSignalName => "EMAC1CLIENTTXSTATS",
         OutTemp       => EMAC1CLIENTTXSTATS_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATS,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXSTATSBYTEVLD,
         GlitchData    => EMAC1CLIENTTXSTATSBYTEVLD_GlitchData,
         OutSignalName => "EMAC1CLIENTTXSTATSBYTEVLD",
         OutTemp       => EMAC1CLIENTTXSTATSBYTEVLD_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSBYTEVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1CLIENTTXSTATSVLD,
         GlitchData    => EMAC1CLIENTTXSTATSVLD_GlitchData,
         OutSignalName => "EMAC1CLIENTTXSTATSVLD",
         OutTemp       => EMAC1CLIENTTXSTATSVLD_OUT,
         Paths         => (0 => (CLIENTEMAC1TXCLIENTCLKIN_dly'last_event, tpd_CLIENTEMAC1TXCLIENTCLKIN_EMAC1CLIENTTXSTATSVLD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYENCOMMAALIGN,
         GlitchData    => EMAC1PHYENCOMMAALIGN_GlitchData,
         OutSignalName => "EMAC1PHYENCOMMAALIGN",
         OutTemp       => EMAC1PHYENCOMMAALIGN_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYENCOMMAALIGN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYLOOPBACKMSB,
         GlitchData    => EMAC1PHYLOOPBACKMSB_GlitchData,
         OutSignalName => "EMAC1PHYLOOPBACKMSB",
         OutTemp       => EMAC1PHYLOOPBACKMSB_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYLOOPBACKMSB,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYMCLKOUT,
         GlitchData    => EMAC1PHYMCLKOUT_GlitchData,
         OutSignalName => "EMAC1PHYMCLKOUT",
         OutTemp       => EMAC1PHYMCLKOUT_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC1PHYMCLKOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYMDOUT,
         GlitchData    => EMAC1PHYMDOUT_GlitchData,
         OutSignalName => "EMAC1PHYMDOUT",
         OutTemp       => EMAC1PHYMDOUT_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC1PHYMDOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYMDTRI,
         GlitchData    => EMAC1PHYMDTRI_GlitchData,
         OutSignalName => "EMAC1PHYMDTRI",
         OutTemp       => EMAC1PHYMDTRI_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_EMAC1PHYMDTRI,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYMGTRXRESET,
         GlitchData    => EMAC1PHYMGTRXRESET_GlitchData,
         OutSignalName => "EMAC1PHYMGTRXRESET",
         OutTemp       => EMAC1PHYMGTRXRESET_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTRXRESET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYMGTTXRESET,
         GlitchData    => EMAC1PHYMGTTXRESET_GlitchData,
         OutSignalName => "EMAC1PHYMGTTXRESET",
         OutTemp       => EMAC1PHYMGTTXRESET_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYMGTTXRESET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYPOWERDOWN,
         GlitchData    => EMAC1PHYPOWERDOWN_GlitchData,
         OutSignalName => "EMAC1PHYPOWERDOWN",
         OutTemp       => EMAC1PHYPOWERDOWN_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYPOWERDOWN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYSYNCACQSTATUS,
         GlitchData    => EMAC1PHYSYNCACQSTATUS_GlitchData,
         OutSignalName => "EMAC1PHYSYNCACQSTATUS",
         OutTemp       => EMAC1PHYSYNCACQSTATUS_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYSYNCACQSTATUS,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXCHARDISPMODE,
         GlitchData    => EMAC1PHYTXCHARDISPMODE_GlitchData,
         OutSignalName => "EMAC1PHYTXCHARDISPMODE",
         OutTemp       => EMAC1PHYTXCHARDISPMODE_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPMODE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXCHARDISPVAL,
         GlitchData    => EMAC1PHYTXCHARDISPVAL_GlitchData,
         OutSignalName => "EMAC1PHYTXCHARDISPVAL",
         OutTemp       => EMAC1PHYTXCHARDISPVAL_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARDISPVAL,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXCHARISK,
         GlitchData    => EMAC1PHYTXCHARISK_GlitchData,
         OutSignalName => "EMAC1PHYTXCHARISK",
         OutTemp       => EMAC1PHYTXCHARISK_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCHARISK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXCLK,
         GlitchData    => EMAC1PHYTXCLK_GlitchData,
         OutSignalName => "EMAC1PHYTXCLK",
         OutTemp       => EMAC1PHYTXCLK_OUT,
         Paths         => (0 => (PHYEMAC1GTXCLK_dly'last_event, tpd_PHYEMAC1GTXCLK_EMAC1PHYTXCLK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(0),
         GlitchData    => EMAC1PHYTXD0_GlitchData,
         OutSignalName => "EMAC1PHYTXD(0)",
         OutTemp       => EMAC1PHYTXD_OUT(0),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(1),
         GlitchData    => EMAC1PHYTXD1_GlitchData,
         OutSignalName => "EMAC1PHYTXD(1)",
         OutTemp       => EMAC1PHYTXD_OUT(1),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(2),
         GlitchData    => EMAC1PHYTXD2_GlitchData,
         OutSignalName => "EMAC1PHYTXD(2)",
         OutTemp       => EMAC1PHYTXD_OUT(2),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(3),
         GlitchData    => EMAC1PHYTXD3_GlitchData,
         OutSignalName => "EMAC1PHYTXD(3)",
         OutTemp       => EMAC1PHYTXD_OUT(3),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(4),
         GlitchData    => EMAC1PHYTXD4_GlitchData,
         OutSignalName => "EMAC1PHYTXD(4)",
         OutTemp       => EMAC1PHYTXD_OUT(4),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(5),
         GlitchData    => EMAC1PHYTXD5_GlitchData,
         OutSignalName => "EMAC1PHYTXD(5)",
         OutTemp       => EMAC1PHYTXD_OUT(5),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(6),
         GlitchData    => EMAC1PHYTXD6_GlitchData,
         OutSignalName => "EMAC1PHYTXD(6)",
         OutTemp       => EMAC1PHYTXD_OUT(6),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXD(7),
         GlitchData    => EMAC1PHYTXD7_GlitchData,
         OutSignalName => "EMAC1PHYTXD(7)",
         OutTemp       => EMAC1PHYTXD_OUT(7),
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXD(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXEN,
         GlitchData    => EMAC1PHYTXEN_GlitchData,
         OutSignalName => "EMAC1PHYTXEN",
         OutTemp       => EMAC1PHYTXEN_OUT,
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EMAC1PHYTXER,
         GlitchData    => EMAC1PHYTXER_GlitchData,
         OutSignalName => "EMAC1PHYTXER",
         OutTemp       => EMAC1PHYTXER_OUT,
         Paths         => (0 => (CLIENTEMAC1TXGMIIMIICLKIN_dly'last_event, tpd_CLIENTEMAC1TXGMIIMIICLKIN_EMAC1PHYTXER,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTMIIMRDY,
         GlitchData    => HOSTMIIMRDY_GlitchData,
         OutSignalName => "HOSTMIIMRDY",
         OutTemp       => HOSTMIIMRDY_OUT,
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTMIIMRDY,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(0),
         GlitchData    => HOSTRDDATA0_GlitchData,
         OutSignalName => "HOSTRDDATA(0)",
         OutTemp       => HOSTRDDATA_OUT(0),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(1),
         GlitchData    => HOSTRDDATA1_GlitchData,
         OutSignalName => "HOSTRDDATA(1)",
         OutTemp       => HOSTRDDATA_OUT(1),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(2),
         GlitchData    => HOSTRDDATA2_GlitchData,
         OutSignalName => "HOSTRDDATA(2)",
         OutTemp       => HOSTRDDATA_OUT(2),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(3),
         GlitchData    => HOSTRDDATA3_GlitchData,
         OutSignalName => "HOSTRDDATA(3)",
         OutTemp       => HOSTRDDATA_OUT(3),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(4),
         GlitchData    => HOSTRDDATA4_GlitchData,
         OutSignalName => "HOSTRDDATA(4)",
         OutTemp       => HOSTRDDATA_OUT(4),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(5),
         GlitchData    => HOSTRDDATA5_GlitchData,
         OutSignalName => "HOSTRDDATA(5)",
         OutTemp       => HOSTRDDATA_OUT(5),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(6),
         GlitchData    => HOSTRDDATA6_GlitchData,
         OutSignalName => "HOSTRDDATA(6)",
         OutTemp       => HOSTRDDATA_OUT(6),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(7),
         GlitchData    => HOSTRDDATA7_GlitchData,
         OutSignalName => "HOSTRDDATA(7)",
         OutTemp       => HOSTRDDATA_OUT(7),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(8),
         GlitchData    => HOSTRDDATA8_GlitchData,
         OutSignalName => "HOSTRDDATA(8)",
         OutTemp       => HOSTRDDATA_OUT(8),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(9),
         GlitchData    => HOSTRDDATA9_GlitchData,
         OutSignalName => "HOSTRDDATA(9)",
         OutTemp       => HOSTRDDATA_OUT(9),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(10),
         GlitchData    => HOSTRDDATA10_GlitchData,
         OutSignalName => "HOSTRDDATA(10)",
         OutTemp       => HOSTRDDATA_OUT(10),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(11),
         GlitchData    => HOSTRDDATA11_GlitchData,
         OutSignalName => "HOSTRDDATA(11)",
         OutTemp       => HOSTRDDATA_OUT(11),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(12),
         GlitchData    => HOSTRDDATA12_GlitchData,
         OutSignalName => "HOSTRDDATA(12)",
         OutTemp       => HOSTRDDATA_OUT(12),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(13),
         GlitchData    => HOSTRDDATA13_GlitchData,
         OutSignalName => "HOSTRDDATA(13)",
         OutTemp       => HOSTRDDATA_OUT(13),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(14),
         GlitchData    => HOSTRDDATA14_GlitchData,
         OutSignalName => "HOSTRDDATA(14)",
         OutTemp       => HOSTRDDATA_OUT(14),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(15),
         GlitchData    => HOSTRDDATA15_GlitchData,
         OutSignalName => "HOSTRDDATA(15)",
         OutTemp       => HOSTRDDATA_OUT(15),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(16),
         GlitchData    => HOSTRDDATA16_GlitchData,
         OutSignalName => "HOSTRDDATA(16)",
         OutTemp       => HOSTRDDATA_OUT(16),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(17),
         GlitchData    => HOSTRDDATA17_GlitchData,
         OutSignalName => "HOSTRDDATA(17)",
         OutTemp       => HOSTRDDATA_OUT(17),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(18),
         GlitchData    => HOSTRDDATA18_GlitchData,
         OutSignalName => "HOSTRDDATA(18)",
         OutTemp       => HOSTRDDATA_OUT(18),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(19),
         GlitchData    => HOSTRDDATA19_GlitchData,
         OutSignalName => "HOSTRDDATA(19)",
         OutTemp       => HOSTRDDATA_OUT(19),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(20),
         GlitchData    => HOSTRDDATA20_GlitchData,
         OutSignalName => "HOSTRDDATA(20)",
         OutTemp       => HOSTRDDATA_OUT(20),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(21),
         GlitchData    => HOSTRDDATA21_GlitchData,
         OutSignalName => "HOSTRDDATA(21)",
         OutTemp       => HOSTRDDATA_OUT(21),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(22),
         GlitchData    => HOSTRDDATA22_GlitchData,
         OutSignalName => "HOSTRDDATA(22)",
         OutTemp       => HOSTRDDATA_OUT(22),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(23),
         GlitchData    => HOSTRDDATA23_GlitchData,
         OutSignalName => "HOSTRDDATA(23)",
         OutTemp       => HOSTRDDATA_OUT(23),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(24),
         GlitchData    => HOSTRDDATA24_GlitchData,
         OutSignalName => "HOSTRDDATA(24)",
         OutTemp       => HOSTRDDATA_OUT(24),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(25),
         GlitchData    => HOSTRDDATA25_GlitchData,
         OutSignalName => "HOSTRDDATA(25)",
         OutTemp       => HOSTRDDATA_OUT(25),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(26),
         GlitchData    => HOSTRDDATA26_GlitchData,
         OutSignalName => "HOSTRDDATA(26)",
         OutTemp       => HOSTRDDATA_OUT(26),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(27),
         GlitchData    => HOSTRDDATA27_GlitchData,
         OutSignalName => "HOSTRDDATA(27)",
         OutTemp       => HOSTRDDATA_OUT(27),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(28),
         GlitchData    => HOSTRDDATA28_GlitchData,
         OutSignalName => "HOSTRDDATA(28)",
         OutTemp       => HOSTRDDATA_OUT(28),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(29),
         GlitchData    => HOSTRDDATA29_GlitchData,
         OutSignalName => "HOSTRDDATA(29)",
         OutTemp       => HOSTRDDATA_OUT(29),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(30),
         GlitchData    => HOSTRDDATA30_GlitchData,
         OutSignalName => "HOSTRDDATA(30)",
         OutTemp       => HOSTRDDATA_OUT(30),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => HOSTRDDATA(31),
         GlitchData    => HOSTRDDATA31_GlitchData,
         OutSignalName => "HOSTRDDATA(31)",
         OutTemp       => HOSTRDDATA_OUT(31),
         Paths         => (0 => (HOSTCLK_dly'last_event, tpd_HOSTCLK_HOSTRDDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );

--  Wait signal (input/output pins)
   wait on
     CLIENTEMAC0DCMLOCKED_dly,
     CLIENTEMAC0PAUSEREQ_dly,
     CLIENTEMAC0PAUSEVAL_dly,
     CLIENTEMAC0RXCLIENTCLKIN_dly,
     CLIENTEMAC0TXCLIENTCLKIN_dly,
     CLIENTEMAC0TXD_dly,
     CLIENTEMAC0TXDVLD_dly,
     CLIENTEMAC0TXDVLDMSW_dly,
     CLIENTEMAC0TXFIRSTBYTE_dly,
     CLIENTEMAC0TXGMIIMIICLKIN_dly,
     CLIENTEMAC0TXIFGDELAY_dly,
     CLIENTEMAC0TXUNDERRUN_dly,
     CLIENTEMAC1DCMLOCKED_dly,
     CLIENTEMAC1PAUSEREQ_dly,
     CLIENTEMAC1PAUSEVAL_dly,
     CLIENTEMAC1RXCLIENTCLKIN_dly,
     CLIENTEMAC1TXCLIENTCLKIN_dly,
     CLIENTEMAC1TXD_dly,
     CLIENTEMAC1TXDVLD_dly,
     CLIENTEMAC1TXDVLDMSW_dly,
     CLIENTEMAC1TXFIRSTBYTE_dly,
     CLIENTEMAC1TXGMIIMIICLKIN_dly,
     CLIENTEMAC1TXIFGDELAY_dly,
     CLIENTEMAC1TXUNDERRUN_dly,
     DCREMACENABLE_dly,
     DCRHOSTDONEIR_OUT,
     EMAC0CLIENTANINTERRUPT_OUT,
     EMAC0CLIENTRXBADFRAME_OUT,
     EMAC0CLIENTRXCLIENTCLKOUT_OUT,
     EMAC0CLIENTRXD_OUT,
     EMAC0CLIENTRXDVLD_OUT,
     EMAC0CLIENTRXDVLDMSW_OUT,
     EMAC0CLIENTRXDVREG6_OUT,
     EMAC0CLIENTRXFRAMEDROP_OUT,
     EMAC0CLIENTRXGOODFRAME_OUT,
     EMAC0CLIENTRXSTATS_OUT,
     EMAC0CLIENTRXSTATSBYTEVLD_OUT,
     EMAC0CLIENTRXSTATSVLD_OUT,
     EMAC0CLIENTTXACK_OUT,
     EMAC0CLIENTTXCLIENTCLKOUT_OUT,
     EMAC0CLIENTTXCOLLISION_OUT,
     EMAC0CLIENTTXGMIIMIICLKOUT_OUT,
     EMAC0CLIENTTXRETRANSMIT_OUT,
     EMAC0CLIENTTXSTATS_OUT,
     EMAC0CLIENTTXSTATSBYTEVLD_OUT,
     EMAC0CLIENTTXSTATSVLD_OUT,
     EMAC0PHYENCOMMAALIGN_OUT,
     EMAC0PHYLOOPBACKMSB_OUT,
     EMAC0PHYMCLKOUT_OUT,
     EMAC0PHYMDOUT_OUT,
     EMAC0PHYMDTRI_OUT,
     EMAC0PHYMGTRXRESET_OUT,
     EMAC0PHYMGTTXRESET_OUT,
     EMAC0PHYPOWERDOWN_OUT,
     EMAC0PHYSYNCACQSTATUS_OUT,
     EMAC0PHYTXCHARDISPMODE_OUT,
     EMAC0PHYTXCHARDISPVAL_OUT,
     EMAC0PHYTXCHARISK_OUT,
     EMAC0PHYTXCLK_OUT,
     EMAC0PHYTXD_OUT,
     EMAC0PHYTXEN_OUT,
     EMAC0PHYTXER_OUT,
     EMAC1CLIENTANINTERRUPT_OUT,
     EMAC1CLIENTRXBADFRAME_OUT,
     EMAC1CLIENTRXCLIENTCLKOUT_OUT,
     EMAC1CLIENTRXD_OUT,
     EMAC1CLIENTRXDVLD_OUT,
     EMAC1CLIENTRXDVLDMSW_OUT,
     EMAC1CLIENTRXDVREG6_OUT,
     EMAC1CLIENTRXFRAMEDROP_OUT,
     EMAC1CLIENTRXGOODFRAME_OUT,
     EMAC1CLIENTRXSTATS_OUT,
     EMAC1CLIENTRXSTATSBYTEVLD_OUT,
     EMAC1CLIENTRXSTATSVLD_OUT,
     EMAC1CLIENTTXACK_OUT,
     EMAC1CLIENTTXCLIENTCLKOUT_OUT,
     EMAC1CLIENTTXCOLLISION_OUT,
     EMAC1CLIENTTXGMIIMIICLKOUT_OUT,
     EMAC1CLIENTTXRETRANSMIT_OUT,
     EMAC1CLIENTTXSTATS_OUT,
     EMAC1CLIENTTXSTATSBYTEVLD_OUT,
     EMAC1CLIENTTXSTATSVLD_OUT,
     EMAC1PHYENCOMMAALIGN_OUT,
     EMAC1PHYLOOPBACKMSB_OUT,
     EMAC1PHYMCLKOUT_OUT,
     EMAC1PHYMDOUT_OUT,
     EMAC1PHYMDTRI_OUT,
     EMAC1PHYMGTRXRESET_OUT,
     EMAC1PHYMGTTXRESET_OUT,
     EMAC1PHYPOWERDOWN_OUT,
     EMAC1PHYSYNCACQSTATUS_OUT,
     EMAC1PHYTXCHARDISPMODE_OUT,
     EMAC1PHYTXCHARDISPVAL_OUT,
     EMAC1PHYTXCHARISK_OUT,
     EMAC1PHYTXCLK_OUT,
     EMAC1PHYTXD_OUT,
     EMAC1PHYTXEN_OUT,
     EMAC1PHYTXER_OUT,
     HOSTADDR_dly,
     HOSTCLK_dly,
     HOSTEMAC1SEL_dly,
     HOSTMIIMRDY_OUT,
     HOSTMIIMSEL_dly,
     HOSTOPCODE_dly,
     HOSTRDDATA_OUT,
     HOSTREQ_dly,
     HOSTWRDATA_dly,
     PHYEMAC0COL_dly,
     PHYEMAC0CRS_dly,
     PHYEMAC0GTXCLK_dly,
     PHYEMAC0MCLKIN_dly,
     PHYEMAC0MDIN_dly,
     PHYEMAC0MIITXCLK_dly,
     PHYEMAC0PHYAD_dly,
     PHYEMAC0RXBUFERR_dly,
     PHYEMAC0RXBUFSTATUS_dly,
     PHYEMAC0RXCHARISCOMMA_dly,
     PHYEMAC0RXCHARISK_dly,
     PHYEMAC0RXCHECKINGCRC_dly,
     PHYEMAC0RXCLK_dly,
     PHYEMAC0RXCLKCORCNT_dly,
     PHYEMAC0RXCOMMADET_dly,
     PHYEMAC0RXD_dly,
     PHYEMAC0RXDISPERR_dly,
     PHYEMAC0RXDV_dly,
     PHYEMAC0RXER_dly,
     PHYEMAC0RXLOSSOFSYNC_dly,
     PHYEMAC0RXNOTINTABLE_dly,
     PHYEMAC0RXRUNDISP_dly,
     PHYEMAC0SIGNALDET_dly,
     PHYEMAC0TXBUFERR_dly,
     PHYEMAC1COL_dly,
     PHYEMAC1CRS_dly,
     PHYEMAC1GTXCLK_dly,
     PHYEMAC1MCLKIN_dly,
     PHYEMAC1MDIN_dly,
     PHYEMAC1MIITXCLK_dly,
     PHYEMAC1PHYAD_dly,
     PHYEMAC1RXBUFERR_dly,
     PHYEMAC1RXBUFSTATUS_dly,
     PHYEMAC1RXCHARISCOMMA_dly,
     PHYEMAC1RXCHARISK_dly,
     PHYEMAC1RXCHECKINGCRC_dly,
     PHYEMAC1RXCLK_dly,
     PHYEMAC1RXCLKCORCNT_dly,
     PHYEMAC1RXCOMMADET_dly,
     PHYEMAC1RXD_dly,
     PHYEMAC1RXDISPERR_dly,
     PHYEMAC1RXDV_dly,
     PHYEMAC1RXER_dly,
     PHYEMAC1RXLOSSOFSYNC_dly,
     PHYEMAC1RXNOTINTABLE_dly,
     PHYEMAC1RXRUNDISP_dly,
     PHYEMAC1SIGNALDET_dly,
     PHYEMAC1TXBUFERR_dly,
     RESET_dly,
     TIEEMAC0CONFIGVEC_dly,
     TIEEMAC0UNICASTADDR_dly,
     TIEEMAC1CONFIGVEC_dly,
     TIEEMAC1UNICASTADDR_dly,
     DCREMACWRITE_dly,
     DCREMACREAD_dly,
     DCREMACDBUS_dly,
     DCREMACABUS_dly,
     DCREMACCLK_dly,
     EMACDCRDBUS_OUT,
     EMACDCRACK_OUT;

   end process TIMING;

end X_EMAC_V;
-- $Header: /usr/local/cvs/s010728/02207/report/fig/simprim_SMODEL_mti.vhd,v 1.1 2007/02/26 09:16:00 s030485 Exp $
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  11-Gigabit Transceiver for High-Speed I/O Simulation Model
-- /___/   /\     Filename : X_GT11.vhd
-- \   \  /  \    Timestamp : Fri Jun 18 10:57:22 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.
--    08/08/05 - Changed default parameter values for some parameters (CR 214282).
-- End Revision

----- CELL X_GT11 -----
library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.numeric_std.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity X_GT11 is
generic (
        TimingChecksOn : boolean := TRUE;
        InstancePath   : string  := "*";
        Xon            : boolean := TRUE;
        MsgOn          : boolean := TRUE;
        LOC            : string  := "UNPLACED";        

		IN_DELAY : time := 0 ps;
		OUT_DELAY : VitalDelayType01 := (0 ps, 0 ps);

		ALIGN_COMMA_WORD : integer := 4;
		BANDGAPSEL : boolean := FALSE;
		BIASRESSEL : boolean := FALSE;
		CCCB_ARBITRATOR_DISABLE : boolean := FALSE;
		CHAN_BOND_LIMIT : integer := 16;
		CHAN_BOND_MODE : string := "NONE";
		CHAN_BOND_ONE_SHOT : boolean := FALSE;
		CHAN_BOND_SEQ_1_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_1_MASK : bit_vector := "1110";
		CHAN_BOND_SEQ_2_1 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_2 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_3 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_4 : bit_vector := "00000000000";
		CHAN_BOND_SEQ_2_MASK : bit_vector := "1110";
		CHAN_BOND_SEQ_2_USE : boolean := FALSE;
		CHAN_BOND_SEQ_LEN : integer := 1;
		CLK_CORRECT_USE : boolean := FALSE;
		CLK_COR_8B10B_DE : boolean := FALSE;
		CLK_COR_MAX_LAT : integer := 48;
		CLK_COR_MIN_LAT : integer := 36;
		CLK_COR_SEQ_1_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_1_MASK : bit_vector := "1110";
		CLK_COR_SEQ_2_1 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_2 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_3 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_4 : bit_vector := "00000000000";
		CLK_COR_SEQ_2_MASK : bit_vector := "1110";
		CLK_COR_SEQ_2_USE : boolean := FALSE;
		CLK_COR_SEQ_DROP : boolean := FALSE;
		CLK_COR_SEQ_LEN : integer := 1;
		COMMA32 : boolean := FALSE;
		COMMA_10B_MASK : bit_vector := X"3FF";
		CYCLE_LIMIT_SEL : bit_vector := "00";
		DCDR_FILTER : bit_vector := "010";
		DEC_MCOMMA_DETECT : boolean := TRUE;
		DEC_PCOMMA_DETECT : boolean := TRUE;
		DEC_VALID_COMMA_ONLY : boolean := TRUE;
		DIGRX_FWDCLK : bit_vector := "00";
		DIGRX_SYNC_MODE : boolean := FALSE;
		ENABLE_DCDR : boolean := FALSE;
		FDET_HYS_CAL : bit_vector := "010";
		FDET_HYS_SEL : bit_vector := "100";
		FDET_LCK_CAL : bit_vector := "100";
		FDET_LCK_SEL : bit_vector := "001";
		GT11_MODE : string := "DONT_CARE";
		IREFBIASMODE : bit_vector := "11";
		LOOPCAL_WAIT : bit_vector := "00";
		MCOMMA_32B_VALUE : bit_vector := X"00000000";
		MCOMMA_DETECT : boolean := TRUE;
		OPPOSITE_SELECT : boolean := FALSE;
		PCOMMA_32B_VALUE : bit_vector := X"00000000";
		PCOMMA_DETECT : boolean := TRUE;
		PCS_BIT_SLIP : boolean := FALSE;
		PMACLKENABLE : boolean := TRUE;
		PMACOREPWRENABLE : boolean := TRUE;
		PMAIREFTRIM : bit_vector := "0111";
		PMAVBGCTRL : bit_vector := "00000";
		PMAVREFTRIM : bit_vector := "0111";
		PMA_BIT_SLIP : boolean := FALSE;
		POWER_ENABLE : boolean := TRUE;
		REPEATER : boolean := FALSE;
		RXACTST : boolean := FALSE;
		RXAFEEQ : bit_vector := "000000000";
		RXAFEPD : boolean := FALSE;
		RXAFETST : boolean := FALSE;
		RXAPD : boolean := FALSE;
		RXASYNCDIVIDE : bit_vector := "11";
		RXBY_32 : boolean := FALSE;
		RXCDRLOS : bit_vector := "000000";
		RXCLK0_FORCE_PMACLK : boolean := FALSE;
		RXCLKMODE : bit_vector := "110001";
		RXCMADJ : bit_vector := "10";
		RXCPSEL : boolean := TRUE;
		RXCPTST : boolean := FALSE;
		RXCRCCLOCKDOUBLE : boolean := FALSE;
		RXCRCENABLE : boolean := FALSE;
		RXCRCINITVAL : bit_vector := X"00000000";
		RXCRCINVERTGEN : boolean := FALSE;
		RXCRCSAMECLOCK : boolean := FALSE;
		RXCTRL1 : bit_vector := X"200";
		RXCYCLE_LIMIT_SEL : bit_vector := "00";
		RXDATA_SEL : bit_vector := "00";
		RXDCCOUPLE : boolean := FALSE;
		RXDIGRESET : boolean := FALSE;
		RXDIGRX : boolean := FALSE;
		RXEQ : bit_vector := X"4000000000000000";
		RXFDCAL_CLOCK_DIVIDE : string := "NONE";
		RXFDET_HYS_CAL : bit_vector := "010";
		RXFDET_HYS_SEL : bit_vector := "100";
		RXFDET_LCK_CAL : bit_vector := "100";
		RXFDET_LCK_SEL : bit_vector := "001";
		RXFECONTROL1 : bit_vector := "00";
		RXFECONTROL2 : bit_vector := "000";
		RXFETUNE : bit_vector := "01";
		RXLB : boolean := FALSE;
		RXLKADJ : bit_vector := "00000";
		RXLKAPD : boolean := FALSE;
		RXLOOPCAL_WAIT : bit_vector := "00";
		RXLOOPFILT : bit_vector := "0111";
		RXOUTDIV2SEL : integer := 1;
		RXPD : boolean := FALSE;
		RXPDDTST : boolean := TRUE;
		RXPLLNDIVSEL : integer := 8;
		RXPMACLKSEL : string := "REFCLK1";
		RXRCPADJ : bit_vector := "011";
		RXRCPPD : boolean := FALSE;
		RXRECCLK1_USE_SYNC : boolean := FALSE;
		RXRIBADJ : bit_vector := "11";
		RXRPDPD : boolean := FALSE;
		RXRSDPD : boolean := FALSE;
		RXSLOWDOWN_CAL : bit_vector := "00";
		RXUSRDIVISOR : integer := 1;
		RXVCODAC_INIT : bit_vector := "1010000000";
		RXVCO_CTRL_ENABLE : boolean := FALSE;
		RX_BUFFER_USE : boolean := TRUE;
		RX_CLOCK_DIVIDER : bit_vector := "00";
		SAMPLE_8X : boolean := FALSE;
		SH_CNT_MAX : integer := 64;
		SH_INVALID_CNT_MAX : integer := 16;
		SLOWDOWN_CAL : bit_vector := "00";
		TXABPMACLKSEL : string := "REFCLK1";
		TXAPD : boolean := FALSE;
		TXAREFBIASSEL : boolean := TRUE;
		TXASYNCDIVIDE : bit_vector := "11";
		TXCLK0_FORCE_PMACLK : boolean := FALSE;
		TXCLKMODE : bit_vector := "1001";
		TXCPSEL : boolean := TRUE;
		TXCRCCLOCKDOUBLE : boolean := FALSE;
		TXCRCENABLE : boolean := FALSE;
		TXCRCINITVAL : bit_vector := X"00000000";
		TXCRCINVERTGEN : boolean := FALSE;
		TXCRCSAMECLOCK : boolean := FALSE;
		TXCTRL1 : bit_vector := X"200";
		TXDATA_SEL : bit_vector := "00";
		TXDAT_PRDRV_DAC : bit_vector := "111";
		TXDAT_TAP_DAC : bit_vector := "10110";
		TXDIGPD : boolean := FALSE;
		TXFDCAL_CLOCK_DIVIDE : string := "NONE";
		TXHIGHSIGNALEN : boolean := TRUE;
		TXLOOPFILT : bit_vector := "0111";
		TXLVLSHFTPD : boolean := FALSE;
		TXOUTCLK1_USE_SYNC : boolean := FALSE;
		TXOUTDIV2SEL : integer := 1;
		TXPD : boolean := FALSE;
		TXPHASESEL : boolean := FALSE;
		TXPLLNDIVSEL : integer := 8;
		TXPOST_PRDRV_DAC : bit_vector := "111";
		TXPOST_TAP_DAC : bit_vector := "01110";
		TXPOST_TAP_PD : boolean := TRUE;
		TXPRE_PRDRV_DAC : bit_vector := "111";
		TXPRE_TAP_DAC : bit_vector := "00000";
		TXPRE_TAP_PD : boolean := TRUE;
		TXSLEWRATE : boolean := FALSE;
		TXTERMTRIM : bit_vector := "1100";
		TX_BUFFER_USE : boolean := TRUE;
		TX_CLOCK_DIVIDER : bit_vector := "00";
		VCODAC_INIT : bit_vector := "1010000000";
		VCO_CTRL_ENABLE : boolean := FALSE;
		VREFBIASMODE : bit_vector := "11";


--  Pin pulse width delays
--  Pin period delays
        tperiod_RXUSRCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_RXUSRCLK2_posedge : VitalDelayType := 0.0 ns;
        tperiod_TXUSRCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_TXUSRCLK2_posedge : VitalDelayType := 0.0 ns;
        tperiod_RXCRCCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_RXCRCINTCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_TXCRCCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_TXCRCINTCLK_posedge : VitalDelayType := 0.0 ns;
        tperiod_DCLK_posedge : VitalDelayType := 0.0 ns;

--  Input Pin path delays
        tipd_CHBONDI : VitalDelayArrayType01 (4 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_ENCHANSYNC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENMCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_ENPCOMMAALIGN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_LOOPBACK : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_POWERDOWN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXBLOCKSYNC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCOMMADETUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXDEC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDEC8B10BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXDESCRAM64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXIGNOREBTF : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXSLIDE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXBYPASS8B10B : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPMODE : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARDISPVAL : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCHARISK : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXDATA : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXENC64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXENC8B10BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXGEARBOX64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXINHIBIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXINTDATAWIDTH : VitalDelayArrayType01 (1 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXPOLARITY : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXSCRAM64B66BUSE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXUSRCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCLKSTABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXPMARESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCLKSTABLE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXPMARESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXCRCDATAWIDTH : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RXCRCDATAVALID : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCINIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCPD : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXCRCINTCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCRCDATAWIDTH : VitalDelayArrayType01 (2 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXCRCDATAVALID : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCINIT : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCRESET : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCPD : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXCRCINTCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXSYNC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RXSYNC : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_TXENOOB : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DADDR : VitalDelayArrayType01 (7 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_DEN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DWE : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_DI : VitalDelayArrayType01 (15 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_RX1P : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_RX1N : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_GREFCLK : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK1 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_REFCLK2 : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_PMACFGIN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_PMACFG2IN : VitalDelayArrayType01 (63 downto 0) := (others => (0.0 ns, 0.0 ns));
        tipd_TXREFCLKIN : VitalDelayType01 :=  (0.0 ns, 0.0 ns);
        tipd_GSR : VitalDelayType01 := (0.0 ns, 0.0 ns);
--  clk-to-output path delays
        tpd_RXUSRCLK_CHBONDO : VitalDelayArrayType01(4 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXSTATUS : VitalDelayArrayType01(5 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISCOMMA : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCHARISK : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXCOMMADET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXDATA : VitalDelayArrayType01(63 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXDISPERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXLOSSOFSYNC : VitalDelayArrayType01(1 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXNOTINTABLE : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXREALIGN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXBUFERR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXKERR : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXUSRCLK2_TXRUNDISP : VitalDelayArrayType01(7 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXLOCK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXLOCK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXUSRCLK2_RXCYCLELIMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXCYCLELIMIT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_RXCALFAIL : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_TXUSRCLK2_TXCALFAIL : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_RXCRCINTCLK_RXCRCOUT : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_TXCRCINTCLK_TXCRCOUT : VitalDelayArrayType01(31 downto 0) := (others => (0.1 ns, 0.1 ns));
        tpd_RXUSRCLK2_RXSIGDET : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_DCLK_DRDY : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_DCLK_DO : VitalDelayArrayType01(15 downto 0) := (others => (0.1 ns, 0.1 ns));

--  Setup/Hold delays
        tsetup_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
        tsetup_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
        thold_CHBONDI_RXUSRCLK_posedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
        thold_CHBONDI_RXUSRCLK_negedge_posedge : VitalDelayArrayType(4 downto 0) := (others => 0.0 ns);
        tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXRESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXRESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXSLIDE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXSLIDE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXSLIDE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXSLIDE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARISK_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_TXCHARISK_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_TXDATA_TXUSRCLK2_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_TXDATA_TXUSRCLK2_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXRESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXRESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCLKSTABLE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCLKSTABLE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCLKSTABLE_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCLKSTABLE_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXPMARESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXPMARESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXPMARESET_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXPMARESET_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCLKSTABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCLKSTABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCLKSTABLE_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCLKSTABLE_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXPMARESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXPMARESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXPMARESET_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXPMARESET_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_RXCRCIN_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_RXCRCIN_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCINIT_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCINIT_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCINIT_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCINIT_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCRESET_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXCRCRESET_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCRESET_RXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXCRCRESET_RXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_TXCRCIN_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        thold_TXCRCIN_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(63 downto 0) := (others => 0.0 ns);
        tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        thold_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge : VitalDelayArrayType(2 downto 0) := (others => 0.0 ns);
        tsetup_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCINIT_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCINIT_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCINIT_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCINIT_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCRESET_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXCRCRESET_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCRESET_TXCRCINTCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXCRCRESET_TXCRCINTCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXSYNC_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXSYNC_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXSYNC_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXSYNC_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RXSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXSYNC_RXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RXSYNC_RXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXENOOB_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TXENOOB_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXENOOB_TXUSRCLK2_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TXENOOB_TXUSRCLK2_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_DADDR_DCLK_posedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        thold_DADDR_DCLK_negedge_posedge : VitalDelayArrayType(7 downto 0) := (others => 0.0 ns);
        tsetup_DEN_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DEN_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DEN_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DEN_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DWE_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DWE_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DWE_DCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DWE_DCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        tsetup_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_DI_DCLK_posedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);
        thold_DI_DCLK_negedge_posedge : VitalDelayArrayType(15 downto 0) := (others => 0.0 ns);

--  Clock ticd

        ticd_RXUSRCLK : VitalDelayType := 0.000 ns;
        ticd_RXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_TXUSRCLK2 : VitalDelayType := 0.000 ns;
        ticd_RXCRCINTCLK : VitalDelayType := 0.000 ns;
        ticd_TXCRCINTCLK : VitalDelayType := 0.000 ns;
        ticd_DCLK : VitalDelayType := 0.000 ns;

-- Clock-to-pin tisd 
        tisd_CHBONDI : VitalDelayArrayType(4 downto 0) := (others => 0.000 ns);
        tipd_combusin : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns); 
        tisd_ENCHANSYNC : VitalDelayType := 0.000 ns;
        tisd_ENMCOMMAALIGN : VitalDelayType := 0.000 ns;
        tisd_ENPCOMMAALIGN : VitalDelayType := 0.000 ns;
        tisd_RXCOMMADETUSE : VitalDelayType := 0.000 ns;
        tisd_RXIGNOREBTF : VitalDelayType := 0.000 ns;
        tisd_RXRESET : VitalDelayType := 0.000 ns;
        tisd_RXSLIDE : VitalDelayType := 0.000 ns;
        tisd_TXBYPASS8B10B : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPMODE : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARDISPVAL : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXCHARISK : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_TXDATA : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
        tisd_TXRESET : VitalDelayType := 0.000 ns;
        tisd_RXCLKSTABLE : VitalDelayType := 0.000 ns;
        tisd_RXPMARESET : VitalDelayType := 0.000 ns;
        tisd_TXCLKSTABLE : VitalDelayType := 0.000 ns;
        tisd_TXPMARESET : VitalDelayType := 0.000 ns;
        tisd_RXCRCIN : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
        tisd_RXCRCDATAWIDTH : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
        tisd_RXCRCDATAVALID : VitalDelayType := 0.000 ns;
        tisd_RXCRCINIT : VitalDelayType := 0.000 ns;
        tisd_RXCRCRESET : VitalDelayType := 0.000 ns;
        tisd_TXCRCIN : VitalDelayArrayType(63 downto 0) := (others => 0.000 ns);
        tisd_TXCRCDATAWIDTH : VitalDelayArrayType(2 downto 0) := (others => 0.000 ns);
        tisd_TXCRCDATAVALID : VitalDelayType := 0.000 ns;
        tisd_TXCRCINIT : VitalDelayType := 0.000 ns;
        tisd_TXCRCRESET : VitalDelayType := 0.000 ns;
        tisd_TXSYNC : VitalDelayType := 0.000 ns;
        tisd_RXSYNC : VitalDelayType := 0.000 ns;
        tisd_TXENOOB : VitalDelayType := 0.000 ns;
        tisd_DADDR : VitalDelayArrayType(7 downto 0) := (others => 0.000 ns);
        tisd_DEN : VitalDelayType := 0.000 ns;
        tisd_DWE : VitalDelayType := 0.000 ns;
        tisd_DI : VitalDelayArrayType(15 downto 0) := (others => 0.000 ns)

  );

port (
		CHBONDO : out std_logic_vector(4 downto 0);
		COMBUSOUT : out std_logic_vector(15 downto 0);
		DO : out std_logic_vector(15 downto 0);
		DRDY : out std_ulogic;
		RXBUFERR : out std_ulogic;
		RXCALFAIL : out std_ulogic;
		RXCHARISCOMMA : out std_logic_vector(7 downto 0);
		RXCHARISK : out std_logic_vector(7 downto 0);
		RXCOMMADET : out std_ulogic;
		RXCRCOUT : out std_logic_vector(31 downto 0);
		RXCYCLELIMIT : out std_ulogic;
		RXDATA : out std_logic_vector(63 downto 0);
		RXDISPERR : out std_logic_vector(7 downto 0);
		RXLOCK : out std_ulogic;
		RXLOSSOFSYNC : out std_logic_vector(1 downto 0);
		RXMCLK : out std_ulogic;
		RXNOTINTABLE : out std_logic_vector(7 downto 0);
		RXPCSHCLKOUT : out std_ulogic;
		RXREALIGN : out std_ulogic;
		RXRECCLK1 : out std_ulogic;
		RXRECCLK2 : out std_ulogic;
		RXRUNDISP : out std_logic_vector(7 downto 0);
		RXSIGDET : out std_ulogic;
		RXSTATUS : out std_logic_vector(5 downto 0);
		TX1N : out std_ulogic;
		TX1P : out std_ulogic;
		TXBUFERR : out std_ulogic;
		TXCALFAIL : out std_ulogic;
		TXCRCOUT : out std_logic_vector(31 downto 0);
		TXCYCLELIMIT : out std_ulogic;
		TXKERR : out std_logic_vector(7 downto 0);
		TXLOCK : out std_ulogic;
		TXOUTCLK1 : out std_ulogic;
		TXOUTCLK2 : out std_ulogic;
		TXPCSHCLKOUT : out std_ulogic;
		TXRUNDISP : out std_logic_vector(7 downto 0);

		CHBONDI : in std_logic_vector(4 downto 0);
		COMBUSIN : in std_logic_vector(15 downto 0);
		DADDR : in std_logic_vector(7 downto 0);
		DCLK : in std_ulogic;
		DEN : in std_ulogic;
		DI : in std_logic_vector(15 downto 0);
		DWE : in std_ulogic;
		ENCHANSYNC : in std_ulogic;
		ENMCOMMAALIGN : in std_ulogic;
		ENPCOMMAALIGN : in std_ulogic;
		GREFCLK : in std_ulogic;
		LOOPBACK : in std_logic_vector(1 downto 0);
		POWERDOWN : in std_ulogic;
		REFCLK1 : in std_ulogic;
		REFCLK2 : in std_ulogic;
		RX1N : in std_ulogic;
		RX1P : in std_ulogic;
		RXBLOCKSYNC64B66BUSE : in std_ulogic;
		RXCLKSTABLE : in std_ulogic;
		RXCOMMADETUSE : in std_ulogic;
		RXCRCCLK : in std_ulogic;
		RXCRCDATAVALID : in std_ulogic;
		RXCRCDATAWIDTH : in std_logic_vector(2 downto 0);
		RXCRCIN : in std_logic_vector(63 downto 0);
		RXCRCINIT : in std_ulogic;
		RXCRCINTCLK : in std_ulogic;
		RXCRCPD : in std_ulogic;
		RXCRCRESET : in std_ulogic;
		RXDATAWIDTH : in std_logic_vector(1 downto 0);
		RXDEC64B66BUSE : in std_ulogic;
		RXDEC8B10BUSE : in std_ulogic;
		RXDESCRAM64B66BUSE : in std_ulogic;
		RXIGNOREBTF : in std_ulogic;
		RXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		RXPMARESET : in std_ulogic;
		RXPOLARITY : in std_ulogic;
		RXRESET : in std_ulogic;
		RXSLIDE : in std_ulogic;
		RXSYNC : in std_ulogic;
		RXUSRCLK : in std_ulogic;
		RXUSRCLK2 : in std_ulogic;
		TXBYPASS8B10B : in std_logic_vector(7 downto 0);
		TXCHARDISPMODE : in std_logic_vector(7 downto 0);
		TXCHARDISPVAL : in std_logic_vector(7 downto 0);
		TXCHARISK : in std_logic_vector(7 downto 0);
		TXCLKSTABLE : in std_ulogic;
		TXCRCCLK : in std_ulogic;
		TXCRCDATAVALID : in std_ulogic;
		TXCRCDATAWIDTH : in std_logic_vector(2 downto 0);
		TXCRCIN : in std_logic_vector(63 downto 0);
		TXCRCINIT : in std_ulogic;
		TXCRCINTCLK : in std_ulogic;
		TXCRCPD : in std_ulogic;
		TXCRCRESET : in std_ulogic;
		TXDATA : in std_logic_vector(63 downto 0);
		TXDATAWIDTH : in std_logic_vector(1 downto 0);
		TXENC64B66BUSE : in std_ulogic;
		TXENC8B10BUSE : in std_ulogic;
		TXENOOB : in std_ulogic;
		TXGEARBOX64B66BUSE : in std_ulogic;
		TXINHIBIT : in std_ulogic;
		TXINTDATAWIDTH : in std_logic_vector(1 downto 0);
		TXPMARESET : in std_ulogic;
		TXPOLARITY : in std_ulogic;
		TXRESET : in std_ulogic;
		TXSCRAM64B66BUSE : in std_ulogic;
		TXSYNC : in std_ulogic;
		TXUSRCLK : in std_ulogic;
		TXUSRCLK2 : in std_ulogic
     );
end X_GT11;

-- Architecture body --

architecture X_GT11_V of X_GT11 is
  component GT11_SWIFT_BUS
    port (
      CHBONDO              : out std_logic_vector(4 downto 0);
      COMBUSOUT            : out std_logic_vector(15 downto 0);
      DO                   : out std_logic_vector(15 downto 0);
      DRDY                 : out std_ulogic;
      RXBUFERR             : out std_ulogic;
      RXCALFAIL            : out std_ulogic;
      RXCHARISCOMMA        : out std_logic_vector(7 downto 0);
      RXCHARISK            : out std_logic_vector(7 downto 0);
      RXCOMMADET           : out std_ulogic;
      RXCRCOUT             : out std_logic_vector(31 downto 0);
      RXCYCLELIMIT         : out std_ulogic;
      RXDATA               : out std_logic_vector(63 downto 0);
      RXDISPERR            : out std_logic_vector(7 downto 0);
      RXLOCK               : out std_ulogic;
      RXLOSSOFSYNC         : out std_logic_vector(1 downto 0);
      RXMCLK               : out std_ulogic;
      RXNOTINTABLE         : out std_logic_vector(7 downto 0);
      RXPCSHCLKOUT         : out std_ulogic;
      RXREALIGN            : out std_ulogic;
      RXRECCLK1            : out std_ulogic;
      RXRECCLK2            : out std_ulogic;
      RXRUNDISP            : out std_logic_vector(7 downto 0);
      RXSIGDET             : out std_ulogic;
      RXSTATUS             : out std_logic_vector(5 downto 0);
      TX1N                 : out std_ulogic;
      TX1P                 : out std_ulogic;
      TXBUFERR             : out std_ulogic;
      TXCALFAIL            : out std_ulogic;
      TXCRCOUT             : out std_logic_vector(31 downto 0);
      TXCYCLELIMIT         : out std_ulogic;
      TXKERR               : out std_logic_vector(7 downto 0);
      TXLOCK               : out std_ulogic;
      TXOUTCLK1            : out std_ulogic;
      TXOUTCLK2            : out std_ulogic;
      TXPCSHCLKOUT         : out std_ulogic;
      TXRUNDISP            : out std_logic_vector(7 downto 0);

      GT11_MODE : in std_logic_vector(1 downto 0);
      
      PMACFG : in std_logic_vector(63 downto 0);
      PMACFG2 : in std_logic_vector(63 downto 0);
      RXACLCFG : in std_logic_vector(63 downto 0);
      RXAEQCFG : in std_logic_vector(63 downto 0);
      RXAFECFG : in std_logic_vector(63 downto 0);
      synDigCfgChnBnd1 : in std_logic_vector(63 downto 0);
      synDigCfgChnBnd2 : in std_logic_vector(63 downto 0);
      synDigCfgClkCor1 : in std_logic_vector(63 downto 0);
      synDigCfgClkCor2 : in std_logic_vector(63 downto 0);
      synDigCfgComma1 : in std_logic_vector(63 downto 0);
      synDigCfgComma2 : in std_logic_vector(63 downto 0);
      synDigCfgCrc : in std_logic_vector(63 downto 0);
      synDigCfgMisc : in std_logic_vector(63 downto 0);
      synDigCfgSynPmaFD : in std_logic_vector(63 downto 0);
      TXACFG : in std_logic_vector(63 downto 0);
      TXCLCFG : in std_logic_vector(63 downto 0);                  

      CHBONDI              : in std_logic_vector(4 downto 0);
      COMBUSIN             : in std_logic_vector(15 downto 0);
      DADDR                : in std_logic_vector(7 downto 0);
      DCLK                 : in std_ulogic;
      DEN                  : in std_ulogic;
      DI                   : in std_logic_vector(15 downto 0);
      DWE                  : in std_ulogic;
      ENCHANSYNC           : in std_ulogic;
      ENMCOMMAALIGN        : in std_ulogic;
      ENPCOMMAALIGN        : in std_ulogic;
      GREFCLK              : in std_ulogic;
      GSR : in std_ulogic;
      LOOPBACK             : in std_logic_vector(1 downto 0);
      POWERDOWN            : in std_ulogic;
      REFCLK1              : in std_ulogic;
      REFCLK2              : in std_ulogic;
      RX1N                 : in std_ulogic;
      RX1P                 : in std_ulogic;
      RXBLOCKSYNC64B66BUSE : in std_ulogic;
      RXCLKSTABLE          : in std_ulogic;
      RXCOMMADETUSE        : in std_ulogic;
      RXCRCCLK             : in std_ulogic;
      RXCRCDATAVALID       : in std_ulogic;
      RXCRCDATAWIDTH       : in std_logic_vector(2 downto 0);
      RXCRCIN              : in std_logic_vector(63 downto 0);
      RXCRCINIT            : in std_ulogic;
      RXCRCINTCLK          : in std_ulogic;
      RXCRCPD              : in std_ulogic;
      RXCRCRESET           : in std_ulogic;
      RXDATAWIDTH          : in std_logic_vector(1 downto 0);
      RXDEC64B66BUSE       : in std_ulogic;
      RXDEC8B10BUSE        : in std_ulogic;
      RXDESCRAM64B66BUSE   : in std_ulogic;
      RXIGNOREBTF          : in std_ulogic;
      RXINTDATAWIDTH       : in std_logic_vector(1 downto 0);
      RXPMARESET           : in std_ulogic;
      RXPOLARITY           : in std_ulogic;
      RXRESET              : in std_ulogic;
      RXSLIDE              : in std_ulogic;
      RXSYNC               : in std_ulogic;
      RXUSRCLK             : in std_ulogic;
      RXUSRCLK2            : in std_ulogic;
      TXBYPASS8B10B        : in std_logic_vector(7 downto 0);
      TXCHARDISPMODE       : in std_logic_vector(7 downto 0);
      TXCHARDISPVAL        : in std_logic_vector(7 downto 0);
      TXCHARISK            : in std_logic_vector(7 downto 0);
      TXCLKSTABLE          : in std_ulogic;
      TXCRCCLK             : in std_ulogic;
      TXCRCDATAVALID       : in std_ulogic;
      TXCRCDATAWIDTH       : in std_logic_vector(2 downto 0);
      TXCRCIN              : in std_logic_vector(63 downto 0);
      TXCRCINIT            : in std_ulogic;
      TXCRCINTCLK          : in std_ulogic;
      TXCRCPD              : in std_ulogic;
      TXCRCRESET           : in std_ulogic;
      TXDATA               : in std_logic_vector(63 downto 0);
      TXDATAWIDTH          : in std_logic_vector(1 downto 0);
      TXENC64B66BUSE       : in std_ulogic;
      TXENC8B10BUSE        : in std_ulogic;
      TXENOOB              : in std_ulogic;
      TXGEARBOX64B66BUSE   : in std_ulogic;
      TXINHIBIT            : in std_ulogic;
      TXINTDATAWIDTH       : in std_logic_vector(1 downto 0);
      TXPMARESET           : in std_ulogic;
      TXPOLARITY           : in std_ulogic;
      TXRESET              : in std_ulogic;
      TXSCRAM64B66BUSE     : in std_ulogic;
      TXSYNC               : in std_ulogic;
      TXUSRCLK             : in std_ulogic;
      TXUSRCLK2            : in std_ulogic
    );
  end component;

-- Attribute-to-Cell mapping signals
        signal   GT11_MODE_BINARY  :  std_logic_vector(1 downto 0);


-- Input/Output Pin signals

        signal   GSR_ipd  :  std_ulogic;
        signal   CHBONDI_ipd  :  std_logic_vector(4 downto 0);
        signal   ENCHANSYNC_ipd  :  std_ulogic;
        signal   ENMCOMMAALIGN_ipd  :  std_ulogic;
        signal   ENPCOMMAALIGN_ipd  :  std_ulogic;
        signal   LOOPBACK_ipd  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_ipd  :  std_ulogic;
        signal   RXBLOCKSYNC64B66BUSE_ipd  :  std_ulogic;
        signal   RXCOMMADETUSE_ipd  :  std_ulogic;
        signal   RXDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   RXDEC64B66BUSE_ipd  :  std_ulogic;
        signal   RXDEC8B10BUSE_ipd  :  std_ulogic;
        signal   RXDESCRAM64B66BUSE_ipd  :  std_ulogic;
        signal   RXIGNOREBTF_ipd  :  std_ulogic;
        signal   RXINTDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   RXPOLARITY_ipd  :  std_ulogic;
        signal   RXRESET_ipd  :  std_ulogic;
        signal   RXSLIDE_ipd  :  std_ulogic;
        signal   RXUSRCLK_ipd  :  std_ulogic;
        signal   RXUSRCLK2_ipd  :  std_ulogic;
        signal   TXBYPASS8B10B_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPMODE_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPVAL_ipd  :  std_logic_vector(7 downto 0);
        signal   TXCHARISK_ipd  :  std_logic_vector(7 downto 0);
        signal   TXDATA_ipd  :  std_logic_vector(63 downto 0);
        signal   TXDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   TXENC64B66BUSE_ipd  :  std_ulogic;
        signal   TXENC8B10BUSE_ipd  :  std_ulogic;
        signal   TXGEARBOX64B66BUSE_ipd  :  std_ulogic;
        signal   TXINHIBIT_ipd  :  std_ulogic;
        signal   TXINTDATAWIDTH_ipd  :  std_logic_vector(1 downto 0);
        signal   TXPOLARITY_ipd  :  std_ulogic;
        signal   TXRESET_ipd  :  std_ulogic;
        signal   TXSCRAM64B66BUSE_ipd  :  std_ulogic;
        signal   TXUSRCLK_ipd  :  std_ulogic;
        signal   TXUSRCLK2_ipd  :  std_ulogic;
        signal   RXCLKSTABLE_ipd  :  std_ulogic;
        signal   RXPMARESET_ipd  :  std_ulogic;
        signal   TXCLKSTABLE_ipd  :  std_ulogic;
        signal   TXPMARESET_ipd  :  std_ulogic;
        signal   RXCRCIN_ipd  :  std_logic_vector(63 downto 0);
        signal   RXCRCDATAWIDTH_ipd  :  std_logic_vector(2 downto 0);
        signal   RXCRCDATAVALID_ipd  :  std_ulogic;
        signal   RXCRCINIT_ipd  :  std_ulogic;
        signal   RXCRCRESET_ipd  :  std_ulogic;
        signal   RXCRCPD_ipd  :  std_ulogic;
        signal   RXCRCCLK_ipd  :  std_ulogic;
        signal   RXCRCINTCLK_ipd  :  std_ulogic;
        signal   TXCRCIN_ipd  :  std_logic_vector(63 downto 0);
        signal   TXCRCDATAWIDTH_ipd  :  std_logic_vector(2 downto 0);
        signal   TXCRCDATAVALID_ipd  :  std_ulogic;
        signal   TXCRCINIT_ipd  :  std_ulogic;
        signal   TXCRCRESET_ipd  :  std_ulogic;
        signal   TXCRCPD_ipd  :  std_ulogic;
        signal   TXCRCCLK_ipd  :  std_ulogic;
        signal   TXCRCINTCLK_ipd  :  std_ulogic;
        signal   TXSYNC_ipd  :  std_ulogic;
        signal   RXSYNC_ipd  :  std_ulogic;
        signal   TXENOOB_ipd  :  std_ulogic;
        signal   DCLK_ipd  :  std_ulogic;
        signal   DADDR_ipd  :  std_logic_vector(7 downto 0);
        signal   DEN_ipd  :  std_ulogic;
        signal   DWE_ipd  :  std_ulogic;
        signal   DI_ipd  :  std_logic_vector(15 downto 0);
        signal   RX1P_ipd  :  std_ulogic;
        signal   RX1N_ipd  :  std_ulogic;
        signal   GREFCLK_ipd  :  std_ulogic;
        signal   REFCLK1_ipd  :  std_ulogic;
        signal   REFCLK2_ipd  :  std_ulogic;
        signal   COMBUSIN_ipd  :  std_logic_vector(15 downto 0);

        signal   CHBONDO_out  :  std_logic_vector(4 downto 0);
        signal   RXSTATUS_out  :  std_logic_vector(5 downto 0);
        signal   RXCHARISCOMMA_out  :  std_logic_vector(7 downto 0);
        signal   RXCHARISK_out  :  std_logic_vector(7 downto 0);
        signal   RXCOMMADET_out  :  std_ulogic;
        signal   RXDATA_out  :  std_logic_vector(63 downto 0);
        signal   RXDISPERR_out  :  std_logic_vector(7 downto 0);
        signal   RXLOSSOFSYNC_out  :  std_logic_vector(1 downto 0);
        signal   RXNOTINTABLE_out  :  std_logic_vector(7 downto 0);
        signal   RXREALIGN_out  :  std_ulogic;
        signal   RXRUNDISP_out  :  std_logic_vector(7 downto 0);
        signal   RXBUFERR_out  :  std_ulogic;
        signal   TXBUFERR_out  :  std_ulogic;
        signal   TXKERR_out  :  std_logic_vector(7 downto 0);
        signal   TXRUNDISP_out  :  std_logic_vector(7 downto 0);
        signal   RXRECCLK1_out  :  std_ulogic;
        signal   RXRECCLK2_out  :  std_ulogic;
        signal   TXOUTCLK1_out  :  std_ulogic;
        signal   TXOUTCLK2_out  :  std_ulogic;
        signal   RXLOCK_out  :  std_ulogic;
        signal   TXLOCK_out  :  std_ulogic;
        signal   RXCYCLELIMIT_out  :  std_ulogic;
        signal   TXCYCLELIMIT_out  :  std_ulogic;
        signal   RXCALFAIL_out  :  std_ulogic;
        signal   TXCALFAIL_out  :  std_ulogic;
        signal   RXCRCOUT_out  :  std_logic_vector(31 downto 0);
        signal   TXCRCOUT_out  :  std_logic_vector(31 downto 0);
        signal   RXSIGDET_out  :  std_ulogic;
        signal   DRDY_out  :  std_ulogic;
        signal   DO_out  :  std_logic_vector(15 downto 0);
        signal   RXMCLK_out  :  std_ulogic;
        signal   TX1P_out  :  std_ulogic;
        signal   TX1N_out  :  std_ulogic;
        signal   TXPCSHCLKOUT_out  :  std_ulogic;
        signal   RXPCSHCLKOUT_out  :  std_ulogic;
        signal   COMBUSOUT_out  :  std_logic_vector(15 downto 0);

        signal   GSR_dly  :  std_ulogic;
        signal   CHBONDI_dly  :  std_logic_vector(4 downto 0);
        signal   ENCHANSYNC_dly  :  std_ulogic;
        signal   ENMCOMMAALIGN_dly  :  std_ulogic;
        signal   ENPCOMMAALIGN_dly  :  std_ulogic;
        signal   LOOPBACK_dly  :  std_logic_vector(1 downto 0);
        signal   POWERDOWN_dly  :  std_ulogic;
        signal   RXBLOCKSYNC64B66BUSE_dly  :  std_ulogic;
        signal   RXCOMMADETUSE_dly  :  std_ulogic;
        signal   RXDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   RXDEC64B66BUSE_dly  :  std_ulogic;
        signal   RXDEC8B10BUSE_dly  :  std_ulogic;
        signal   RXDESCRAM64B66BUSE_dly  :  std_ulogic;
        signal   RXIGNOREBTF_dly  :  std_ulogic;
        signal   RXINTDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   RXPOLARITY_dly  :  std_ulogic;
        signal   RXRESET_dly  :  std_ulogic;
        signal   RXSLIDE_dly  :  std_ulogic;
        signal   RXUSRCLK_dly  :  std_ulogic;
        signal   RXUSRCLK2_dly  :  std_ulogic;
        signal   TXBYPASS8B10B_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPMODE_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARDISPVAL_dly  :  std_logic_vector(7 downto 0);
        signal   TXCHARISK_dly  :  std_logic_vector(7 downto 0);
        signal   TXDATA_dly  :  std_logic_vector(63 downto 0);
        signal   TXDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   TXENC64B66BUSE_dly  :  std_ulogic;
        signal   TXENC8B10BUSE_dly  :  std_ulogic;
        signal   TXGEARBOX64B66BUSE_dly  :  std_ulogic;
        signal   TXINHIBIT_dly  :  std_ulogic;
        signal   TXINTDATAWIDTH_dly  :  std_logic_vector(1 downto 0);
        signal   TXPOLARITY_dly  :  std_ulogic;
        signal   TXRESET_dly  :  std_ulogic;
        signal   TXSCRAM64B66BUSE_dly  :  std_ulogic;
        signal   TXUSRCLK_dly  :  std_ulogic;
        signal   TXUSRCLK2_dly  :  std_ulogic;
        signal   RXCLKSTABLE_dly  :  std_ulogic;
        signal   RXPMARESET_dly  :  std_ulogic;
        signal   TXCLKSTABLE_dly  :  std_ulogic;
        signal   TXPMARESET_dly  :  std_ulogic;
        signal   RXCRCIN_dly  :  std_logic_vector(63 downto 0);
        signal   RXCRCDATAWIDTH_dly  :  std_logic_vector(2 downto 0);
        signal   RXCRCDATAVALID_dly  :  std_ulogic;
        signal   RXCRCINIT_dly  :  std_ulogic;
        signal   RXCRCRESET_dly  :  std_ulogic;
        signal   RXCRCPD_dly  :  std_ulogic;
        signal   RXCRCCLK_dly  :  std_ulogic;
        signal   RXCRCINTCLK_dly  :  std_ulogic;
        signal   TXCRCIN_dly  :  std_logic_vector(63 downto 0);
        signal   TXCRCDATAWIDTH_dly  :  std_logic_vector(2 downto 0);
        signal   TXCRCDATAVALID_dly  :  std_ulogic;
        signal   TXCRCINIT_dly  :  std_ulogic;
        signal   TXCRCRESET_dly  :  std_ulogic;
        signal   TXCRCPD_dly  :  std_ulogic;
        signal   TXCRCCLK_dly  :  std_ulogic;
        signal   TXCRCINTCLK_dly  :  std_ulogic;
        signal   TXSYNC_dly  :  std_ulogic;
        signal   RXSYNC_dly  :  std_ulogic;
        signal   TXENOOB_dly  :  std_ulogic;
        signal   DCLK_dly  :  std_ulogic;
        signal   DADDR_dly  :  std_logic_vector(7 downto 0);
        signal   DEN_dly  :  std_ulogic;
        signal   DWE_dly  :  std_ulogic;
        signal   DI_dly  :  std_logic_vector(15 downto 0);
        signal   RX1P_dly  :  std_ulogic;
        signal   RX1N_dly  :  std_ulogic;
        signal   GREFCLK_dly  :  std_ulogic;
        signal   REFCLK1_dly  :  std_ulogic;
        signal   REFCLK2_dly  :  std_ulogic;
        signal   COMBUSIN_dly  :  std_logic_vector(15 downto 0);

        signal PMACFG : std_logic_vector(63 downto 0);
        signal PMACFG2 : std_logic_vector(63 downto 0);
        signal RXACLCFG : std_logic_vector(63 downto 0);
        signal RXAEQCFG : std_logic_vector(63 downto 0);
        signal RXAFECFG : std_logic_vector(63 downto 0);
        signal TXACFG : std_logic_vector(63 downto 0);
        signal TXCLCFG : std_logic_vector(63 downto 0);
        signal synDigCfgChnBnd1 : std_logic_vector(63 downto 0);
        signal synDigCfgChnBnd2 : std_logic_vector(63 downto 0);
        signal synDigCfgClkCor1 : std_logic_vector(63 downto 0);
        signal synDigCfgClkCor2 : std_logic_vector(63 downto 0);
        signal synDigCfgComma1 : std_logic_vector(63 downto 0);
        signal synDigCfgComma2 : std_logic_vector(63 downto 0);
        signal synDigCfgCrc : std_logic_vector(63 downto 0);
        signal synDigCfgMisc : std_logic_vector(63 downto 0);
        signal synDigCfgSynPmaFD : std_logic_vector(63 downto 0);               

begin

   WireDelay : block
       begin
           CHBONDI_DELAY : for i in 4 downto 0 generate
              VitalWireDelay (CHBONDI_ipd(i),CHBONDI(i),tipd_CHBONDI(i));
           end generate CHBONDI_DELAY;
              VitalWireDelay (ENCHANSYNC_ipd,ENCHANSYNC,tipd_ENCHANSYNC);
              VitalWireDelay (ENMCOMMAALIGN_ipd,ENMCOMMAALIGN,tipd_ENMCOMMAALIGN);
              VitalWireDelay (ENPCOMMAALIGN_ipd,ENPCOMMAALIGN,tipd_ENPCOMMAALIGN);
           LOOPBACK_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (LOOPBACK_ipd(i),LOOPBACK(i),tipd_LOOPBACK(i));
           end generate LOOPBACK_DELAY;
              VitalWireDelay (POWERDOWN_ipd,POWERDOWN,tipd_POWERDOWN);
              VitalWireDelay (RXBLOCKSYNC64B66BUSE_ipd,RXBLOCKSYNC64B66BUSE,tipd_RXBLOCKSYNC64B66BUSE);
              VitalWireDelay (RXCOMMADETUSE_ipd,RXCOMMADETUSE,tipd_RXCOMMADETUSE);
           RXDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (RXDATAWIDTH_ipd(i),RXDATAWIDTH(i),tipd_RXDATAWIDTH(i));
           end generate RXDATAWIDTH_DELAY;
              VitalWireDelay (RXDEC64B66BUSE_ipd,RXDEC64B66BUSE,tipd_RXDEC64B66BUSE);
              VitalWireDelay (RXDEC8B10BUSE_ipd,RXDEC8B10BUSE,tipd_RXDEC8B10BUSE);
              VitalWireDelay (RXDESCRAM64B66BUSE_ipd,RXDESCRAM64B66BUSE,tipd_RXDESCRAM64B66BUSE);
              VitalWireDelay (RXIGNOREBTF_ipd,RXIGNOREBTF,tipd_RXIGNOREBTF);
           RXINTDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (RXINTDATAWIDTH_ipd(i),RXINTDATAWIDTH(i),tipd_RXINTDATAWIDTH(i));
           end generate RXINTDATAWIDTH_DELAY;
              VitalWireDelay (RXPOLARITY_ipd,RXPOLARITY,tipd_RXPOLARITY);
              VitalWireDelay (RXRESET_ipd,RXRESET,tipd_RXRESET);
              VitalWireDelay (RXSLIDE_ipd,RXSLIDE,tipd_RXSLIDE);
              VitalWireDelay (RXUSRCLK_ipd,RXUSRCLK,tipd_RXUSRCLK);
              VitalWireDelay (RXUSRCLK2_ipd,RXUSRCLK2,tipd_RXUSRCLK2);
           TXBYPASS8B10B_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXBYPASS8B10B_ipd(i),TXBYPASS8B10B(i),tipd_TXBYPASS8B10B(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARDISPMODE_ipd(i),TXCHARDISPMODE(i),tipd_TXCHARDISPMODE(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARDISPVAL_ipd(i),TXCHARDISPVAL(i),tipd_TXCHARDISPVAL(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (TXCHARISK_ipd(i),TXCHARISK(i),tipd_TXCHARISK(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 63 downto 0 generate
              VitalWireDelay (TXDATA_ipd(i),TXDATA(i),tipd_TXDATA(i));
           end generate TXDATA_DELAY;
           TXDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (TXDATAWIDTH_ipd(i),TXDATAWIDTH(i),tipd_TXDATAWIDTH(i));
           end generate TXDATAWIDTH_DELAY;
              VitalWireDelay (TXENC64B66BUSE_ipd,TXENC64B66BUSE,tipd_TXENC64B66BUSE);
              VitalWireDelay (TXENC8B10BUSE_ipd,TXENC8B10BUSE,tipd_TXENC8B10BUSE);
              VitalWireDelay (TXGEARBOX64B66BUSE_ipd,TXGEARBOX64B66BUSE,tipd_TXGEARBOX64B66BUSE);
              VitalWireDelay (TXINHIBIT_ipd,TXINHIBIT,tipd_TXINHIBIT);
           TXINTDATAWIDTH_DELAY : for i in 1 downto 0 generate
              VitalWireDelay (TXINTDATAWIDTH_ipd(i),TXINTDATAWIDTH(i),tipd_TXINTDATAWIDTH(i));
           end generate TXINTDATAWIDTH_DELAY;
              VitalWireDelay (TXPOLARITY_ipd,TXPOLARITY,tipd_TXPOLARITY);
              VitalWireDelay (TXRESET_ipd,TXRESET,tipd_TXRESET);
              VitalWireDelay (TXSCRAM64B66BUSE_ipd,TXSCRAM64B66BUSE,tipd_TXSCRAM64B66BUSE);
              VitalWireDelay (TXUSRCLK_ipd,TXUSRCLK,tipd_TXUSRCLK);
              VitalWireDelay (TXUSRCLK2_ipd,TXUSRCLK2,tipd_TXUSRCLK2);
              VitalWireDelay (RXCLKSTABLE_ipd,RXCLKSTABLE,tipd_RXCLKSTABLE);
              VitalWireDelay (RXPMARESET_ipd,RXPMARESET,tipd_RXPMARESET);
              VitalWireDelay (TXCLKSTABLE_ipd,TXCLKSTABLE,tipd_TXCLKSTABLE);
              VitalWireDelay (TXPMARESET_ipd,TXPMARESET,tipd_TXPMARESET);
           RXCRCIN_DELAY : for i in 63 downto 0 generate
              VitalWireDelay (RXCRCIN_ipd(i),RXCRCIN(i),tipd_RXCRCIN(i));
           end generate RXCRCIN_DELAY;
           RXCRCDATAWIDTH_DELAY : for i in 2 downto 0 generate
              VitalWireDelay (RXCRCDATAWIDTH_ipd(i),RXCRCDATAWIDTH(i),tipd_RXCRCDATAWIDTH(i));
           end generate RXCRCDATAWIDTH_DELAY;
              VitalWireDelay (RXCRCDATAVALID_ipd,RXCRCDATAVALID,tipd_RXCRCDATAVALID);
              VitalWireDelay (RXCRCINIT_ipd,RXCRCINIT,tipd_RXCRCINIT);
              VitalWireDelay (RXCRCRESET_ipd,RXCRCRESET,tipd_RXCRCRESET);
              VitalWireDelay (RXCRCPD_ipd,RXCRCPD,tipd_RXCRCPD);
              VitalWireDelay (RXCRCCLK_ipd,RXCRCCLK,tipd_RXCRCCLK);
              VitalWireDelay (RXCRCINTCLK_ipd,RXCRCINTCLK,tipd_RXCRCINTCLK);
           TXCRCIN_DELAY : for i in 63 downto 0 generate
              VitalWireDelay (TXCRCIN_ipd(i),TXCRCIN(i),tipd_TXCRCIN(i));
           end generate TXCRCIN_DELAY;
           TXCRCDATAWIDTH_DELAY : for i in 2 downto 0 generate
              VitalWireDelay (TXCRCDATAWIDTH_ipd(i),TXCRCDATAWIDTH(i),tipd_TXCRCDATAWIDTH(i));
           end generate TXCRCDATAWIDTH_DELAY;
              VitalWireDelay (TXCRCDATAVALID_ipd,TXCRCDATAVALID,tipd_TXCRCDATAVALID);
              VitalWireDelay (TXCRCINIT_ipd,TXCRCINIT,tipd_TXCRCINIT);
              VitalWireDelay (TXCRCRESET_ipd,TXCRCRESET,tipd_TXCRCRESET);
              VitalWireDelay (TXCRCPD_ipd,TXCRCPD,tipd_TXCRCPD);
              VitalWireDelay (TXCRCCLK_ipd,TXCRCCLK,tipd_TXCRCCLK);
              VitalWireDelay (TXCRCINTCLK_ipd,TXCRCINTCLK,tipd_TXCRCINTCLK);
              VitalWireDelay (TXSYNC_ipd,TXSYNC,tipd_TXSYNC);
              VitalWireDelay (RXSYNC_ipd,RXSYNC,tipd_RXSYNC);
              VitalWireDelay (TXENOOB_ipd,TXENOOB,tipd_TXENOOB);
              VitalWireDelay (DCLK_ipd,DCLK,tipd_DCLK);
           DADDR_DELAY : for i in 7 downto 0 generate
              VitalWireDelay (DADDR_ipd(i),DADDR(i),tipd_DADDR(i));
           end generate DADDR_DELAY;
              VitalWireDelay (DEN_ipd,DEN,tipd_DEN);
              VitalWireDelay (DWE_ipd,DWE,tipd_DWE);
           DI_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (DI_ipd(i),DI(i),tipd_DI(i));
           end generate DI_DELAY;
              VitalWireDelay (RX1P_ipd,RX1P,tipd_RX1P);
              VitalWireDelay (RX1N_ipd,RX1N,tipd_RX1N);
              VitalWireDelay (GREFCLK_ipd,GREFCLK,tipd_GREFCLK);
              VitalWireDelay (REFCLK1_ipd,REFCLK1,tipd_REFCLK1);
              VitalWireDelay (REFCLK2_ipd,REFCLK2,tipd_REFCLK2);
           COMBUSIN_DELAY : for i in 15 downto 0 generate
              VitalWireDelay (COMBUSIN_ipd(i),COMBUSIN(i),tipd_COMBUSIN(i));
           end generate COMBUSIN_DELAY;
              VitalWireDelay (GSR_ipd,GSR,tipd_GSR);
       end block;

   SignalDelay : block
       begin
           CHBONDI_DELAY : for i in 4 downto 0 generate
              VitalSignalDelay (CHBONDI_dly(i),CHBONDI_ipd(i),tisd_CHBONDI(i));
           end generate CHBONDI_DELAY;
              VitalSignalDelay (ENCHANSYNC_dly,ENCHANSYNC_ipd,tisd_ENCHANSYNC);
              VitalSignalDelay (ENMCOMMAALIGN_dly,ENMCOMMAALIGN_ipd,tisd_ENMCOMMAALIGN);
              VitalSignalDelay (ENPCOMMAALIGN_dly,ENPCOMMAALIGN_ipd,tisd_ENPCOMMAALIGN);
              VitalSignalDelay (RXCOMMADETUSE_dly,RXCOMMADETUSE_ipd,tisd_RXCOMMADETUSE);
              VitalSignalDelay (RXIGNOREBTF_dly,RXIGNOREBTF_ipd,tisd_RXIGNOREBTF);
              VitalSignalDelay (RXRESET_dly,RXRESET_ipd,tisd_RXRESET);
              VitalSignalDelay (RXSLIDE_dly,RXSLIDE_ipd,tisd_RXSLIDE);
           TXBYPASS8B10B_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXBYPASS8B10B_dly(i),TXBYPASS8B10B_ipd(i),tisd_TXBYPASS8B10B(i));
           end generate TXBYPASS8B10B_DELAY;
           TXCHARDISPMODE_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARDISPMODE_dly(i),TXCHARDISPMODE_ipd(i),tisd_TXCHARDISPMODE(i));
           end generate TXCHARDISPMODE_DELAY;
           TXCHARDISPVAL_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARDISPVAL_dly(i),TXCHARDISPVAL_ipd(i),tisd_TXCHARDISPVAL(i));
           end generate TXCHARDISPVAL_DELAY;
           TXCHARISK_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (TXCHARISK_dly(i),TXCHARISK_ipd(i),tisd_TXCHARISK(i));
           end generate TXCHARISK_DELAY;
           TXDATA_DELAY : for i in 63 downto 0 generate
              VitalSignalDelay (TXDATA_dly(i),TXDATA_ipd(i),tisd_TXDATA(i));
           end generate TXDATA_DELAY;
              VitalSignalDelay (TXRESET_dly,TXRESET_ipd,tisd_TXRESET);
              VitalSignalDelay (RXCLKSTABLE_dly,RXCLKSTABLE_ipd,tisd_RXCLKSTABLE);
              VitalSignalDelay (RXPMARESET_dly,RXPMARESET_ipd,tisd_RXPMARESET);
              VitalSignalDelay (TXCLKSTABLE_dly,TXCLKSTABLE_ipd,tisd_TXCLKSTABLE);
              VitalSignalDelay (TXPMARESET_dly,TXPMARESET_ipd,tisd_TXPMARESET);
           RXCRCIN_DELAY : for i in 63 downto 0 generate
              VitalSignalDelay (RXCRCIN_dly(i),RXCRCIN_ipd(i),tisd_RXCRCIN(i));
           end generate RXCRCIN_DELAY;
           RXCRCDATAWIDTH_DELAY : for i in 2 downto 0 generate
              VitalSignalDelay (RXCRCDATAWIDTH_dly(i),RXCRCDATAWIDTH_ipd(i),tisd_RXCRCDATAWIDTH(i));
           end generate RXCRCDATAWIDTH_DELAY;
              VitalSignalDelay (RXCRCDATAVALID_dly,RXCRCDATAVALID_ipd,tisd_RXCRCDATAVALID);
              VitalSignalDelay (RXCRCINIT_dly,RXCRCINIT_ipd,tisd_RXCRCINIT);
              VitalSignalDelay (RXCRCRESET_dly,RXCRCRESET_ipd,tisd_RXCRCRESET);
           TXCRCIN_DELAY : for i in 63 downto 0 generate
              VitalSignalDelay (TXCRCIN_dly(i),TXCRCIN_ipd(i),tisd_TXCRCIN(i));
           end generate TXCRCIN_DELAY;
           TXCRCDATAWIDTH_DELAY : for i in 2 downto 0 generate
              VitalSignalDelay (TXCRCDATAWIDTH_dly(i),TXCRCDATAWIDTH_ipd(i),tisd_TXCRCDATAWIDTH(i));
           end generate TXCRCDATAWIDTH_DELAY;
              VitalSignalDelay (TXCRCDATAVALID_dly,TXCRCDATAVALID_ipd,tisd_TXCRCDATAVALID);
              VitalSignalDelay (TXCRCINIT_dly,TXCRCINIT_ipd,tisd_TXCRCINIT);
              VitalSignalDelay (TXCRCRESET_dly,TXCRCRESET_ipd,tisd_TXCRCRESET);
              VitalSignalDelay (TXSYNC_dly,TXSYNC_ipd,tisd_TXSYNC);
              VitalSignalDelay (RXSYNC_dly,RXSYNC_ipd,tisd_RXSYNC);
              VitalSignalDelay (TXENOOB_dly,TXENOOB_ipd,tisd_TXENOOB);
           DADDR_DELAY : for i in 7 downto 0 generate
              VitalSignalDelay (DADDR_dly(i),DADDR_ipd(i),tisd_DADDR(i));
           end generate DADDR_DELAY;
              VitalSignalDelay (DEN_dly,DEN_ipd,tisd_DEN);
              VitalSignalDelay (DWE_dly,DWE_ipd,tisd_DWE);
           DI_DELAY : for i in 15 downto 0 generate
              VitalSignalDelay (DI_dly(i),DI_ipd(i),tisd_DI(i));
           end generate DI_DELAY;

              VitalSignalDelay (RXUSRCLK_dly,RXUSRCLK_ipd,ticd_RXUSRCLK);
              VitalSignalDelay (RXUSRCLK2_dly,RXUSRCLK2_ipd,ticd_RXUSRCLK2);
              VitalSignalDelay (TXUSRCLK2_dly,TXUSRCLK2_ipd,ticd_TXUSRCLK2);
              VitalSignalDelay (RXCRCINTCLK_dly,RXCRCINTCLK_ipd,ticd_RXCRCINTCLK);
              VitalSignalDelay (TXCRCINTCLK_dly,TXCRCINTCLK_ipd,ticd_TXCRCINTCLK);
              VitalSignalDelay (DCLK_dly,DCLK_ipd,ticd_DCLK);
       end block;

   LOOPBACK_dly <= LOOPBACK_ipd;
   POWERDOWN_dly <= POWERDOWN_ipd;
   RXBLOCKSYNC64B66BUSE_dly <= RXBLOCKSYNC64B66BUSE_ipd;
   RXDATAWIDTH_dly <= RXDATAWIDTH_ipd;
   RXDEC64B66BUSE_dly <= RXDEC64B66BUSE_ipd;
   RXDEC8B10BUSE_dly <= RXDEC8B10BUSE_ipd;
   RXDESCRAM64B66BUSE_dly <= RXDESCRAM64B66BUSE_ipd;
   RXINTDATAWIDTH_dly <= RXINTDATAWIDTH_ipd;
   RXPOLARITY_dly <= RXPOLARITY_ipd;
   TXDATAWIDTH_dly <= TXDATAWIDTH_ipd;
   TXENC64B66BUSE_dly <= TXENC64B66BUSE_ipd;
   TXENC8B10BUSE_dly <= TXENC8B10BUSE_ipd;
   TXGEARBOX64B66BUSE_dly <= TXGEARBOX64B66BUSE_ipd;
   TXINHIBIT_dly <= TXINHIBIT_ipd;
   TXINTDATAWIDTH_dly <= TXINTDATAWIDTH_ipd;
   TXPOLARITY_dly <= TXPOLARITY_ipd;
   TXSCRAM64B66BUSE_dly <= TXSCRAM64B66BUSE_ipd;
   RXCRCPD_dly <= RXCRCPD_ipd;
   TXCRCPD_dly <= TXCRCPD_ipd;
   RX1P_dly <= RX1P_ipd;
   RX1N_dly <= RX1N_ipd;
   COMBUSIN_dly <= COMBUSIN_ipd;
--   RXUSRCLK_dly <= RXUSRCLK_ipd;
--   RXUSRCLK2_dly <= RXUSRCLK2_ipd;
   TXUSRCLK_dly <= TXUSRCLK_ipd;
--   TXUSRCLK2_dly <= TXUSRCLK2_ipd;
   RXCRCCLK_dly <= RXCRCCLK_ipd;
--   RXCRCINTCLK_dly <= RXCRCINTCLK_ipd;
   TXCRCCLK_dly <= TXCRCCLK_ipd;
--   TXCRCINTCLK_dly <= TXCRCINTCLK_ipd;
--   DCLK_dly <= DCLK_ipd;
   REFCLK2_dly <= REFCLK2_ipd; 
   REFCLK1_dly <= REFCLK1_ipd;
  GSR_dly <= GSR_ipd;           

   gt11_swift_bw_1 : GT11_SWIFT_BUS
      port map (
CHBONDO => CHBONDO_OUT,
COMBUSOUT => COMBUSOUT_OUT,
DO => DO_OUT,
DRDY => DRDY_OUT,
RXBUFERR => RXBUFERR_OUT,
RXCALFAIL => RXCALFAIL_OUT,
RXCHARISCOMMA => RXCHARISCOMMA_OUT,
RXCHARISK => RXCHARISK_OUT,
RXCOMMADET => RXCOMMADET_OUT,
RXCRCOUT => RXCRCOUT_OUT,
RXCYCLELIMIT => RXCYCLELIMIT_OUT,
RXDATA => RXDATA_OUT,
RXDISPERR => RXDISPERR_OUT,
RXLOCK => RXLOCK_OUT,
RXLOSSOFSYNC => RXLOSSOFSYNC_OUT,
RXMCLK => RXMCLK_OUT,
RXNOTINTABLE => RXNOTINTABLE_OUT,
RXPCSHCLKOUT => RXPCSHCLKOUT_OUT,
RXREALIGN => RXREALIGN_OUT,
RXRECCLK1 => RXRECCLK1_OUT,
RXRECCLK2 => RXRECCLK2_OUT,
RXRUNDISP => RXRUNDISP_OUT,
RXSIGDET => RXSIGDET_OUT,
RXSTATUS => RXSTATUS_OUT,
TX1N => TX1N_OUT,
TX1P => TX1P_OUT,
TXBUFERR => TXBUFERR_OUT,
TXCALFAIL => TXCALFAIL_OUT,
TXCRCOUT => TXCRCOUT_OUT,
TXCYCLELIMIT => TXCYCLELIMIT_OUT,
TXKERR => TXKERR_OUT,
TXLOCK => TXLOCK_OUT,
TXOUTCLK1 => TXOUTCLK1_OUT,
TXOUTCLK2 => TXOUTCLK2_OUT,
TXPCSHCLKOUT => TXPCSHCLKOUT_OUT,
TXRUNDISP => TXRUNDISP_OUT,

GT11_MODE => GT11_MODE_BINARY,

PMACFG2 => PMACFG2,
PMACFG => PMACFG,
RXACLCFG => RXACLCFG,
RXAEQCFG => RXAEQCFG,
RXAFECFG => RXAFECFG,
synDigCfgChnBnd1 => synDigCfgChnBnd1,
synDigCfgChnBnd2 => synDigCfgChnBnd2,
synDigCfgClkCor1 => synDigCfgClkCor1,
synDigCfgClkCor2 => synDigCfgClkCor2,
synDigCfgComma1 => synDigCfgComma1,
synDigCfgComma2 => synDigCfgComma2,
synDigCfgCrc => synDigCfgCrc,
synDigCfgMisc => synDigCfgMisc,
synDigCfgSynPmaFD => synDigCfgSynPmaFD,
TXACFG => TXACFG,
TXCLCFG => TXCLCFG,

CHBONDI => CHBONDI_dly,
COMBUSIN => COMBUSIN_dly,
DADDR => DADDR_dly,
DCLK => DCLK_dly,
DEN => DEN_dly,
DI => DI_dly,
DWE => DWE_dly,
ENCHANSYNC => ENCHANSYNC_dly,
ENMCOMMAALIGN => ENMCOMMAALIGN_dly,
ENPCOMMAALIGN => ENPCOMMAALIGN_dly,
GREFCLK => GREFCLK_dly,
GSR => GSR_dly,
LOOPBACK => LOOPBACK_dly,
POWERDOWN => POWERDOWN_dly,
REFCLK1 => REFCLK1_dly,
REFCLK2 => REFCLK2_dly,
RX1N => RX1N_dly,
RX1P => RX1P_dly,
RXBLOCKSYNC64B66BUSE => RXBLOCKSYNC64B66BUSE_dly,
RXCLKSTABLE => RXCLKSTABLE_dly,
RXCOMMADETUSE => RXCOMMADETUSE_dly,
RXCRCCLK => RXCRCCLK_dly,
RXCRCDATAVALID => RXCRCDATAVALID_dly,
RXCRCDATAWIDTH => RXCRCDATAWIDTH_dly,
RXCRCIN => RXCRCIN_dly,
RXCRCINIT => RXCRCINIT_dly,
RXCRCINTCLK => RXCRCINTCLK_dly,
RXCRCPD => RXCRCPD_dly,
RXCRCRESET => RXCRCRESET_dly,
RXDATAWIDTH => RXDATAWIDTH_dly,
RXDEC8B10BUSE => RXDEC8B10BUSE_dly,
RXDEC64B66BUSE => RXDEC64B66BUSE_dly,
RXDESCRAM64B66BUSE => RXDESCRAM64B66BUSE_dly,
RXIGNOREBTF => RXIGNOREBTF_dly,
RXINTDATAWIDTH => RXINTDATAWIDTH_dly,
RXPMARESET => RXPMARESET_dly,
RXPOLARITY => RXPOLARITY_dly,
RXRESET => RXRESET_dly,
RXSLIDE => RXSLIDE_dly,
RXSYNC => RXSYNC_dly,
RXUSRCLK => RXUSRCLK_dly,
RXUSRCLK2 => RXUSRCLK2_dly,
TXBYPASS8B10B => TXBYPASS8B10B_dly,
TXCHARDISPMODE => TXCHARDISPMODE_dly,
TXCHARDISPVAL => TXCHARDISPVAL_dly,
TXCHARISK => TXCHARISK_dly,
TXCLKSTABLE => TXCLKSTABLE_dly,
TXCRCCLK => TXCRCCLK_dly,
TXCRCDATAVALID => TXCRCDATAVALID_dly,
TXCRCDATAWIDTH => TXCRCDATAWIDTH_dly,
TXCRCIN => TXCRCIN_dly,
TXCRCINIT => TXCRCINIT_dly,
TXCRCINTCLK => TXCRCINTCLK_dly,
TXCRCPD => TXCRCPD_dly,
TXCRCRESET => TXCRCRESET_dly,
TXDATA => TXDATA_dly,
TXDATAWIDTH => TXDATAWIDTH_dly,
TXENC8B10BUSE => TXENC8B10BUSE_dly,
TXENC64B66BUSE => TXENC64B66BUSE_dly,
TXENOOB => TXENOOB_dly,
TXGEARBOX64B66BUSE => TXGEARBOX64B66BUSE_dly,
TXINHIBIT => TXINHIBIT_dly,
TXINTDATAWIDTH => TXINTDATAWIDTH_dly,
TXPMARESET => TXPMARESET_dly,
TXPOLARITY => TXPOLARITY_dly,
TXRESET => TXRESET_dly,
TXSCRAM64B66BUSE => TXSCRAM64B66BUSE_dly,
TXSYNC => TXSYNC_dly,
TXUSRCLK => TXUSRCLK_dly,
TXUSRCLK2 => TXUSRCLK2_dly

      );

   INIPROC : process
        variable   CHAN_BOND_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_1);
        variable   CHAN_BOND_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_2);
        variable   CHAN_BOND_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_3);
        variable   CHAN_BOND_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_4);
        variable   CHAN_BOND_SEQ_1_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_1_MASK);
        variable   CHAN_BOND_LIMIT_BINARY  :  std_logic_vector(5 downto 0);
        variable   CHAN_BOND_MODE_BINARY  :  std_logic_vector(1 downto 0);
        variable   CHAN_BOND_ONE_SHOT_BINARY  :  std_ulogic;
        variable   CHAN_BOND_SEQ_2_USE_BINARY  :  std_ulogic;
        variable   CHAN_BOND_SEQ_LEN_BINARY  :  std_logic_vector(2 downto 0);
        variable   RX_BUFFER_USE_BINARY  :  std_ulogic;
        variable   TX_BUFFER_USE_BINARY  :  std_ulogic;
        variable   CHAN_BOND_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_1);
        variable   CHAN_BOND_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_2);
        variable   CHAN_BOND_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_3);
        variable   CHAN_BOND_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_4);
        variable   CHAN_BOND_SEQ_2_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CHAN_BOND_SEQ_2_MASK);
        variable   POWER_ENABLE_BINARY  :  std_ulogic;
        variable   OPPOSITE_SELECT_BINARY  :  std_ulogic;
        variable   CCCB_ARBITRATOR_DISABLE_BINARY  :  std_ulogic;
        variable   CLK_COR_SEQ_1_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_1);
        variable   CLK_COR_SEQ_1_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_2);
        variable   CLK_COR_SEQ_1_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_3);
        variable   CLK_COR_SEQ_1_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_4);
        variable   CLK_COR_SEQ_1_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CLK_COR_SEQ_1_MASK);
        variable   DIGRX_SYNC_MODE_BINARY  :  std_ulogic;
        variable   DIGRX_FWDCLK_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(DIGRX_FWDCLK);
        variable   PCS_BIT_SLIP_BINARY  :  std_ulogic;
        variable   CLK_COR_MIN_LAT_BINARY  :  std_logic_vector(5 downto 0);
        variable   TXDATA_SEL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(TXDATA_SEL);
        variable   RXDATA_SEL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXDATA_SEL);
        variable   CLK_COR_SEQ_2_1_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_1);
        variable   CLK_COR_SEQ_2_2_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_2);
        variable   CLK_COR_SEQ_2_3_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_3);
        variable   CLK_COR_SEQ_2_4_BINARY  :  std_logic_vector(10 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_4);
        variable   CLK_COR_SEQ_2_MASK_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(CLK_COR_SEQ_2_MASK);
        variable   CLK_COR_MAX_LAT_BINARY  :  std_logic_vector(5 downto 0);
        variable   CLK_COR_SEQ_2_USE_BINARY  :  std_ulogic;
        variable   CLK_COR_SEQ_DROP_BINARY  :  std_ulogic;
        variable   CLK_COR_SEQ_LEN_BINARY  :  std_logic_vector(2 downto 0);
        variable   CLK_CORRECT_USE_BINARY  :  std_ulogic;
        variable   CLK_COR_8B10B_DE_BINARY  :  std_ulogic;
        variable   SH_CNT_MAX_BINARY  :  std_logic_vector(7 downto 0);
        variable   SH_INVALID_CNT_MAX_BINARY  :  std_logic_vector(7 downto 0);
        variable   ALIGN_COMMA_WORD_BINARY  :  std_logic_vector(1 downto 0);
        variable   DEC_MCOMMA_DETECT_BINARY  :  std_ulogic;
        variable   DEC_PCOMMA_DETECT_BINARY  :  std_ulogic;
        variable   DEC_VALID_COMMA_ONLY_BINARY  :  std_ulogic;
        variable   MCOMMA_DETECT_BINARY  :  std_ulogic;
        variable   PCOMMA_DETECT_BINARY  :  std_ulogic;
        variable   COMMA32_BINARY  :  std_ulogic;
        variable   COMMA_10B_MASK_BINARY  :  std_logic_vector(9 downto 0) := (To_StdLogicVector(COMMA_10B_MASK)(9 downto 0));  
        variable   MCOMMA_32B_VALUE_BINARY  :  std_logic_vector(31 downto 0) := To_StdLogicVector(MCOMMA_32B_VALUE);
        variable   PCOMMA_32B_VALUE_BINARY  :  std_logic_vector(31 downto 0) := To_StdLogicVector(PCOMMA_32B_VALUE);
        variable   RXUSRDIVISOR_BINARY  :  std_logic_vector(4 downto 0);
        variable   DCDR_FILTER_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(DCDR_FILTER);
        variable   SAMPLE_8X_BINARY  :  std_ulogic;
        variable   ENABLE_DCDR_BINARY  :  std_ulogic;
        variable   REPEATER_BINARY  :  std_ulogic;
        variable   RXBY_32_BINARY  :  std_ulogic;
        variable   TXFDCAL_CLOCK_DIVIDE_BINARY  :  std_logic_vector(1 downto 0);
        variable   RXFDCAL_CLOCK_DIVIDE_BINARY  :  std_logic_vector(1 downto 0);
        variable   RXCYCLE_LIMIT_SEL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXCYCLE_LIMIT_SEL);
        variable   RXVCO_CTRL_ENABLE_BINARY  :  std_ulogic;
        variable   RXFDET_LCK_SEL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXFDET_LCK_SEL);
        variable   RXFDET_HYS_SEL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXFDET_HYS_SEL);
        variable   RXFDET_LCK_CAL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXFDET_LCK_CAL);
        variable   RXFDET_HYS_CAL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXFDET_HYS_CAL);
        variable   RXLOOPCAL_WAIT_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXLOOPCAL_WAIT);
        variable   RXSLOWDOWN_CAL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXSLOWDOWN_CAL);
        variable   RXVCODAC_INIT_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(RXVCODAC_INIT);
        variable   CYCLE_LIMIT_SEL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(CYCLE_LIMIT_SEL);
        variable   VCO_CTRL_ENABLE_BINARY  :  std_ulogic;
        variable   FDET_LCK_SEL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(FDET_LCK_SEL);
        variable   FDET_HYS_SEL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(FDET_HYS_SEL);
        variable   FDET_LCK_CAL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(FDET_LCK_CAL);
        variable   FDET_HYS_CAL_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(FDET_HYS_CAL);
        variable   LOOPCAL_WAIT_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(LOOPCAL_WAIT);
        variable   SLOWDOWN_CAL_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(SLOWDOWN_CAL);
        variable   VCODAC_INIT_BINARY  :  std_logic_vector(9 downto 0) := To_StdLogicVector(VCODAC_INIT);
        variable   RXCRCCLOCKDOUBLE_BINARY  :  std_ulogic;
        variable   RXCRCINVERTGEN_BINARY  :  std_ulogic;
        variable   RXCRCSAMECLOCK_BINARY  :  std_ulogic;
        variable   RXCRCENABLE_BINARY  :  std_ulogic;
        variable   RXCRCINITVAL_BINARY  :  std_logic_vector(31 downto 0) := To_StdLogicVector(RXCRCINITVAL);
        variable   TXCRCCLOCKDOUBLE_BINARY  :  std_ulogic;
        variable   TXCRCINVERTGEN_BINARY  :  std_ulogic;
        variable   TXCRCSAMECLOCK_BINARY  :  std_ulogic;
        variable   TXCRCINITVAL_BINARY  :  std_logic_vector(31 downto 0) := To_StdLogicVector(TXCRCINITVAL);
        variable   TXCRCENABLE_BINARY  :  std_ulogic;
        variable   RX_CLOCK_DIVIDER_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RX_CLOCK_DIVIDER);
        variable   TX_CLOCK_DIVIDER_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(TX_CLOCK_DIVIDER);
        variable   RXCLK0_FORCE_PMACLK_BINARY  :  std_ulogic;
        variable   TXCLK0_FORCE_PMACLK_BINARY  :  std_ulogic;
        variable   TXOUTCLK1_USE_SYNC_BINARY  :  std_ulogic;
        variable   RXRECCLK1_USE_SYNC_BINARY  :  std_ulogic;
        variable   RXPMACLKSEL_BINARY  :  std_logic_vector(1 downto 0);
        variable   TXABPMACLKSEL_BINARY  :  std_logic_vector(1 downto 0);
        variable   PMAVBGCTRL_BINARY  :  std_logic_vector(4 downto 0) := To_StdLogicVector(PMAVBGCTRL);
        variable   BANDGAPSEL_BINARY  :  std_ulogic;
        variable   PMAIREFTRIM_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(PMAIREFTRIM);
        variable   IREFBIASMODE_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(IREFBIASMODE);
        variable   BIASRESSEL_BINARY  :  std_ulogic;
        variable   PMAVREFTRIM_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(PMAVREFTRIM);
        variable   VREFBIASMODE_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(VREFBIASMODE);
        variable   TXPHASESEL_BINARY  :  std_ulogic;
        variable   PMACLKENABLE_BINARY  :  std_ulogic;
        variable   PMACOREPWRENABLE_BINARY  :  std_ulogic;
        variable   PMA_BIT_SLIP_BINARY  :  std_ulogic;
        variable   RXASYNCDIVIDE_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXASYNCDIVIDE);
        variable   RXCLKMODE_BINARY  :  std_logic_vector(5 downto 0) := To_StdLogicVector(RXCLKMODE);
        variable   RXLB_BINARY  :  std_ulogic;
        variable   RXFETUNE_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXFETUNE);
        variable   RXRCPADJ_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXRCPADJ);
        variable   RXRIBADJ_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXRIBADJ);
        variable   RXAFEEQ_BINARY  :  std_logic_vector(8 downto 0) := To_StdLogicVector(RXAFEEQ);
        variable   RXCMADJ_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXCMADJ);
        variable   RXCDRLOS_BINARY  :  std_logic_vector(5 downto 0) := To_StdLogicVector(RXCDRLOS);
        variable   RXDCCOUPLE_BINARY  :  std_ulogic;
        variable   RXLKADJ_BINARY  :  std_logic_vector(4 downto 0) := To_StdLogicVector(RXLKADJ);
        variable   RXDIGRESET_BINARY  :  std_ulogic;
        variable   RXFECONTROL2_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(RXFECONTROL2);
        variable   RXCPTST_BINARY  :  std_ulogic;
        variable   RXPDDTST_BINARY  :  std_ulogic;
        variable   RXACTST_BINARY  :  std_ulogic;
        variable   RXAFETST_BINARY  :  std_ulogic;
        variable   RXFECONTROL1_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(RXFECONTROL1);
        variable   RXLKAPD_BINARY  :  std_ulogic;
        variable   RXRSDPD_BINARY  :  std_ulogic;
        variable   RXRCPPD_BINARY  :  std_ulogic;
        variable   RXRPDPD_BINARY  :  std_ulogic;
        variable   RXAFEPD_BINARY  :  std_ulogic;
        variable   RXPD_BINARY  :  std_ulogic;
        variable   RXEQ_BINARY  :  std_logic_vector(63 downto 0) := To_StdLogicVector(RXEQ);
        variable   TXOUTDIV2SEL_BINARY  :  std_logic_vector(3 downto 0);
        variable   TXPLLNDIVSEL_BINARY  :  std_logic_vector(3 downto 0);
        variable   TXLOOPFILT_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(TXLOOPFILT);
        variable   TXCPSEL_BINARY  :  std_ulogic;
        variable   TXCTRL1_BINARY  :  std_logic_vector(9 downto 0) := (To_StdLogicVector(TXCTRL1)(9 downto 0));
        variable   TXAPD_BINARY  :  std_ulogic;
        variable   TXLVLSHFTPD_BINARY  :  std_ulogic;
        variable   TXPRE_PRDRV_DAC_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(TXPRE_PRDRV_DAC);
        variable   TXPRE_TAP_PD_BINARY  :  std_ulogic;
        variable   TXPRE_TAP_DAC_BINARY  :  std_logic_vector(4 downto 0) := To_StdLogicVector(TXPRE_TAP_DAC);
        variable   TXDIGPD_BINARY  :  std_ulogic;
        variable   TXCLKMODE_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(TXCLKMODE);
        variable   TXHIGHSIGNALEN_BINARY  :  std_ulogic;
        variable   TXAREFBIASSEL_BINARY  :  std_ulogic;
        variable   TXTERMTRIM_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(TXTERMTRIM);
        variable   TXASYNCDIVIDE_BINARY  :  std_logic_vector(1 downto 0) := To_StdLogicVector(TXASYNCDIVIDE);
        variable   TXSLEWRATE_BINARY  :  std_ulogic;
        variable   TXPOST_PRDRV_DAC_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(TXPOST_PRDRV_DAC);
        variable   TXDAT_PRDRV_DAC_BINARY  :  std_logic_vector(2 downto 0) := To_StdLogicVector(TXDAT_PRDRV_DAC);
        variable   TXPOST_TAP_PD_BINARY  :  std_ulogic;
        variable   TXPOST_TAP_DAC_BINARY  :  std_logic_vector(4 downto 0) := To_StdLogicVector(TXPOST_TAP_DAC);
        variable   TXDAT_TAP_DAC_BINARY  :  std_logic_vector(4 downto 0) := To_StdLogicVector(TXDAT_TAP_DAC);
        variable   TXPD_BINARY  :  std_ulogic;
        variable   RXOUTDIV2SEL_BINARY  :  std_logic_vector(7 downto 0);
        variable   RXPLLNDIVSEL_BINARY  :  std_logic_vector(3 downto 0);
        variable   RXLOOPFILT_BINARY  :  std_logic_vector(3 downto 0) := To_StdLogicVector(RXLOOPFILT);
        variable   RXDIGRX_BINARY  :  std_ulogic;
        variable   RXCPSEL_BINARY  :  std_ulogic;
        variable   RXCTRL1_BINARY  :  std_logic_vector(9 downto 0) := (To_StdLogicVector(RXCTRL1)(9 downto 0));  
        variable   RXAPD_BINARY  :  std_ulogic;     
     begin
--     case GT11_MODE is
           if((GT11_MODE = "B") or (GT11_MODE = "b")) then       
               GT11_MODE_BINARY <= "00";
           elsif((GT11_MODE = "A") or (GT11_MODE = "a")) then
               GT11_MODE_BINARY <= "01";
           elsif((GT11_MODE = "DONT_CARE") or (GT11_MODE = "dont_care")) then
               GT11_MODE_BINARY <= "10";
           elsif((GT11_MODE = "SINGLE") or (GT11_MODE = "single")) then
               GT11_MODE_BINARY <= "11";
           else
             assert FALSE report "Error : GT11_MODE = is not DONT_CARE, A, B, SINGLE." severity error;
           end if;
--     end case;
       case CHAN_BOND_LIMIT is
           when   0  =>  CHAN_BOND_LIMIT_BINARY := "000000";
           when   1  =>  CHAN_BOND_LIMIT_BINARY := "000001";
           when   2  =>  CHAN_BOND_LIMIT_BINARY := "000010";
           when   3  =>  CHAN_BOND_LIMIT_BINARY := "000011";
           when   4  =>  CHAN_BOND_LIMIT_BINARY := "000100";
           when   5  =>  CHAN_BOND_LIMIT_BINARY := "000101";
           when   6  =>  CHAN_BOND_LIMIT_BINARY := "000110";
           when   7  =>  CHAN_BOND_LIMIT_BINARY := "000111";
           when   8  =>  CHAN_BOND_LIMIT_BINARY := "001000";
           when   9  =>  CHAN_BOND_LIMIT_BINARY := "001001";
           when   10  =>  CHAN_BOND_LIMIT_BINARY := "001010";
           when   11  =>  CHAN_BOND_LIMIT_BINARY := "001011";
           when   12  =>  CHAN_BOND_LIMIT_BINARY := "001100";
           when   13  =>  CHAN_BOND_LIMIT_BINARY := "001101";
           when   14  =>  CHAN_BOND_LIMIT_BINARY := "001110";
           when   15  =>  CHAN_BOND_LIMIT_BINARY := "001111";
           when   16  =>  CHAN_BOND_LIMIT_BINARY := "010000";
           when   17  =>  CHAN_BOND_LIMIT_BINARY := "010001";
           when   18  =>  CHAN_BOND_LIMIT_BINARY := "010010";
           when   19  =>  CHAN_BOND_LIMIT_BINARY := "010011";
           when   20  =>  CHAN_BOND_LIMIT_BINARY := "010100";
           when   21  =>  CHAN_BOND_LIMIT_BINARY := "010101";
           when   22  =>  CHAN_BOND_LIMIT_BINARY := "010110";
           when   23  =>  CHAN_BOND_LIMIT_BINARY := "010111";
           when   24  =>  CHAN_BOND_LIMIT_BINARY := "011000";
           when   25  =>  CHAN_BOND_LIMIT_BINARY := "011001";
           when   26  =>  CHAN_BOND_LIMIT_BINARY := "011010";
           when   27  =>  CHAN_BOND_LIMIT_BINARY := "011011";
           when   28  =>  CHAN_BOND_LIMIT_BINARY := "011100";
           when   29  =>  CHAN_BOND_LIMIT_BINARY := "011101";
           when   30  =>  CHAN_BOND_LIMIT_BINARY := "011110";
           when   31  =>  CHAN_BOND_LIMIT_BINARY := "011111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_LIMIT is not in range 0...31." severity error;
       end case;
--     case CHAN_BOND_MODE is
           if((CHAN_BOND_MODE = "NONE") or (CHAN_BOND_MODE = "none")) then
               CHAN_BOND_MODE_BINARY := "00";
           elsif((CHAN_BOND_MODE = "MASTER") or (CHAN_BOND_MODE = "master")) then
               CHAN_BOND_MODE_BINARY := "01";
           elsif((CHAN_BOND_MODE = "SLAVE_1_HOP") or (CHAN_BOND_MODE = "slave_1_hop")) then
               CHAN_BOND_MODE_BINARY := "10";
           elsif((CHAN_BOND_MODE = "SLAVE_2_HOPS") or (CHAN_BOND_MODE = "slave_2_hops")) then
               CHAN_BOND_MODE_BINARY := "11";
           else
             assert FALSE report "Error : CHAN_BOND_MODE = is not NONE, MASTER, SLAVE_1_HOP, SLAVE_2_HOPS." severity error;
           end if;
--     end case;
       case CHAN_BOND_ONE_SHOT is
           when FALSE   =>  CHAN_BOND_ONE_SHOT_BINARY := '0';
           when TRUE    =>  CHAN_BOND_ONE_SHOT_BINARY := '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_ONE_SHOT is neither TRUE nor FALSE." severity error;
       end case;
       case CHAN_BOND_SEQ_2_USE is
           when FALSE   =>  CHAN_BOND_SEQ_2_USE_BINARY := '0';
           when TRUE    =>  CHAN_BOND_SEQ_2_USE_BINARY := '1';
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_2_USE is neither TRUE nor FALSE." severity error;
       end case;
       case CHAN_BOND_SEQ_LEN is
           when   1  =>  CHAN_BOND_SEQ_LEN_BINARY := "000";
           when   2  =>  CHAN_BOND_SEQ_LEN_BINARY := "001";
           when   3  =>  CHAN_BOND_SEQ_LEN_BINARY := "010";
           when   4  =>  CHAN_BOND_SEQ_LEN_BINARY := "011";
           when   8  =>  CHAN_BOND_SEQ_LEN_BINARY := "111";
           when others  =>  assert FALSE report "Error : CHAN_BOND_SEQ_LEN is not in 1, 2, 3, 4, 8." severity error;
       end case;
       case RX_BUFFER_USE is
           when FALSE   =>  RX_BUFFER_USE_BINARY := '0';
           when TRUE    =>  RX_BUFFER_USE_BINARY := '1';
           when others  =>  assert FALSE report "Error : RX_BUFFER_USE is neither TRUE nor FALSE." severity error;
       end case;
       case TX_BUFFER_USE is
           when FALSE   =>  TX_BUFFER_USE_BINARY := '0';
           when TRUE    =>  TX_BUFFER_USE_BINARY := '1';
           when others  =>  assert FALSE report "Error : TX_BUFFER_USE is neither TRUE nor FALSE." severity error;
       end case;
       case POWER_ENABLE is
           when FALSE   =>  POWER_ENABLE_BINARY := '0';
           when TRUE    =>  POWER_ENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : POWER_ENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case OPPOSITE_SELECT is
           when FALSE   =>  OPPOSITE_SELECT_BINARY := '0';
           when TRUE    =>  OPPOSITE_SELECT_BINARY := '1';
           when others  =>  assert FALSE report "Error : OPPOSITE_SELECT is neither TRUE nor FALSE." severity error;
       end case;
       case CCCB_ARBITRATOR_DISABLE is
           when FALSE   =>  CCCB_ARBITRATOR_DISABLE_BINARY := '0';
           when TRUE    =>  CCCB_ARBITRATOR_DISABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : CCCB_ARBITRATOR_DISABLE is neither TRUE nor FALSE." severity error;
       end case;
       case DIGRX_SYNC_MODE is
           when FALSE   =>  DIGRX_SYNC_MODE_BINARY := '0';
           when TRUE    =>  DIGRX_SYNC_MODE_BINARY := '1';
           when others  =>  assert FALSE report "Error : DIGRX_SYNC_MODE is neither TRUE nor FALSE." severity error;
       end case;
       case PCS_BIT_SLIP is
           when FALSE   =>  PCS_BIT_SLIP_BINARY := '0';
           when TRUE    =>  PCS_BIT_SLIP_BINARY := '1';
           when others  =>  assert FALSE report "Error : PCS_BIT_SLIP is neither TRUE nor FALSE." severity error;
       end case;
       case CLK_COR_MIN_LAT is
           when   0  =>  CLK_COR_MIN_LAT_BINARY := "000000";
           when   1  =>  CLK_COR_MIN_LAT_BINARY := "000001";
           when   2  =>  CLK_COR_MIN_LAT_BINARY := "000010";
           when   3  =>  CLK_COR_MIN_LAT_BINARY := "000011";
           when   4  =>  CLK_COR_MIN_LAT_BINARY := "000100";
           when   5  =>  CLK_COR_MIN_LAT_BINARY := "000101";
           when   6  =>  CLK_COR_MIN_LAT_BINARY := "000110";
           when   7  =>  CLK_COR_MIN_LAT_BINARY := "000111";
           when   8  =>  CLK_COR_MIN_LAT_BINARY := "001000";
           when   9  =>  CLK_COR_MIN_LAT_BINARY := "001001";
           when   10  =>  CLK_COR_MIN_LAT_BINARY := "001010";
           when   11  =>  CLK_COR_MIN_LAT_BINARY := "001011";
           when   12  =>  CLK_COR_MIN_LAT_BINARY := "001100";
           when   13  =>  CLK_COR_MIN_LAT_BINARY := "001101";
           when   14  =>  CLK_COR_MIN_LAT_BINARY := "001110";
           when   15  =>  CLK_COR_MIN_LAT_BINARY := "001111";
           when   16  =>  CLK_COR_MIN_LAT_BINARY := "010000";
           when   17  =>  CLK_COR_MIN_LAT_BINARY := "010001";
           when   18  =>  CLK_COR_MIN_LAT_BINARY := "010010";
           when   19  =>  CLK_COR_MIN_LAT_BINARY := "010011";
           when   20  =>  CLK_COR_MIN_LAT_BINARY := "010100";
           when   21  =>  CLK_COR_MIN_LAT_BINARY := "010101";
           when   22  =>  CLK_COR_MIN_LAT_BINARY := "010110";
           when   23  =>  CLK_COR_MIN_LAT_BINARY := "010111";
           when   24  =>  CLK_COR_MIN_LAT_BINARY := "011000";
           when   25  =>  CLK_COR_MIN_LAT_BINARY := "011001";
           when   26  =>  CLK_COR_MIN_LAT_BINARY := "011010";
           when   27  =>  CLK_COR_MIN_LAT_BINARY := "011011";
           when   28  =>  CLK_COR_MIN_LAT_BINARY := "011100";
           when   29  =>  CLK_COR_MIN_LAT_BINARY := "011101";
           when   30  =>  CLK_COR_MIN_LAT_BINARY := "011110";
           when   31  =>  CLK_COR_MIN_LAT_BINARY := "011111";
           when   32  =>  CLK_COR_MIN_LAT_BINARY := "100000";
           when   33  =>  CLK_COR_MIN_LAT_BINARY := "100001";
           when   34  =>  CLK_COR_MIN_LAT_BINARY := "100010";
           when   35  =>  CLK_COR_MIN_LAT_BINARY := "100011";
           when   36  =>  CLK_COR_MIN_LAT_BINARY := "100100";
           when   37  =>  CLK_COR_MIN_LAT_BINARY := "100101";
           when   38  =>  CLK_COR_MIN_LAT_BINARY := "100110";
           when   39  =>  CLK_COR_MIN_LAT_BINARY := "100111";
           when   40  =>  CLK_COR_MIN_LAT_BINARY := "101000";
           when   41  =>  CLK_COR_MIN_LAT_BINARY := "101001";
           when   42  =>  CLK_COR_MIN_LAT_BINARY := "101010";
           when   43  =>  CLK_COR_MIN_LAT_BINARY := "101011";
           when   44  =>  CLK_COR_MIN_LAT_BINARY := "101100";
           when   45  =>  CLK_COR_MIN_LAT_BINARY := "101101";
           when   46  =>  CLK_COR_MIN_LAT_BINARY := "101110";
           when   47  =>  CLK_COR_MIN_LAT_BINARY := "101111";
           when   48  =>  CLK_COR_MIN_LAT_BINARY := "110000";
           when   49  =>  CLK_COR_MIN_LAT_BINARY := "110001";
           when   50  =>  CLK_COR_MIN_LAT_BINARY := "110010";
           when   51  =>  CLK_COR_MIN_LAT_BINARY := "110011";
           when   52  =>  CLK_COR_MIN_LAT_BINARY := "110100";
           when   53  =>  CLK_COR_MIN_LAT_BINARY := "110101";
           when   54  =>  CLK_COR_MIN_LAT_BINARY := "110110";
           when   55  =>  CLK_COR_MIN_LAT_BINARY := "110111";
           when   56  =>  CLK_COR_MIN_LAT_BINARY := "111000";
           when   57  =>  CLK_COR_MIN_LAT_BINARY := "111001";
           when   58  =>  CLK_COR_MIN_LAT_BINARY := "111010";
           when   59  =>  CLK_COR_MIN_LAT_BINARY := "111011";
           when   60  =>  CLK_COR_MIN_LAT_BINARY := "111100";
           when   61  =>  CLK_COR_MIN_LAT_BINARY := "111101";
           when   62  =>  CLK_COR_MIN_LAT_BINARY := "111110";
           when   63  =>  CLK_COR_MIN_LAT_BINARY := "111111";
           when others  =>  assert FALSE report "Error : CLK_COR_MIN_LAT is not in range 0...63." severity error;
       end case;
       case CLK_COR_MAX_LAT is
           when   0  =>  CLK_COR_MAX_LAT_BINARY := "000000";
           when   1  =>  CLK_COR_MAX_LAT_BINARY := "000001";
           when   2  =>  CLK_COR_MAX_LAT_BINARY := "000010";
           when   3  =>  CLK_COR_MAX_LAT_BINARY := "000011";
           when   4  =>  CLK_COR_MAX_LAT_BINARY := "000100";
           when   5  =>  CLK_COR_MAX_LAT_BINARY := "000101";
           when   6  =>  CLK_COR_MAX_LAT_BINARY := "000110";
           when   7  =>  CLK_COR_MAX_LAT_BINARY := "000111";
           when   8  =>  CLK_COR_MAX_LAT_BINARY := "001000";
           when   9  =>  CLK_COR_MAX_LAT_BINARY := "001001";
           when   10  =>  CLK_COR_MAX_LAT_BINARY := "001010";
           when   11  =>  CLK_COR_MAX_LAT_BINARY := "001011";
           when   12  =>  CLK_COR_MAX_LAT_BINARY := "001100";
           when   13  =>  CLK_COR_MAX_LAT_BINARY := "001101";
           when   14  =>  CLK_COR_MAX_LAT_BINARY := "001110";
           when   15  =>  CLK_COR_MAX_LAT_BINARY := "001111";
           when   16  =>  CLK_COR_MAX_LAT_BINARY := "010000";
           when   17  =>  CLK_COR_MAX_LAT_BINARY := "010001";
           when   18  =>  CLK_COR_MAX_LAT_BINARY := "010010";
           when   19  =>  CLK_COR_MAX_LAT_BINARY := "010011";
           when   20  =>  CLK_COR_MAX_LAT_BINARY := "010100";
           when   21  =>  CLK_COR_MAX_LAT_BINARY := "010101";
           when   22  =>  CLK_COR_MAX_LAT_BINARY := "010110";
           when   23  =>  CLK_COR_MAX_LAT_BINARY := "010111";
           when   24  =>  CLK_COR_MAX_LAT_BINARY := "011000";
           when   25  =>  CLK_COR_MAX_LAT_BINARY := "011001";
           when   26  =>  CLK_COR_MAX_LAT_BINARY := "011010";
           when   27  =>  CLK_COR_MAX_LAT_BINARY := "011011";
           when   28  =>  CLK_COR_MAX_LAT_BINARY := "011100";
           when   29  =>  CLK_COR_MAX_LAT_BINARY := "011101";
           when   30  =>  CLK_COR_MAX_LAT_BINARY := "011110";
           when   31  =>  CLK_COR_MAX_LAT_BINARY := "011111";
           when   32  =>  CLK_COR_MAX_LAT_BINARY := "100000";
           when   33  =>  CLK_COR_MAX_LAT_BINARY := "100001";
           when   34  =>  CLK_COR_MAX_LAT_BINARY := "100010";
           when   35  =>  CLK_COR_MAX_LAT_BINARY := "100011";
           when   36  =>  CLK_COR_MAX_LAT_BINARY := "100100";
           when   37  =>  CLK_COR_MAX_LAT_BINARY := "100101";
           when   38  =>  CLK_COR_MAX_LAT_BINARY := "100110";
           when   39  =>  CLK_COR_MAX_LAT_BINARY := "100111";
           when   40  =>  CLK_COR_MAX_LAT_BINARY := "101000";
           when   41  =>  CLK_COR_MAX_LAT_BINARY := "101001";
           when   42  =>  CLK_COR_MAX_LAT_BINARY := "101010";
           when   43  =>  CLK_COR_MAX_LAT_BINARY := "101011";
           when   44  =>  CLK_COR_MAX_LAT_BINARY := "101100";
           when   45  =>  CLK_COR_MAX_LAT_BINARY := "101101";
           when   46  =>  CLK_COR_MAX_LAT_BINARY := "101110";
           when   47  =>  CLK_COR_MAX_LAT_BINARY := "101111";
           when   48  =>  CLK_COR_MAX_LAT_BINARY := "110000";
           when   49  =>  CLK_COR_MAX_LAT_BINARY := "110001";
           when   50  =>  CLK_COR_MAX_LAT_BINARY := "110010";
           when   51  =>  CLK_COR_MAX_LAT_BINARY := "110011";
           when   52  =>  CLK_COR_MAX_LAT_BINARY := "110100";
           when   53  =>  CLK_COR_MAX_LAT_BINARY := "110101";
           when   54  =>  CLK_COR_MAX_LAT_BINARY := "110110";
           when   55  =>  CLK_COR_MAX_LAT_BINARY := "110111";
           when   56  =>  CLK_COR_MAX_LAT_BINARY := "111000";
           when   57  =>  CLK_COR_MAX_LAT_BINARY := "111001";
           when   58  =>  CLK_COR_MAX_LAT_BINARY := "111010";
           when   59  =>  CLK_COR_MAX_LAT_BINARY := "111011";
           when   60  =>  CLK_COR_MAX_LAT_BINARY := "111100";
           when   61  =>  CLK_COR_MAX_LAT_BINARY := "111101";
           when   62  =>  CLK_COR_MAX_LAT_BINARY := "111110";
           when   63  =>  CLK_COR_MAX_LAT_BINARY := "111111";
           when others  =>  assert FALSE report "Error : CLK_COR_MAX_LAT is not in range 0...63." severity error;
       end case;
       case CLK_COR_SEQ_2_USE is
           when FALSE   =>  CLK_COR_SEQ_2_USE_BINARY := '0';
           when TRUE    =>  CLK_COR_SEQ_2_USE_BINARY := '1';
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_2_USE is neither TRUE nor FALSE." severity error;
       end case;
       case CLK_COR_SEQ_DROP is
           when FALSE   =>  CLK_COR_SEQ_DROP_BINARY := '0';
           when TRUE    =>  CLK_COR_SEQ_DROP_BINARY := '1';
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_DROP is neither TRUE nor FALSE." severity error;
       end case;
       case CLK_COR_SEQ_LEN is
           when   1  =>  CLK_COR_SEQ_LEN_BINARY := "000";
           when   2  =>  CLK_COR_SEQ_LEN_BINARY := "001";
           when   3  =>  CLK_COR_SEQ_LEN_BINARY := "010";
           when   4  =>  CLK_COR_SEQ_LEN_BINARY := "011";
           when   8  =>  CLK_COR_SEQ_LEN_BINARY := "111";
           when others  =>  assert FALSE report "Error : CLK_COR_SEQ_LEN is not in 1, 2, 3, 4, 8." severity error;
       end case;
       case CLK_CORRECT_USE is
           when FALSE   =>  CLK_CORRECT_USE_BINARY := '0';
           when TRUE    =>  CLK_CORRECT_USE_BINARY := '1';
           when others  =>  assert FALSE report "Error : CLK_CORRECT_USE is neither TRUE nor FALSE." severity error;
       end case;
       case CLK_COR_8B10B_DE is
           when FALSE   =>  CLK_COR_8B10B_DE_BINARY := '0';
           when TRUE    =>  CLK_COR_8B10B_DE_BINARY := '1';
           when others  =>  assert FALSE report "Error : CLK_COR_8B10B_DE is neither TRUE nor FALSE." severity error;
       end case;
       case SH_CNT_MAX is
           when   0  =>  SH_CNT_MAX_BINARY := "00000000";
           when   1  =>  SH_CNT_MAX_BINARY := "00000001";
           when   2  =>  SH_CNT_MAX_BINARY := "00000010";
           when   3  =>  SH_CNT_MAX_BINARY := "00000011";
           when   4  =>  SH_CNT_MAX_BINARY := "00000100";
           when   5  =>  SH_CNT_MAX_BINARY := "00000101";
           when   6  =>  SH_CNT_MAX_BINARY := "00000110";
           when   7  =>  SH_CNT_MAX_BINARY := "00000111";
           when   8  =>  SH_CNT_MAX_BINARY := "00001000";
           when   9  =>  SH_CNT_MAX_BINARY := "00001001";
           when   10  =>  SH_CNT_MAX_BINARY := "00001010";
           when   11  =>  SH_CNT_MAX_BINARY := "00001011";
           when   12  =>  SH_CNT_MAX_BINARY := "00001100";
           when   13  =>  SH_CNT_MAX_BINARY := "00001101";
           when   14  =>  SH_CNT_MAX_BINARY := "00001110";
           when   15  =>  SH_CNT_MAX_BINARY := "00001111";
           when   16  =>  SH_CNT_MAX_BINARY := "00010000";
           when   17  =>  SH_CNT_MAX_BINARY := "00010001";
           when   18  =>  SH_CNT_MAX_BINARY := "00010010";
           when   19  =>  SH_CNT_MAX_BINARY := "00010011";
           when   20  =>  SH_CNT_MAX_BINARY := "00010100";
           when   21  =>  SH_CNT_MAX_BINARY := "00010101";
           when   22  =>  SH_CNT_MAX_BINARY := "00010110";
           when   23  =>  SH_CNT_MAX_BINARY := "00010111";
           when   24  =>  SH_CNT_MAX_BINARY := "00011000";
           when   25  =>  SH_CNT_MAX_BINARY := "00011001";
           when   26  =>  SH_CNT_MAX_BINARY := "00011010";
           when   27  =>  SH_CNT_MAX_BINARY := "00011011";
           when   28  =>  SH_CNT_MAX_BINARY := "00011100";
           when   29  =>  SH_CNT_MAX_BINARY := "00011101";
           when   30  =>  SH_CNT_MAX_BINARY := "00011110";
           when   31  =>  SH_CNT_MAX_BINARY := "00011111";
           when   32  =>  SH_CNT_MAX_BINARY := "00100000";
           when   33  =>  SH_CNT_MAX_BINARY := "00100001";
           when   34  =>  SH_CNT_MAX_BINARY := "00100010";
           when   35  =>  SH_CNT_MAX_BINARY := "00100011";
           when   36  =>  SH_CNT_MAX_BINARY := "00100100";
           when   37  =>  SH_CNT_MAX_BINARY := "00100101";
           when   38  =>  SH_CNT_MAX_BINARY := "00100110";
           when   39  =>  SH_CNT_MAX_BINARY := "00100111";
           when   40  =>  SH_CNT_MAX_BINARY := "00101000";
           when   41  =>  SH_CNT_MAX_BINARY := "00101001";
           when   42  =>  SH_CNT_MAX_BINARY := "00101010";
           when   43  =>  SH_CNT_MAX_BINARY := "00101011";
           when   44  =>  SH_CNT_MAX_BINARY := "00101100";
           when   45  =>  SH_CNT_MAX_BINARY := "00101101";
           when   46  =>  SH_CNT_MAX_BINARY := "00101110";
           when   47  =>  SH_CNT_MAX_BINARY := "00101111";
           when   48  =>  SH_CNT_MAX_BINARY := "00110000";
           when   49  =>  SH_CNT_MAX_BINARY := "00110001";
           when   50  =>  SH_CNT_MAX_BINARY := "00110010";
           when   51  =>  SH_CNT_MAX_BINARY := "00110011";
           when   52  =>  SH_CNT_MAX_BINARY := "00110100";
           when   53  =>  SH_CNT_MAX_BINARY := "00110101";
           when   54  =>  SH_CNT_MAX_BINARY := "00110110";
           when   55  =>  SH_CNT_MAX_BINARY := "00110111";
           when   56  =>  SH_CNT_MAX_BINARY := "00111000";
           when   57  =>  SH_CNT_MAX_BINARY := "00111001";
           when   58  =>  SH_CNT_MAX_BINARY := "00111010";
           when   59  =>  SH_CNT_MAX_BINARY := "00111011";
           when   60  =>  SH_CNT_MAX_BINARY := "00111100";
           when   61  =>  SH_CNT_MAX_BINARY := "00111101";
           when   62  =>  SH_CNT_MAX_BINARY := "00111110";
           when   63  =>  SH_CNT_MAX_BINARY := "00111111";
           when   64  =>  SH_CNT_MAX_BINARY := "01000000";
           when   65  =>  SH_CNT_MAX_BINARY := "01000001";
           when   66  =>  SH_CNT_MAX_BINARY := "01000010";
           when   67  =>  SH_CNT_MAX_BINARY := "01000011";
           when   68  =>  SH_CNT_MAX_BINARY := "01000100";
           when   69  =>  SH_CNT_MAX_BINARY := "01000101";
           when   70  =>  SH_CNT_MAX_BINARY := "01000110";
           when   71  =>  SH_CNT_MAX_BINARY := "01000111";
           when   72  =>  SH_CNT_MAX_BINARY := "01001000";
           when   73  =>  SH_CNT_MAX_BINARY := "01001001";
           when   74  =>  SH_CNT_MAX_BINARY := "01001010";
           when   75  =>  SH_CNT_MAX_BINARY := "01001011";
           when   76  =>  SH_CNT_MAX_BINARY := "01001100";
           when   77  =>  SH_CNT_MAX_BINARY := "01001101";
           when   78  =>  SH_CNT_MAX_BINARY := "01001110";
           when   79  =>  SH_CNT_MAX_BINARY := "01001111";
           when   80  =>  SH_CNT_MAX_BINARY := "01010000";
           when   81  =>  SH_CNT_MAX_BINARY := "01010001";
           when   82  =>  SH_CNT_MAX_BINARY := "01010010";
           when   83  =>  SH_CNT_MAX_BINARY := "01010011";
           when   84  =>  SH_CNT_MAX_BINARY := "01010100";
           when   85  =>  SH_CNT_MAX_BINARY := "01010101";
           when   86  =>  SH_CNT_MAX_BINARY := "01010110";
           when   87  =>  SH_CNT_MAX_BINARY := "01010111";
           when   88  =>  SH_CNT_MAX_BINARY := "01011000";
           when   89  =>  SH_CNT_MAX_BINARY := "01011001";
           when   90  =>  SH_CNT_MAX_BINARY := "01011010";
           when   91  =>  SH_CNT_MAX_BINARY := "01011011";
           when   92  =>  SH_CNT_MAX_BINARY := "01011100";
           when   93  =>  SH_CNT_MAX_BINARY := "01011101";
           when   94  =>  SH_CNT_MAX_BINARY := "01011110";
           when   95  =>  SH_CNT_MAX_BINARY := "01011111";
           when   96  =>  SH_CNT_MAX_BINARY := "01100000";
           when   97  =>  SH_CNT_MAX_BINARY := "01100001";
           when   98  =>  SH_CNT_MAX_BINARY := "01100010";
           when   99  =>  SH_CNT_MAX_BINARY := "01100011";
           when   100  =>  SH_CNT_MAX_BINARY := "01100100";
           when   101  =>  SH_CNT_MAX_BINARY := "01100101";
           when   102  =>  SH_CNT_MAX_BINARY := "01100110";
           when   103  =>  SH_CNT_MAX_BINARY := "01100111";
           when   104  =>  SH_CNT_MAX_BINARY := "01101000";
           when   105  =>  SH_CNT_MAX_BINARY := "01101001";
           when   106  =>  SH_CNT_MAX_BINARY := "01101010";
           when   107  =>  SH_CNT_MAX_BINARY := "01101011";
           when   108  =>  SH_CNT_MAX_BINARY := "01101100";
           when   109  =>  SH_CNT_MAX_BINARY := "01101101";
           when   110  =>  SH_CNT_MAX_BINARY := "01101110";
           when   111  =>  SH_CNT_MAX_BINARY := "01101111";
           when   112  =>  SH_CNT_MAX_BINARY := "01110000";
           when   113  =>  SH_CNT_MAX_BINARY := "01110001";
           when   114  =>  SH_CNT_MAX_BINARY := "01110010";
           when   115  =>  SH_CNT_MAX_BINARY := "01110011";
           when   116  =>  SH_CNT_MAX_BINARY := "01110100";
           when   117  =>  SH_CNT_MAX_BINARY := "01110101";
           when   118  =>  SH_CNT_MAX_BINARY := "01110110";
           when   119  =>  SH_CNT_MAX_BINARY := "01110111";
           when   120  =>  SH_CNT_MAX_BINARY := "01111000";
           when   121  =>  SH_CNT_MAX_BINARY := "01111001";
           when   122  =>  SH_CNT_MAX_BINARY := "01111010";
           when   123  =>  SH_CNT_MAX_BINARY := "01111011";
           when   124  =>  SH_CNT_MAX_BINARY := "01111100";
           when   125  =>  SH_CNT_MAX_BINARY := "01111101";
           when   126  =>  SH_CNT_MAX_BINARY := "01111110";
           when   127  =>  SH_CNT_MAX_BINARY := "01111111";
           when   128  =>  SH_CNT_MAX_BINARY := "10000000";
           when   129  =>  SH_CNT_MAX_BINARY := "10000001";
           when   130  =>  SH_CNT_MAX_BINARY := "10000010";
           when   131  =>  SH_CNT_MAX_BINARY := "10000011";
           when   132  =>  SH_CNT_MAX_BINARY := "10000100";
           when   133  =>  SH_CNT_MAX_BINARY := "10000101";
           when   134  =>  SH_CNT_MAX_BINARY := "10000110";
           when   135  =>  SH_CNT_MAX_BINARY := "10000111";
           when   136  =>  SH_CNT_MAX_BINARY := "10001000";
           when   137  =>  SH_CNT_MAX_BINARY := "10001001";
           when   138  =>  SH_CNT_MAX_BINARY := "10001010";
           when   139  =>  SH_CNT_MAX_BINARY := "10001011";
           when   140  =>  SH_CNT_MAX_BINARY := "10001100";
           when   141  =>  SH_CNT_MAX_BINARY := "10001101";
           when   142  =>  SH_CNT_MAX_BINARY := "10001110";
           when   143  =>  SH_CNT_MAX_BINARY := "10001111";
           when   144  =>  SH_CNT_MAX_BINARY := "10010000";
           when   145  =>  SH_CNT_MAX_BINARY := "10010001";
           when   146  =>  SH_CNT_MAX_BINARY := "10010010";
           when   147  =>  SH_CNT_MAX_BINARY := "10010011";
           when   148  =>  SH_CNT_MAX_BINARY := "10010100";
           when   149  =>  SH_CNT_MAX_BINARY := "10010101";
           when   150  =>  SH_CNT_MAX_BINARY := "10010110";
           when   151  =>  SH_CNT_MAX_BINARY := "10010111";
           when   152  =>  SH_CNT_MAX_BINARY := "10011000";
           when   153  =>  SH_CNT_MAX_BINARY := "10011001";
           when   154  =>  SH_CNT_MAX_BINARY := "10011010";
           when   155  =>  SH_CNT_MAX_BINARY := "10011011";
           when   156  =>  SH_CNT_MAX_BINARY := "10011100";
           when   157  =>  SH_CNT_MAX_BINARY := "10011101";
           when   158  =>  SH_CNT_MAX_BINARY := "10011110";
           when   159  =>  SH_CNT_MAX_BINARY := "10011111";
           when   160  =>  SH_CNT_MAX_BINARY := "10100000";
           when   161  =>  SH_CNT_MAX_BINARY := "10100001";
           when   162  =>  SH_CNT_MAX_BINARY := "10100010";
           when   163  =>  SH_CNT_MAX_BINARY := "10100011";
           when   164  =>  SH_CNT_MAX_BINARY := "10100100";
           when   165  =>  SH_CNT_MAX_BINARY := "10100101";
           when   166  =>  SH_CNT_MAX_BINARY := "10100110";
           when   167  =>  SH_CNT_MAX_BINARY := "10100111";
           when   168  =>  SH_CNT_MAX_BINARY := "10101000";
           when   169  =>  SH_CNT_MAX_BINARY := "10101001";
           when   170  =>  SH_CNT_MAX_BINARY := "10101010";
           when   171  =>  SH_CNT_MAX_BINARY := "10101011";
           when   172  =>  SH_CNT_MAX_BINARY := "10101100";
           when   173  =>  SH_CNT_MAX_BINARY := "10101101";
           when   174  =>  SH_CNT_MAX_BINARY := "10101110";
           when   175  =>  SH_CNT_MAX_BINARY := "10101111";
           when   176  =>  SH_CNT_MAX_BINARY := "10110000";
           when   177  =>  SH_CNT_MAX_BINARY := "10110001";
           when   178  =>  SH_CNT_MAX_BINARY := "10110010";
           when   179  =>  SH_CNT_MAX_BINARY := "10110011";
           when   180  =>  SH_CNT_MAX_BINARY := "10110100";
           when   181  =>  SH_CNT_MAX_BINARY := "10110101";
           when   182  =>  SH_CNT_MAX_BINARY := "10110110";
           when   183  =>  SH_CNT_MAX_BINARY := "10110111";
           when   184  =>  SH_CNT_MAX_BINARY := "10111000";
           when   185  =>  SH_CNT_MAX_BINARY := "10111001";
           when   186  =>  SH_CNT_MAX_BINARY := "10111010";
           when   187  =>  SH_CNT_MAX_BINARY := "10111011";
           when   188  =>  SH_CNT_MAX_BINARY := "10111100";
           when   189  =>  SH_CNT_MAX_BINARY := "10111101";
           when   190  =>  SH_CNT_MAX_BINARY := "10111110";
           when   191  =>  SH_CNT_MAX_BINARY := "10111111";
           when   192  =>  SH_CNT_MAX_BINARY := "11000000";
           when   193  =>  SH_CNT_MAX_BINARY := "11000001";
           when   194  =>  SH_CNT_MAX_BINARY := "11000010";
           when   195  =>  SH_CNT_MAX_BINARY := "11000011";
           when   196  =>  SH_CNT_MAX_BINARY := "11000100";
           when   197  =>  SH_CNT_MAX_BINARY := "11000101";
           when   198  =>  SH_CNT_MAX_BINARY := "11000110";
           when   199  =>  SH_CNT_MAX_BINARY := "11000111";
           when   200  =>  SH_CNT_MAX_BINARY := "11001000";
           when   201  =>  SH_CNT_MAX_BINARY := "11001001";
           when   202  =>  SH_CNT_MAX_BINARY := "11001010";
           when   203  =>  SH_CNT_MAX_BINARY := "11001011";
           when   204  =>  SH_CNT_MAX_BINARY := "11001100";
           when   205  =>  SH_CNT_MAX_BINARY := "11001101";
           when   206  =>  SH_CNT_MAX_BINARY := "11001110";
           when   207  =>  SH_CNT_MAX_BINARY := "11001111";
           when   208  =>  SH_CNT_MAX_BINARY := "11010000";
           when   209  =>  SH_CNT_MAX_BINARY := "11010001";
           when   210  =>  SH_CNT_MAX_BINARY := "11010010";
           when   211  =>  SH_CNT_MAX_BINARY := "11010011";
           when   212  =>  SH_CNT_MAX_BINARY := "11010100";
           when   213  =>  SH_CNT_MAX_BINARY := "11010101";
           when   214  =>  SH_CNT_MAX_BINARY := "11010110";
           when   215  =>  SH_CNT_MAX_BINARY := "11010111";
           when   216  =>  SH_CNT_MAX_BINARY := "11011000";
           when   217  =>  SH_CNT_MAX_BINARY := "11011001";
           when   218  =>  SH_CNT_MAX_BINARY := "11011010";
           when   219  =>  SH_CNT_MAX_BINARY := "11011011";
           when   220  =>  SH_CNT_MAX_BINARY := "11011100";
           when   221  =>  SH_CNT_MAX_BINARY := "11011101";
           when   222  =>  SH_CNT_MAX_BINARY := "11011110";
           when   223  =>  SH_CNT_MAX_BINARY := "11011111";
           when   224  =>  SH_CNT_MAX_BINARY := "11100000";
           when   225  =>  SH_CNT_MAX_BINARY := "11100001";
           when   226  =>  SH_CNT_MAX_BINARY := "11100010";
           when   227  =>  SH_CNT_MAX_BINARY := "11100011";
           when   228  =>  SH_CNT_MAX_BINARY := "11100100";
           when   229  =>  SH_CNT_MAX_BINARY := "11100101";
           when   230  =>  SH_CNT_MAX_BINARY := "11100110";
           when   231  =>  SH_CNT_MAX_BINARY := "11100111";
           when   232  =>  SH_CNT_MAX_BINARY := "11101000";
           when   233  =>  SH_CNT_MAX_BINARY := "11101001";
           when   234  =>  SH_CNT_MAX_BINARY := "11101010";
           when   235  =>  SH_CNT_MAX_BINARY := "11101011";
           when   236  =>  SH_CNT_MAX_BINARY := "11101100";
           when   237  =>  SH_CNT_MAX_BINARY := "11101101";
           when   238  =>  SH_CNT_MAX_BINARY := "11101110";
           when   239  =>  SH_CNT_MAX_BINARY := "11101111";
           when   240  =>  SH_CNT_MAX_BINARY := "11110000";
           when   241  =>  SH_CNT_MAX_BINARY := "11110001";
           when   242  =>  SH_CNT_MAX_BINARY := "11110010";
           when   243  =>  SH_CNT_MAX_BINARY := "11110011";
           when   244  =>  SH_CNT_MAX_BINARY := "11110100";
           when   245  =>  SH_CNT_MAX_BINARY := "11110101";
           when   246  =>  SH_CNT_MAX_BINARY := "11110110";
           when   247  =>  SH_CNT_MAX_BINARY := "11110111";
           when   248  =>  SH_CNT_MAX_BINARY := "11111000";
           when   249  =>  SH_CNT_MAX_BINARY := "11111001";
           when   250  =>  SH_CNT_MAX_BINARY := "11111010";
           when   251  =>  SH_CNT_MAX_BINARY := "11111011";
           when   252  =>  SH_CNT_MAX_BINARY := "11111100";
           when   253  =>  SH_CNT_MAX_BINARY := "11111101";
           when   254  =>  SH_CNT_MAX_BINARY := "11111110";
           when   255  =>  SH_CNT_MAX_BINARY := "11111111";
           when others  =>  assert FALSE report "Error : SH_CNT_MAX is not in range 0...255." severity error;
       end case;
       case SH_INVALID_CNT_MAX is
           when   0  =>  SH_INVALID_CNT_MAX_BINARY := "00000000";
           when   1  =>  SH_INVALID_CNT_MAX_BINARY := "00000001";
           when   2  =>  SH_INVALID_CNT_MAX_BINARY := "00000010";
           when   3  =>  SH_INVALID_CNT_MAX_BINARY := "00000011";
           when   4  =>  SH_INVALID_CNT_MAX_BINARY := "00000100";
           when   5  =>  SH_INVALID_CNT_MAX_BINARY := "00000101";
           when   6  =>  SH_INVALID_CNT_MAX_BINARY := "00000110";
           when   7  =>  SH_INVALID_CNT_MAX_BINARY := "00000111";
           when   8  =>  SH_INVALID_CNT_MAX_BINARY := "00001000";
           when   9  =>  SH_INVALID_CNT_MAX_BINARY := "00001001";
           when   10  =>  SH_INVALID_CNT_MAX_BINARY := "00001010";
           when   11  =>  SH_INVALID_CNT_MAX_BINARY := "00001011";
           when   12  =>  SH_INVALID_CNT_MAX_BINARY := "00001100";
           when   13  =>  SH_INVALID_CNT_MAX_BINARY := "00001101";
           when   14  =>  SH_INVALID_CNT_MAX_BINARY := "00001110";
           when   15  =>  SH_INVALID_CNT_MAX_BINARY := "00001111";
           when   16  =>  SH_INVALID_CNT_MAX_BINARY := "00010000";
           when   17  =>  SH_INVALID_CNT_MAX_BINARY := "00010001";
           when   18  =>  SH_INVALID_CNT_MAX_BINARY := "00010010";
           when   19  =>  SH_INVALID_CNT_MAX_BINARY := "00010011";
           when   20  =>  SH_INVALID_CNT_MAX_BINARY := "00010100";
           when   21  =>  SH_INVALID_CNT_MAX_BINARY := "00010101";
           when   22  =>  SH_INVALID_CNT_MAX_BINARY := "00010110";
           when   23  =>  SH_INVALID_CNT_MAX_BINARY := "00010111";
           when   24  =>  SH_INVALID_CNT_MAX_BINARY := "00011000";
           when   25  =>  SH_INVALID_CNT_MAX_BINARY := "00011001";
           when   26  =>  SH_INVALID_CNT_MAX_BINARY := "00011010";
           when   27  =>  SH_INVALID_CNT_MAX_BINARY := "00011011";
           when   28  =>  SH_INVALID_CNT_MAX_BINARY := "00011100";
           when   29  =>  SH_INVALID_CNT_MAX_BINARY := "00011101";
           when   30  =>  SH_INVALID_CNT_MAX_BINARY := "00011110";
           when   31  =>  SH_INVALID_CNT_MAX_BINARY := "00011111";
           when   32  =>  SH_INVALID_CNT_MAX_BINARY := "00100000";
           when   33  =>  SH_INVALID_CNT_MAX_BINARY := "00100001";
           when   34  =>  SH_INVALID_CNT_MAX_BINARY := "00100010";
           when   35  =>  SH_INVALID_CNT_MAX_BINARY := "00100011";
           when   36  =>  SH_INVALID_CNT_MAX_BINARY := "00100100";
           when   37  =>  SH_INVALID_CNT_MAX_BINARY := "00100101";
           when   38  =>  SH_INVALID_CNT_MAX_BINARY := "00100110";
           when   39  =>  SH_INVALID_CNT_MAX_BINARY := "00100111";
           when   40  =>  SH_INVALID_CNT_MAX_BINARY := "00101000";
           when   41  =>  SH_INVALID_CNT_MAX_BINARY := "00101001";
           when   42  =>  SH_INVALID_CNT_MAX_BINARY := "00101010";
           when   43  =>  SH_INVALID_CNT_MAX_BINARY := "00101011";
           when   44  =>  SH_INVALID_CNT_MAX_BINARY := "00101100";
           when   45  =>  SH_INVALID_CNT_MAX_BINARY := "00101101";
           when   46  =>  SH_INVALID_CNT_MAX_BINARY := "00101110";
           when   47  =>  SH_INVALID_CNT_MAX_BINARY := "00101111";
           when   48  =>  SH_INVALID_CNT_MAX_BINARY := "00110000";
           when   49  =>  SH_INVALID_CNT_MAX_BINARY := "00110001";
           when   50  =>  SH_INVALID_CNT_MAX_BINARY := "00110010";
           when   51  =>  SH_INVALID_CNT_MAX_BINARY := "00110011";
           when   52  =>  SH_INVALID_CNT_MAX_BINARY := "00110100";
           when   53  =>  SH_INVALID_CNT_MAX_BINARY := "00110101";
           when   54  =>  SH_INVALID_CNT_MAX_BINARY := "00110110";
           when   55  =>  SH_INVALID_CNT_MAX_BINARY := "00110111";
           when   56  =>  SH_INVALID_CNT_MAX_BINARY := "00111000";
           when   57  =>  SH_INVALID_CNT_MAX_BINARY := "00111001";
           when   58  =>  SH_INVALID_CNT_MAX_BINARY := "00111010";
           when   59  =>  SH_INVALID_CNT_MAX_BINARY := "00111011";
           when   60  =>  SH_INVALID_CNT_MAX_BINARY := "00111100";
           when   61  =>  SH_INVALID_CNT_MAX_BINARY := "00111101";
           when   62  =>  SH_INVALID_CNT_MAX_BINARY := "00111110";
           when   63  =>  SH_INVALID_CNT_MAX_BINARY := "00111111";
           when   64  =>  SH_INVALID_CNT_MAX_BINARY := "01000000";
           when   65  =>  SH_INVALID_CNT_MAX_BINARY := "01000001";
           when   66  =>  SH_INVALID_CNT_MAX_BINARY := "01000010";
           when   67  =>  SH_INVALID_CNT_MAX_BINARY := "01000011";
           when   68  =>  SH_INVALID_CNT_MAX_BINARY := "01000100";
           when   69  =>  SH_INVALID_CNT_MAX_BINARY := "01000101";
           when   70  =>  SH_INVALID_CNT_MAX_BINARY := "01000110";
           when   71  =>  SH_INVALID_CNT_MAX_BINARY := "01000111";
           when   72  =>  SH_INVALID_CNT_MAX_BINARY := "01001000";
           when   73  =>  SH_INVALID_CNT_MAX_BINARY := "01001001";
           when   74  =>  SH_INVALID_CNT_MAX_BINARY := "01001010";
           when   75  =>  SH_INVALID_CNT_MAX_BINARY := "01001011";
           when   76  =>  SH_INVALID_CNT_MAX_BINARY := "01001100";
           when   77  =>  SH_INVALID_CNT_MAX_BINARY := "01001101";
           when   78  =>  SH_INVALID_CNT_MAX_BINARY := "01001110";
           when   79  =>  SH_INVALID_CNT_MAX_BINARY := "01001111";
           when   80  =>  SH_INVALID_CNT_MAX_BINARY := "01010000";
           when   81  =>  SH_INVALID_CNT_MAX_BINARY := "01010001";
           when   82  =>  SH_INVALID_CNT_MAX_BINARY := "01010010";
           when   83  =>  SH_INVALID_CNT_MAX_BINARY := "01010011";
           when   84  =>  SH_INVALID_CNT_MAX_BINARY := "01010100";
           when   85  =>  SH_INVALID_CNT_MAX_BINARY := "01010101";
           when   86  =>  SH_INVALID_CNT_MAX_BINARY := "01010110";
           when   87  =>  SH_INVALID_CNT_MAX_BINARY := "01010111";
           when   88  =>  SH_INVALID_CNT_MAX_BINARY := "01011000";
           when   89  =>  SH_INVALID_CNT_MAX_BINARY := "01011001";
           when   90  =>  SH_INVALID_CNT_MAX_BINARY := "01011010";
           when   91  =>  SH_INVALID_CNT_MAX_BINARY := "01011011";
           when   92  =>  SH_INVALID_CNT_MAX_BINARY := "01011100";
           when   93  =>  SH_INVALID_CNT_MAX_BINARY := "01011101";
           when   94  =>  SH_INVALID_CNT_MAX_BINARY := "01011110";
           when   95  =>  SH_INVALID_CNT_MAX_BINARY := "01011111";
           when   96  =>  SH_INVALID_CNT_MAX_BINARY := "01100000";
           when   97  =>  SH_INVALID_CNT_MAX_BINARY := "01100001";
           when   98  =>  SH_INVALID_CNT_MAX_BINARY := "01100010";
           when   99  =>  SH_INVALID_CNT_MAX_BINARY := "01100011";
           when   100  =>  SH_INVALID_CNT_MAX_BINARY := "01100100";
           when   101  =>  SH_INVALID_CNT_MAX_BINARY := "01100101";
           when   102  =>  SH_INVALID_CNT_MAX_BINARY := "01100110";
           when   103  =>  SH_INVALID_CNT_MAX_BINARY := "01100111";
           when   104  =>  SH_INVALID_CNT_MAX_BINARY := "01101000";
           when   105  =>  SH_INVALID_CNT_MAX_BINARY := "01101001";
           when   106  =>  SH_INVALID_CNT_MAX_BINARY := "01101010";
           when   107  =>  SH_INVALID_CNT_MAX_BINARY := "01101011";
           when   108  =>  SH_INVALID_CNT_MAX_BINARY := "01101100";
           when   109  =>  SH_INVALID_CNT_MAX_BINARY := "01101101";
           when   110  =>  SH_INVALID_CNT_MAX_BINARY := "01101110";
           when   111  =>  SH_INVALID_CNT_MAX_BINARY := "01101111";
           when   112  =>  SH_INVALID_CNT_MAX_BINARY := "01110000";
           when   113  =>  SH_INVALID_CNT_MAX_BINARY := "01110001";
           when   114  =>  SH_INVALID_CNT_MAX_BINARY := "01110010";
           when   115  =>  SH_INVALID_CNT_MAX_BINARY := "01110011";
           when   116  =>  SH_INVALID_CNT_MAX_BINARY := "01110100";
           when   117  =>  SH_INVALID_CNT_MAX_BINARY := "01110101";
           when   118  =>  SH_INVALID_CNT_MAX_BINARY := "01110110";
           when   119  =>  SH_INVALID_CNT_MAX_BINARY := "01110111";
           when   120  =>  SH_INVALID_CNT_MAX_BINARY := "01111000";
           when   121  =>  SH_INVALID_CNT_MAX_BINARY := "01111001";
           when   122  =>  SH_INVALID_CNT_MAX_BINARY := "01111010";
           when   123  =>  SH_INVALID_CNT_MAX_BINARY := "01111011";
           when   124  =>  SH_INVALID_CNT_MAX_BINARY := "01111100";
           when   125  =>  SH_INVALID_CNT_MAX_BINARY := "01111101";
           when   126  =>  SH_INVALID_CNT_MAX_BINARY := "01111110";
           when   127  =>  SH_INVALID_CNT_MAX_BINARY := "01111111";
           when   128  =>  SH_INVALID_CNT_MAX_BINARY := "10000000";
           when   129  =>  SH_INVALID_CNT_MAX_BINARY := "10000001";
           when   130  =>  SH_INVALID_CNT_MAX_BINARY := "10000010";
           when   131  =>  SH_INVALID_CNT_MAX_BINARY := "10000011";
           when   132  =>  SH_INVALID_CNT_MAX_BINARY := "10000100";
           when   133  =>  SH_INVALID_CNT_MAX_BINARY := "10000101";
           when   134  =>  SH_INVALID_CNT_MAX_BINARY := "10000110";
           when   135  =>  SH_INVALID_CNT_MAX_BINARY := "10000111";
           when   136  =>  SH_INVALID_CNT_MAX_BINARY := "10001000";
           when   137  =>  SH_INVALID_CNT_MAX_BINARY := "10001001";
           when   138  =>  SH_INVALID_CNT_MAX_BINARY := "10001010";
           when   139  =>  SH_INVALID_CNT_MAX_BINARY := "10001011";
           when   140  =>  SH_INVALID_CNT_MAX_BINARY := "10001100";
           when   141  =>  SH_INVALID_CNT_MAX_BINARY := "10001101";
           when   142  =>  SH_INVALID_CNT_MAX_BINARY := "10001110";
           when   143  =>  SH_INVALID_CNT_MAX_BINARY := "10001111";
           when   144  =>  SH_INVALID_CNT_MAX_BINARY := "10010000";
           when   145  =>  SH_INVALID_CNT_MAX_BINARY := "10010001";
           when   146  =>  SH_INVALID_CNT_MAX_BINARY := "10010010";
           when   147  =>  SH_INVALID_CNT_MAX_BINARY := "10010011";
           when   148  =>  SH_INVALID_CNT_MAX_BINARY := "10010100";
           when   149  =>  SH_INVALID_CNT_MAX_BINARY := "10010101";
           when   150  =>  SH_INVALID_CNT_MAX_BINARY := "10010110";
           when   151  =>  SH_INVALID_CNT_MAX_BINARY := "10010111";
           when   152  =>  SH_INVALID_CNT_MAX_BINARY := "10011000";
           when   153  =>  SH_INVALID_CNT_MAX_BINARY := "10011001";
           when   154  =>  SH_INVALID_CNT_MAX_BINARY := "10011010";
           when   155  =>  SH_INVALID_CNT_MAX_BINARY := "10011011";
           when   156  =>  SH_INVALID_CNT_MAX_BINARY := "10011100";
           when   157  =>  SH_INVALID_CNT_MAX_BINARY := "10011101";
           when   158  =>  SH_INVALID_CNT_MAX_BINARY := "10011110";
           when   159  =>  SH_INVALID_CNT_MAX_BINARY := "10011111";
           when   160  =>  SH_INVALID_CNT_MAX_BINARY := "10100000";
           when   161  =>  SH_INVALID_CNT_MAX_BINARY := "10100001";
           when   162  =>  SH_INVALID_CNT_MAX_BINARY := "10100010";
           when   163  =>  SH_INVALID_CNT_MAX_BINARY := "10100011";
           when   164  =>  SH_INVALID_CNT_MAX_BINARY := "10100100";
           when   165  =>  SH_INVALID_CNT_MAX_BINARY := "10100101";
           when   166  =>  SH_INVALID_CNT_MAX_BINARY := "10100110";
           when   167  =>  SH_INVALID_CNT_MAX_BINARY := "10100111";
           when   168  =>  SH_INVALID_CNT_MAX_BINARY := "10101000";
           when   169  =>  SH_INVALID_CNT_MAX_BINARY := "10101001";
           when   170  =>  SH_INVALID_CNT_MAX_BINARY := "10101010";
           when   171  =>  SH_INVALID_CNT_MAX_BINARY := "10101011";
           when   172  =>  SH_INVALID_CNT_MAX_BINARY := "10101100";
           when   173  =>  SH_INVALID_CNT_MAX_BINARY := "10101101";
           when   174  =>  SH_INVALID_CNT_MAX_BINARY := "10101110";
           when   175  =>  SH_INVALID_CNT_MAX_BINARY := "10101111";
           when   176  =>  SH_INVALID_CNT_MAX_BINARY := "10110000";
           when   177  =>  SH_INVALID_CNT_MAX_BINARY := "10110001";
           when   178  =>  SH_INVALID_CNT_MAX_BINARY := "10110010";
           when   179  =>  SH_INVALID_CNT_MAX_BINARY := "10110011";
           when   180  =>  SH_INVALID_CNT_MAX_BINARY := "10110100";
           when   181  =>  SH_INVALID_CNT_MAX_BINARY := "10110101";
           when   182  =>  SH_INVALID_CNT_MAX_BINARY := "10110110";
           when   183  =>  SH_INVALID_CNT_MAX_BINARY := "10110111";
           when   184  =>  SH_INVALID_CNT_MAX_BINARY := "10111000";
           when   185  =>  SH_INVALID_CNT_MAX_BINARY := "10111001";
           when   186  =>  SH_INVALID_CNT_MAX_BINARY := "10111010";
           when   187  =>  SH_INVALID_CNT_MAX_BINARY := "10111011";
           when   188  =>  SH_INVALID_CNT_MAX_BINARY := "10111100";
           when   189  =>  SH_INVALID_CNT_MAX_BINARY := "10111101";
           when   190  =>  SH_INVALID_CNT_MAX_BINARY := "10111110";
           when   191  =>  SH_INVALID_CNT_MAX_BINARY := "10111111";
           when   192  =>  SH_INVALID_CNT_MAX_BINARY := "11000000";
           when   193  =>  SH_INVALID_CNT_MAX_BINARY := "11000001";
           when   194  =>  SH_INVALID_CNT_MAX_BINARY := "11000010";
           when   195  =>  SH_INVALID_CNT_MAX_BINARY := "11000011";
           when   196  =>  SH_INVALID_CNT_MAX_BINARY := "11000100";
           when   197  =>  SH_INVALID_CNT_MAX_BINARY := "11000101";
           when   198  =>  SH_INVALID_CNT_MAX_BINARY := "11000110";
           when   199  =>  SH_INVALID_CNT_MAX_BINARY := "11000111";
           when   200  =>  SH_INVALID_CNT_MAX_BINARY := "11001000";
           when   201  =>  SH_INVALID_CNT_MAX_BINARY := "11001001";
           when   202  =>  SH_INVALID_CNT_MAX_BINARY := "11001010";
           when   203  =>  SH_INVALID_CNT_MAX_BINARY := "11001011";
           when   204  =>  SH_INVALID_CNT_MAX_BINARY := "11001100";
           when   205  =>  SH_INVALID_CNT_MAX_BINARY := "11001101";
           when   206  =>  SH_INVALID_CNT_MAX_BINARY := "11001110";
           when   207  =>  SH_INVALID_CNT_MAX_BINARY := "11001111";
           when   208  =>  SH_INVALID_CNT_MAX_BINARY := "11010000";
           when   209  =>  SH_INVALID_CNT_MAX_BINARY := "11010001";
           when   210  =>  SH_INVALID_CNT_MAX_BINARY := "11010010";
           when   211  =>  SH_INVALID_CNT_MAX_BINARY := "11010011";
           when   212  =>  SH_INVALID_CNT_MAX_BINARY := "11010100";
           when   213  =>  SH_INVALID_CNT_MAX_BINARY := "11010101";
           when   214  =>  SH_INVALID_CNT_MAX_BINARY := "11010110";
           when   215  =>  SH_INVALID_CNT_MAX_BINARY := "11010111";
           when   216  =>  SH_INVALID_CNT_MAX_BINARY := "11011000";
           when   217  =>  SH_INVALID_CNT_MAX_BINARY := "11011001";
           when   218  =>  SH_INVALID_CNT_MAX_BINARY := "11011010";
           when   219  =>  SH_INVALID_CNT_MAX_BINARY := "11011011";
           when   220  =>  SH_INVALID_CNT_MAX_BINARY := "11011100";
           when   221  =>  SH_INVALID_CNT_MAX_BINARY := "11011101";
           when   222  =>  SH_INVALID_CNT_MAX_BINARY := "11011110";
           when   223  =>  SH_INVALID_CNT_MAX_BINARY := "11011111";
           when   224  =>  SH_INVALID_CNT_MAX_BINARY := "11100000";
           when   225  =>  SH_INVALID_CNT_MAX_BINARY := "11100001";
           when   226  =>  SH_INVALID_CNT_MAX_BINARY := "11100010";
           when   227  =>  SH_INVALID_CNT_MAX_BINARY := "11100011";
           when   228  =>  SH_INVALID_CNT_MAX_BINARY := "11100100";
           when   229  =>  SH_INVALID_CNT_MAX_BINARY := "11100101";
           when   230  =>  SH_INVALID_CNT_MAX_BINARY := "11100110";
           when   231  =>  SH_INVALID_CNT_MAX_BINARY := "11100111";
           when   232  =>  SH_INVALID_CNT_MAX_BINARY := "11101000";
           when   233  =>  SH_INVALID_CNT_MAX_BINARY := "11101001";
           when   234  =>  SH_INVALID_CNT_MAX_BINARY := "11101010";
           when   235  =>  SH_INVALID_CNT_MAX_BINARY := "11101011";
           when   236  =>  SH_INVALID_CNT_MAX_BINARY := "11101100";
           when   237  =>  SH_INVALID_CNT_MAX_BINARY := "11101101";
           when   238  =>  SH_INVALID_CNT_MAX_BINARY := "11101110";
           when   239  =>  SH_INVALID_CNT_MAX_BINARY := "11101111";
           when   240  =>  SH_INVALID_CNT_MAX_BINARY := "11110000";
           when   241  =>  SH_INVALID_CNT_MAX_BINARY := "11110001";
           when   242  =>  SH_INVALID_CNT_MAX_BINARY := "11110010";
           when   243  =>  SH_INVALID_CNT_MAX_BINARY := "11110011";
           when   244  =>  SH_INVALID_CNT_MAX_BINARY := "11110100";
           when   245  =>  SH_INVALID_CNT_MAX_BINARY := "11110101";
           when   246  =>  SH_INVALID_CNT_MAX_BINARY := "11110110";
           when   247  =>  SH_INVALID_CNT_MAX_BINARY := "11110111";
           when   248  =>  SH_INVALID_CNT_MAX_BINARY := "11111000";
           when   249  =>  SH_INVALID_CNT_MAX_BINARY := "11111001";
           when   250  =>  SH_INVALID_CNT_MAX_BINARY := "11111010";
           when   251  =>  SH_INVALID_CNT_MAX_BINARY := "11111011";
           when   252  =>  SH_INVALID_CNT_MAX_BINARY := "11111100";
           when   253  =>  SH_INVALID_CNT_MAX_BINARY := "11111101";
           when   254  =>  SH_INVALID_CNT_MAX_BINARY := "11111110";
           when   255  =>  SH_INVALID_CNT_MAX_BINARY := "11111111";
           when others  =>  assert FALSE report "Error : SH_INVALID_CNT_MAX is not in range 0...255." severity error;
       end case;
       case ALIGN_COMMA_WORD is
           when   1  =>  ALIGN_COMMA_WORD_BINARY := "00";
           when   2  =>  ALIGN_COMMA_WORD_BINARY := "01";
           when   4  =>  ALIGN_COMMA_WORD_BINARY := "10";
           when others  =>  assert FALSE report "Error : ALIGN_COMMA_WORD is not in 1, 2, 4." severity error;
       end case;
       case DEC_MCOMMA_DETECT is
           when FALSE   =>  DEC_MCOMMA_DETECT_BINARY := '0';
           when TRUE    =>  DEC_MCOMMA_DETECT_BINARY := '1';
           when others  =>  assert FALSE report "Error : DEC_MCOMMA_DETECT is neither TRUE nor FALSE." severity error;
       end case;
       case DEC_PCOMMA_DETECT is
           when FALSE   =>  DEC_PCOMMA_DETECT_BINARY := '0';
           when TRUE    =>  DEC_PCOMMA_DETECT_BINARY := '1';
           when others  =>  assert FALSE report "Error : DEC_PCOMMA_DETECT is neither TRUE nor FALSE." severity error;
       end case;
       case DEC_VALID_COMMA_ONLY is
           when FALSE   =>  DEC_VALID_COMMA_ONLY_BINARY := '0';
           when TRUE    =>  DEC_VALID_COMMA_ONLY_BINARY := '1';
           when others  =>  assert FALSE report "Error : DEC_VALID_COMMA_ONLY is neither TRUE nor FALSE." severity error;
       end case;
       case MCOMMA_DETECT is
           when FALSE   =>  MCOMMA_DETECT_BINARY := '0';
           when TRUE    =>  MCOMMA_DETECT_BINARY := '1';
           when others  =>  assert FALSE report "Error : MCOMMA_DETECT is neither TRUE nor FALSE." severity error;
       end case;
       case PCOMMA_DETECT is
           when FALSE   =>  PCOMMA_DETECT_BINARY := '0';
           when TRUE    =>  PCOMMA_DETECT_BINARY := '1';
           when others  =>  assert FALSE report "Error : PCOMMA_DETECT is neither TRUE nor FALSE." severity error;
       end case;
       case COMMA32 is
           when FALSE   =>  COMMA32_BINARY := '0';
           when TRUE    =>  COMMA32_BINARY := '1';
           when others  =>  assert FALSE report "Error : COMMA32 is neither TRUE nor FALSE." severity error;
       end case;
       case RXUSRDIVISOR is
           when   1  =>  RXUSRDIVISOR_BINARY := "00001";
           when   2  =>  RXUSRDIVISOR_BINARY := "00010";
           when   4  =>  RXUSRDIVISOR_BINARY := "00100";
           when   8  =>  RXUSRDIVISOR_BINARY := "01000";
           when   16  =>  RXUSRDIVISOR_BINARY := "10000";
           when others  =>  assert FALSE report "Error : RXUSRDIVISOR is not in 1, 2, 4, 8, 16." severity error;
       end case;
       case SAMPLE_8X is
           when FALSE   =>  SAMPLE_8X_BINARY := '0';
           when TRUE    =>  SAMPLE_8X_BINARY := '1';
           when others  =>  assert FALSE report "Error : SAMPLE_8X is neither TRUE nor FALSE." severity error;
       end case;
       case ENABLE_DCDR is
           when FALSE   =>  ENABLE_DCDR_BINARY := '0';
           when TRUE    =>  ENABLE_DCDR_BINARY := '1';
           when others  =>  assert FALSE report "Error : ENABLE_DCDR is neither TRUE nor FALSE." severity error;
       end case;
       case REPEATER is
           when FALSE   =>  REPEATER_BINARY := '0';
           when TRUE    =>  REPEATER_BINARY := '1';
           when others  =>  assert FALSE report "Error : REPEATER is neither TRUE nor FALSE." severity error;
       end case;
       case RXBY_32 is
           when FALSE   =>  RXBY_32_BINARY := '0';
           when TRUE    =>  RXBY_32_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXBY_32 is neither TRUE nor FALSE." severity error;
       end case;
--     case TXFDCAL_CLOCK_DIVIDE is
           if((TXFDCAL_CLOCK_DIVIDE = "NONE") or (TXFDCAL_CLOCK_DIVIDE = "none")) then
               TXFDCAL_CLOCK_DIVIDE_BINARY := "00";
           elsif((TXFDCAL_CLOCK_DIVIDE = "TWO") or (TXFDCAL_CLOCK_DIVIDE = "two")) then
               TXFDCAL_CLOCK_DIVIDE_BINARY := "01";
           elsif((TXFDCAL_CLOCK_DIVIDE = "FOUR") or (TXFDCAL_CLOCK_DIVIDE = "four")) then
               TXFDCAL_CLOCK_DIVIDE_BINARY := "10";
           else
             assert FALSE report "Error : TXFDCAL_CLOCK_DIVIDE = is not NONE, TWO, FOUR." severity error;
           end if;
--     end case;
--     case RXFDCAL_CLOCK_DIVIDE is
           if((RXFDCAL_CLOCK_DIVIDE = "NONE") or (RXFDCAL_CLOCK_DIVIDE = "none")) then
               RXFDCAL_CLOCK_DIVIDE_BINARY := "00";
           elsif((RXFDCAL_CLOCK_DIVIDE = "TWO") or (RXFDCAL_CLOCK_DIVIDE = "two")) then
               RXFDCAL_CLOCK_DIVIDE_BINARY := "01";
           elsif((RXFDCAL_CLOCK_DIVIDE = "FOUR") or (RXFDCAL_CLOCK_DIVIDE = "four")) then
               RXFDCAL_CLOCK_DIVIDE_BINARY := "10";
           else
             assert FALSE report "Error : RXFDCAL_CLOCK_DIVIDE = is not NONE, TWO, FOUR." severity error;
           end if;
--     end case;
       case RXVCO_CTRL_ENABLE is
           when FALSE   =>  RXVCO_CTRL_ENABLE_BINARY := '0';
           when TRUE    =>  RXVCO_CTRL_ENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXVCO_CTRL_ENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case VCO_CTRL_ENABLE is
           when FALSE   =>  VCO_CTRL_ENABLE_BINARY := '0';
           when TRUE    =>  VCO_CTRL_ENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : VCO_CTRL_ENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case RXCRCCLOCKDOUBLE is
           when FALSE   =>  RXCRCCLOCKDOUBLE_BINARY := '0';
           when TRUE    =>  RXCRCCLOCKDOUBLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCRCCLOCKDOUBLE is neither TRUE nor FALSE." severity error;
       end case;
       case RXCRCINVERTGEN is
           when FALSE   =>  RXCRCINVERTGEN_BINARY := '0';
           when TRUE    =>  RXCRCINVERTGEN_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCRCINVERTGEN is neither TRUE nor FALSE." severity error;
       end case;
       case RXCRCSAMECLOCK is
           when FALSE   =>  RXCRCSAMECLOCK_BINARY := '0';
           when TRUE    =>  RXCRCSAMECLOCK_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCRCSAMECLOCK is neither TRUE nor FALSE." severity error;
       end case;
       case RXCRCENABLE is
           when FALSE   =>  RXCRCENABLE_BINARY := '0';
           when TRUE    =>  RXCRCENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCRCENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case TXCRCCLOCKDOUBLE is
           when FALSE   =>  TXCRCCLOCKDOUBLE_BINARY := '0';
           when TRUE    =>  TXCRCCLOCKDOUBLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCRCCLOCKDOUBLE is neither TRUE nor FALSE." severity error;
       end case;
       case TXCRCINVERTGEN is
           when FALSE   =>  TXCRCINVERTGEN_BINARY := '0';
           when TRUE    =>  TXCRCINVERTGEN_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCRCINVERTGEN is neither TRUE nor FALSE." severity error;
       end case;
       case TXCRCSAMECLOCK is
           when FALSE   =>  TXCRCSAMECLOCK_BINARY := '0';
           when TRUE    =>  TXCRCSAMECLOCK_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCRCSAMECLOCK is neither TRUE nor FALSE." severity error;
       end case;
       case TXCRCENABLE is
           when FALSE   =>  TXCRCENABLE_BINARY := '0';
           when TRUE    =>  TXCRCENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCRCENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case RXCLK0_FORCE_PMACLK is
           when FALSE   =>  RXCLK0_FORCE_PMACLK_BINARY := '0';
           when TRUE    =>  RXCLK0_FORCE_PMACLK_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCLK0_FORCE_PMACLK is neither TRUE nor FALSE." severity error;
       end case;
       case TXCLK0_FORCE_PMACLK is
           when FALSE   =>  TXCLK0_FORCE_PMACLK_BINARY := '0';
           when TRUE    =>  TXCLK0_FORCE_PMACLK_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCLK0_FORCE_PMACLK is neither TRUE nor FALSE." severity error;
       end case;
       case TXOUTCLK1_USE_SYNC is
           when FALSE   =>  TXOUTCLK1_USE_SYNC_BINARY := '0';
           when TRUE    =>  TXOUTCLK1_USE_SYNC_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXOUTCLK1_USE_SYNC is neither TRUE nor FALSE." severity error;
       end case;
       case RXRECCLK1_USE_SYNC is
           when FALSE   =>  RXRECCLK1_USE_SYNC_BINARY := '0';
           when TRUE    =>  RXRECCLK1_USE_SYNC_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXRECCLK1_USE_SYNC is neither TRUE nor FALSE." severity error;
       end case;
--     case RXPMACLKSEL is
           if((RXPMACLKSEL = "REFCLK1") or (RXPMACLKSEL = "refclk1")) then
               RXPMACLKSEL_BINARY := "00";
           elsif((RXPMACLKSEL = "REFCLK2") or (RXPMACLKSEL = "refclk2")) then
               RXPMACLKSEL_BINARY := "01";
           elsif((RXPMACLKSEL = "GREFCLK") or (RXPMACLKSEL = "grefclk")) then
               RXPMACLKSEL_BINARY := "10";
           else
             assert FALSE report "Error : RXPMACLKSEL = is not REFCLK1, REFCLK2, GREFCLK." severity error;
           end if;
--     end case;
--     case TXABPMACLKSEL is
           if((TXABPMACLKSEL = "REFCLK1") or (TXABPMACLKSEL = "refclk1")) then
               TXABPMACLKSEL_BINARY := "00";
           elsif((TXABPMACLKSEL = "REFCLK2") or (TXABPMACLKSEL = "refclk2")) then
               TXABPMACLKSEL_BINARY := "01";
           elsif((TXABPMACLKSEL = "GREFCLK") or (TXABPMACLKSEL = "grefclk")) then
               TXABPMACLKSEL_BINARY := "10";
           else
             assert FALSE report "Error : TXABPMACLKSEL = is not REFCLK1, REFCLK2, GREFCLK." severity error;
           end if;
--     end case;
       case BANDGAPSEL is
           when FALSE   =>  BANDGAPSEL_BINARY := '0';
           when TRUE    =>  BANDGAPSEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : BANDGAPSEL is neither TRUE nor FALSE." severity error;
       end case;
       case BIASRESSEL is
           when FALSE   =>  BIASRESSEL_BINARY := '0';
           when TRUE    =>  BIASRESSEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : BIASRESSEL is neither TRUE nor FALSE." severity error;
       end case;
       case TXPHASESEL is
           when FALSE   =>  TXPHASESEL_BINARY := '0';
           when TRUE    =>  TXPHASESEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXPHASESEL is neither TRUE nor FALSE." severity error;
       end case;
       case PMACLKENABLE is
           when FALSE   =>  PMACLKENABLE_BINARY := '0';
           when TRUE    =>  PMACLKENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : PMACLKENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case PMACOREPWRENABLE is
           when FALSE   =>  PMACOREPWRENABLE_BINARY := '0';
           when TRUE    =>  PMACOREPWRENABLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : PMACOREPWRENABLE is neither TRUE nor FALSE." severity error;
       end case;
       case PMA_BIT_SLIP is
           when FALSE   =>  PMA_BIT_SLIP_BINARY := '0';
           when TRUE    =>  PMA_BIT_SLIP_BINARY := '1';
           when others  =>  assert FALSE report "Error : PMA_BIT_SLIP is neither TRUE nor FALSE." severity error;
       end case;
       case RXLB is
           when FALSE   =>  RXLB_BINARY := '0';
           when TRUE    =>  RXLB_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXLB is neither TRUE nor FALSE." severity error;
       end case;
       case RXDCCOUPLE is
           when FALSE   =>  RXDCCOUPLE_BINARY := '0';
           when TRUE    =>  RXDCCOUPLE_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXDCCOUPLE is neither TRUE nor FALSE." severity error;
       end case;
       case RXDIGRESET is
           when FALSE   =>  RXDIGRESET_BINARY := '0';
           when TRUE    =>  RXDIGRESET_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXDIGRESET is neither TRUE nor FALSE." severity error;
       end case;
       case RXCPTST is
           when FALSE   =>  RXCPTST_BINARY := '0';
           when TRUE    =>  RXCPTST_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCPTST is neither TRUE nor FALSE." severity error;
       end case;
       case RXPDDTST is
           when FALSE   =>  RXPDDTST_BINARY := '0';
           when TRUE    =>  RXPDDTST_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXPDDTST is neither TRUE nor FALSE." severity error;
       end case;
       case RXACTST is
           when FALSE   =>  RXACTST_BINARY := '0';
           when TRUE    =>  RXACTST_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXACTST is neither TRUE nor FALSE." severity error;
       end case;
       case RXAFETST is
           when FALSE   =>  RXAFETST_BINARY := '0';
           when TRUE    =>  RXAFETST_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXAFETST is neither TRUE nor FALSE." severity error;
       end case;
       case RXLKAPD is
           when FALSE   =>  RXLKAPD_BINARY := '0';
           when TRUE    =>  RXLKAPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXLKAPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXRSDPD is
           when FALSE   =>  RXRSDPD_BINARY := '0';
           when TRUE    =>  RXRSDPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXRSDPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXRCPPD is
           when FALSE   =>  RXRCPPD_BINARY := '0';
           when TRUE    =>  RXRCPPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXRCPPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXRPDPD is
           when FALSE   =>  RXRPDPD_BINARY := '0';
           when TRUE    =>  RXRPDPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXRPDPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXAFEPD is
           when FALSE   =>  RXAFEPD_BINARY := '0';
           when TRUE    =>  RXAFEPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXAFEPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXPD is
           when FALSE   =>  RXPD_BINARY := '0';
           when TRUE    =>  RXPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXPD is neither TRUE nor FALSE." severity error;
       end case;
       case TXOUTDIV2SEL is
           when   1  =>  TXOUTDIV2SEL_BINARY := "0001";
           when   2  =>  TXOUTDIV2SEL_BINARY := "0010";
           when   4  =>  TXOUTDIV2SEL_BINARY := "0011";
           when   8  =>  TXOUTDIV2SEL_BINARY := "0100";
           when   16  =>  TXOUTDIV2SEL_BINARY := "0101";
           when   32  =>  TXOUTDIV2SEL_BINARY := "0110";
           when others  =>  assert FALSE report "Error : TXOUTDIV2SEL is not in 1, 2, 4, 8, 16, 32." severity error;
       end case;
       case TXPLLNDIVSEL is
           when   8  =>  TXPLLNDIVSEL_BINARY := "0000";
           when   10  =>  TXPLLNDIVSEL_BINARY := "0010";
           when   16  =>  TXPLLNDIVSEL_BINARY := "0100";
           when   20  =>  TXPLLNDIVSEL_BINARY := "0110";
           when   32  =>  TXPLLNDIVSEL_BINARY := "1000";
           when   40  =>  TXPLLNDIVSEL_BINARY := "1010";
           when others  =>  assert FALSE report "Error : TXPLLNDIVSEL is not in 8, 10, 16, 20, 32, 40." severity error;
       end case;
       case TXCPSEL is
           when FALSE   =>  TXCPSEL_BINARY := '0';
           when TRUE    =>  TXCPSEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXCPSEL is neither TRUE nor FALSE." severity error;
       end case;
       case TXAPD is
           when FALSE   =>  TXAPD_BINARY := '0';
           when TRUE    =>  TXAPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXAPD is neither TRUE nor FALSE." severity error;
       end case;
       case TXLVLSHFTPD is
           when FALSE   =>  TXLVLSHFTPD_BINARY := '0';
           when TRUE    =>  TXLVLSHFTPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXLVLSHFTPD is neither TRUE nor FALSE." severity error;
       end case;
       case TXPRE_TAP_PD is
           when FALSE   =>  TXPRE_TAP_PD_BINARY := '0';
           when TRUE    =>  TXPRE_TAP_PD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXPRE_TAP_PD is neither TRUE nor FALSE." severity error;
       end case;
       case TXDIGPD is
           when FALSE   =>  TXDIGPD_BINARY := '0';
           when TRUE    =>  TXDIGPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXDIGPD is neither TRUE nor FALSE." severity error;
       end case;
       case TXHIGHSIGNALEN is
           when FALSE   =>  TXHIGHSIGNALEN_BINARY := '0';
           when TRUE    =>  TXHIGHSIGNALEN_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXHIGHSIGNALEN is neither TRUE nor FALSE." severity error;
       end case;
       case TXAREFBIASSEL is
           when FALSE   =>  TXAREFBIASSEL_BINARY := '0';
           when TRUE    =>  TXAREFBIASSEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXAREFBIASSEL is neither TRUE nor FALSE." severity error;
       end case;
       case TXSLEWRATE is
           when FALSE   =>  TXSLEWRATE_BINARY := '0';
           when TRUE    =>  TXSLEWRATE_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXSLEWRATE is neither TRUE nor FALSE." severity error;
       end case;
       case TXPOST_TAP_PD is
           when FALSE   =>  TXPOST_TAP_PD_BINARY := '0';
           when TRUE    =>  TXPOST_TAP_PD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXPOST_TAP_PD is neither TRUE nor FALSE." severity error;
       end case;
       case TXPD is
           when FALSE   =>  TXPD_BINARY := '0';
           when TRUE    =>  TXPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : TXPD is neither TRUE nor FALSE." severity error;
       end case;
       case RXOUTDIV2SEL is
           when   1  =>  RXOUTDIV2SEL_BINARY := "00010001";
           when   2  =>  RXOUTDIV2SEL_BINARY := "00100010";
           when   4  =>  RXOUTDIV2SEL_BINARY := "00110011";
           when   8  =>  RXOUTDIV2SEL_BINARY := "01000100";
           when   16  =>  RXOUTDIV2SEL_BINARY := "01010101";
           when   32  =>  RXOUTDIV2SEL_BINARY := "01100110";
           when others  =>  assert FALSE report "Error : RXOUTDIV2SEL is not in 1, 2, 4, 8, 16, 32." severity error;
       end case;
       case RXPLLNDIVSEL is
           when   8  =>  RXPLLNDIVSEL_BINARY := "0000";
           when   10  =>  RXPLLNDIVSEL_BINARY := "0010";
           when   16  =>  RXPLLNDIVSEL_BINARY := "0100";
           when   20  =>  RXPLLNDIVSEL_BINARY := "0110";
           when   32  =>  RXPLLNDIVSEL_BINARY := "1000";
           when   40  =>  RXPLLNDIVSEL_BINARY := "1010";
           when others  =>  assert FALSE report "Error : RXPLLNDIVSEL is not in 8, 10, 16, 20, 32, 40." severity error;
       end case;
       case RXDIGRX is
           when FALSE   =>  RXDIGRX_BINARY := '0';
           when TRUE    =>  RXDIGRX_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXDIGRX is neither TRUE nor FALSE." severity error;
       end case;
       case RXCPSEL is
           when FALSE   =>  RXCPSEL_BINARY := '0';
           when TRUE    =>  RXCPSEL_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXCPSEL is neither TRUE nor FALSE." severity error;
       end case;
       case RXAPD is
           when FALSE   =>  RXAPD_BINARY := '0';
           when TRUE    =>  RXAPD_BINARY := '1';
           when others  =>  assert FALSE report "Error : RXAPD is neither TRUE nor FALSE." severity error;
       end case;

synDigCfgChnBnd1(63) <=	'0';--RESERVED_CB1;  
synDigCfgChnBnd1(62) <=	TX_BUFFER_USE_BINARY;  
synDigCfgChnBnd1(61) <=	RX_BUFFER_USE_BINARY;  
synDigCfgChnBnd1(60 downto 58) <=	CHAN_BOND_SEQ_LEN_BINARY;  
synDigCfgChnBnd1(57) <=	CHAN_BOND_SEQ_2_USE_BINARY;  
synDigCfgChnBnd1(56) <=	CHAN_BOND_ONE_SHOT_BINARY;  
synDigCfgChnBnd1(55 downto 54) <=	CHAN_BOND_MODE_BINARY;  
synDigCfgChnBnd1(53 downto 48) <=	CHAN_BOND_LIMIT_BINARY;  
synDigCfgChnBnd1(47 downto 44) <=	CHAN_BOND_SEQ_1_MASK_BINARY;  
synDigCfgChnBnd1(43 downto 33) <=	CHAN_BOND_SEQ_1_4_BINARY;  
synDigCfgChnBnd1(32 downto 22) <=	CHAN_BOND_SEQ_1_3_BINARY;  
synDigCfgChnBnd1(21 downto 11) <=	CHAN_BOND_SEQ_1_2_BINARY;  
synDigCfgChnBnd1(10 downto 0) <=	CHAN_BOND_SEQ_1_1_BINARY;	 



synDigCfgChnBnd2(63 downto 56) <= "00000000";--	CHAN_BOND_TUNE;  
synDigCfgChnBnd2(55) <=	'0';    -- unused
synDigCfgChnBnd2(54) <=	'0';    -- unused
synDigCfgChnBnd2(53) <=	CCCB_ARBITRATOR_DISABLE_BINARY;
synDigCfgChnBnd2(52) <=	OPPOSITE_SELECT_BINARY;  
synDigCfgChnBnd2(51) <=	POWER_ENABLE_BINARY;
synDigCfgChnBnd2(50 downto 48) <=	"000";  
synDigCfgChnBnd2(47 downto 44) <=	CHAN_BOND_SEQ_2_MASK_BINARY;  
synDigCfgChnBnd2(43 downto 33) <=	CHAN_BOND_SEQ_2_4_BINARY;  
synDigCfgChnBnd2(32 downto 22) <=	CHAN_BOND_SEQ_2_3_BINARY;  
synDigCfgChnBnd2(21 downto 11) <=	CHAN_BOND_SEQ_2_2_BINARY;  
synDigCfgChnBnd2(10 downto 0) <=	CHAN_BOND_SEQ_2_1_BINARY;	 



synDigCfgClkCor1(63 downto 62) <=	RXDATA_SEL_BINARY;
synDigCfgClkCor1(61 downto 60) <=	TXDATA_SEL_BINARY;
synDigCfgClkCor1(59) <=	'0';--RESERVED_CCB;                                                          
synDigCfgClkCor1(58 downto 53) <=	CLK_COR_MIN_LAT_BINARY;  
synDigCfgClkCor1(52) <=	'0';--RESERVED_CCA;
synDigCfgClkCor1(51) <=	PCS_BIT_SLIP_BINARY;
synDigCfgClkCor1(50) <=	DIGRX_SYNC_MODE_BINARY;
synDigCfgClkCor1(49 downto 48) <=	DIGRX_FWDCLK_BINARY;
synDigCfgClkCor1(47 downto 44) <=	CLK_COR_SEQ_1_MASK_BINARY;  
synDigCfgClkCor1(43 downto 33) <=	CLK_COR_SEQ_1_4_BINARY;  
synDigCfgClkCor1(32 downto 22) <=	CLK_COR_SEQ_1_3_BINARY;  
synDigCfgClkCor1(21 downto 11) <=	CLK_COR_SEQ_1_2_BINARY;  
synDigCfgClkCor1(10 downto 0) <=	CLK_COR_SEQ_1_1_BINARY;	 



synDigCfgClkCor2(63 downto 56) <=	"00000000"; --RX_LOS_THRESHOLD_BINARY;  
synDigCfgClkCor2(55 downto 48) <=	"00000000"; --RX_LOS_INVALID_INCR_BINARY;  
synDigCfgClkCor2(47 downto 44) <=	CLK_COR_SEQ_2_MASK_BINARY;  
synDigCfgClkCor2(43 downto 33) <=	CLK_COR_SEQ_2_4_BINARY;  
synDigCfgClkCor2(32 downto 22) <=	CLK_COR_SEQ_2_3_BINARY;  
synDigCfgClkCor2(21 downto 11) <=	CLK_COR_SEQ_2_2_BINARY;  
synDigCfgClkCor2(10 downto 0) <=	CLK_COR_SEQ_2_1_BINARY;	 



synDigCfgMisc(63) <=	RXRECCLK1_USE_SYNC_BINARY;  
synDigCfgMisc(62) <=	TXOUTCLK1_USE_SYNC_BINARY;  
synDigCfgMisc(61) <=	TXCLK0_FORCE_PMACLK_BINARY;  
synDigCfgMisc(60) <=	RXCLK0_FORCE_PMACLK_BINARY;  
synDigCfgMisc(59 downto 58) <=	TX_CLOCK_DIVIDER_BINARY;  
synDigCfgMisc(57 downto 56) <=	RX_CLOCK_DIVIDER_BINARY;  
synDigCfgMisc(55) <=	TXCRCENABLE_BINARY;  
synDigCfgMisc(54) <=	TXCRCSAMECLOCK_BINARY;  
synDigCfgMisc(53) <=	TXCRCINVERTGEN_BINARY;  
synDigCfgMisc(52) <=	TXCRCCLOCKDOUBLE_BINARY;  
synDigCfgMisc(51) <=	RXCRCENABLE_BINARY;  
synDigCfgMisc(50) <=	RXCRCSAMECLOCK_BINARY;  
synDigCfgMisc(49) <=	RXCRCINVERTGEN_BINARY;  
synDigCfgMisc(48) <=	RXCRCCLOCKDOUBLE_BINARY;  
synDigCfgMisc(47 downto 46) <=	RXFDCAL_CLOCK_DIVIDE_BINARY;  
synDigCfgMisc(45 downto 44) <=	TXFDCAL_CLOCK_DIVIDE_BINARY;  
synDigCfgMisc(43) <=	RXBY_32_BINARY;  
synDigCfgMisc(42) <=	REPEATER_BINARY;  
synDigCfgMisc(41) <=	ENABLE_DCDR_BINARY;  
synDigCfgMisc(40) <=	SAMPLE_8X_BINARY;  
synDigCfgMisc(39 downto 37) <=	DCDR_FILTER_BINARY;  
synDigCfgMisc(36 downto 32) <=	RXUSRDIVISOR_BINARY;  
synDigCfgMisc(31 downto 24) <=	SH_INVALID_CNT_MAX_BINARY;  
synDigCfgMisc(23 downto 16) <=	SH_CNT_MAX_BINARY;  
synDigCfgMisc(15) <=	'0';--RESERVED_M2;  
synDigCfgMisc(14) <=	CLK_COR_8B10B_DE_BINARY;  
synDigCfgMisc(13) <=	CLK_CORRECT_USE_BINARY;  
synDigCfgMisc(12 downto 10) <=	CLK_COR_SEQ_LEN_BINARY;  
synDigCfgMisc(9) <=	CLK_COR_SEQ_DROP_BINARY;  
synDigCfgMisc(8) <=	CLK_COR_SEQ_2_USE_BINARY;  
synDigCfgMisc(7) <=	'0';--TXCLK0_INVERT_PMALEAF;  
synDigCfgMisc(6) <=	'0';--RXCLK0_INVERT_PMALEAF;  	 
synDigCfgMisc(5 downto 0) <=	CLK_COR_MAX_LAT_BINARY;	 



synDigCfgComma1(63 downto 42) <=	"0000000000000000000000";--COMMA_32B_MASK;
synDigCfgComma1(41 downto 32) <=	COMMA_10B_MASK_BINARY;
synDigCfgComma1(31 downto 8) <=	"000000000000000000000000";--RESERVED_CM;
synDigCfgComma1(7) <=	COMMA32_BINARY;  
synDigCfgComma1(6) <=	PCOMMA_DETECT_BINARY;  
synDigCfgComma1(5) <=	MCOMMA_DETECT_BINARY;  
synDigCfgComma1(4) <=	DEC_VALID_COMMA_ONLY_BINARY;  
synDigCfgComma1(3) <=	DEC_PCOMMA_DETECT_BINARY;  
synDigCfgComma1(2) <=	DEC_MCOMMA_DETECT_BINARY;  
synDigCfgComma1(1 downto 0) <=	ALIGN_COMMA_WORD_BINARY;	 



synDigCfgComma2(63 downto 32) <=	PCOMMA_32B_VALUE_BINARY;  
synDigCfgComma2(31 downto 0) <=	MCOMMA_32B_VALUE_BINARY;	 



synDigCfgSynPmaFD(63) <=       '1';--  AUTO_CAL;  
synDigCfgSynPmaFD(62 downto 53) <=	VCODAC_INIT_BINARY;  
synDigCfgSynPmaFD(52 downto 51) <=	"00";--SLOWDOWN_CAL;  
synDigCfgSynPmaFD(50) <=	'0';--  BYPASS_FDET;  
synDigCfgSynPmaFD(49 downto 48) <=	LOOPCAL_WAIT_BINARY;  
synDigCfgSynPmaFD(47) <=	'0';--  BYPASS_CAL;  
synDigCfgSynPmaFD(46 downto 44) <=	FDET_HYS_CAL_BINARY;  
synDigCfgSynPmaFD(43 downto 41) <=	FDET_LCK_CAL_BINARY;  
synDigCfgSynPmaFD(40 downto 38) <=	FDET_HYS_SEL_BINARY;  
synDigCfgSynPmaFD(37 downto 35) <=	FDET_LCK_SEL_BINARY;  
synDigCfgSynPmaFD(34) <=	VCO_CTRL_ENABLE_BINARY;  
synDigCfgSynPmaFD(33 downto 32) <=	CYCLE_LIMIT_SEL_BINARY;  
synDigCfgSynPmaFD(31) <=	'1';--  RXAUTO_CAL;  
synDigCfgSynPmaFD(30 downto 21) <=	RXVCODAC_INIT_BINARY;  
synDigCfgSynPmaFD(20 downto 19) <=	RXSLOWDOWN_CAL_BINARY;  
synDigCfgSynPmaFD(18) <=	'0';--  RXBYPASS_FDET;  
synDigCfgSynPmaFD(17 downto 16) <=	RXLOOPCAL_WAIT_BINARY;  
synDigCfgSynPmaFD(15) <=	'0';--  RXBYPASS_CAL;  
synDigCfgSynPmaFD(14 downto 12) <=	RXFDET_HYS_CAL_BINARY;  
synDigCfgSynPmaFD(11 downto 9) <=	RXFDET_LCK_CAL_BINARY;  
synDigCfgSynPmaFD(8 downto 6) <=	RXFDET_HYS_SEL_BINARY;  
synDigCfgSynPmaFD(5 downto 3) <=	RXFDET_LCK_SEL_BINARY;  
synDigCfgSynPmaFD(2) <=	RXVCO_CTRL_ENABLE_BINARY;  
synDigCfgSynPmaFD(1 downto 0) <=	RXCYCLE_LIMIT_SEL_BINARY;	 



synDigCfgCrc(63 downto 32) <=	TXCRCINITVAL_BINARY;  
synDigCfgCrc(31 downto 0) <=	RXCRCINITVAL_BINARY;	 



PMACFG(63 downto 62) <=	"00";  
PMACFG(61 downto 60) <=	RXPMACLKSEL_BINARY;  
PMACFG(59 downto 58) <=	RXPMACLKSEL_BINARY;   
PMACFG(57 downto 56) <=	TXABPMACLKSEL_BINARY;  
PMACFG(55 downto 48) <=	"00000000";  
PMACFG(47) <=	'0';--  PMATUNE;  
PMACFG(46 downto 42) <=	"00000";--  TXREGCTRL;  
PMACFG(41 downto 37) <=	"00000";--  RXAREGCTRL;  
PMACFG(36 downto 32) <=	PMAVBGCTRL_BINARY;
PMACFG(31) <=	BANDGAPSEL_BINARY;  
PMACFG(30 downto 27) <=	PMAIREFTRIM_BINARY;  
PMACFG(26 downto 25) <=	IREFBIASMODE_BINARY;  
PMACFG(24) <=	BIASRESSEL_BINARY;  
PMACFG(23 downto 20) <=	PMAVREFTRIM_BINARY;  
PMACFG(19) <=	'0';--VREFSELECT;  
PMACFG(18 downto 17) <=	VREFBIASMODE_BINARY;  
PMACFG(16) <=	'0';--  PMABIASPD;  
PMACFG(15 downto 14) <=	"00";
PMACFG(13) <=	'0';  
PMACFG(12) <=	'0';--  ATBBUMPEN;  
PMACFG(11) <=	'0';--  NATBENABLE;  
PMACFG(10 downto 5) <=	"000000";  
PMACFG(4) <=	TXPHASESEL_BINARY;
PMACFG(3) <=	'0';            --UNUSED
PMACFG(2) <=	'0';--  PMACTRL;                                        
PMACFG(1) <=	PMACLKENABLE_BINARY;--'0';--  PMACLKENABLEPD;  
PMACFG(0) <=	PMACOREPWRENABLE_BINARY;	 

PMACFG2(63 downto 18) <= "0000000000000000000000000000000000000000000000";
PMACFG2(17 downto 0) <= "000000000000000000";

RXAFECFG(63 downto 58) <=	"000000";--  RXMODE;
RXAFECFG(57) <=	PMA_BIT_SLIP_BINARY;
RXAFECFG(56 downto 55) <=	RXASYNCDIVIDE_BINARY;
RXAFECFG(54 downto 49) <=	RXCLKMODE_BINARY;  
RXAFECFG(48) <=	RXLB_BINARY;  
RXAFECFG(47 downto 46) <=	RXFETUNE_BINARY;  
RXAFECFG(45 downto 43) <=	RXRCPADJ_BINARY;--"00";--  RXRCPADJ;  
RXAFECFG(42 downto 41) <=	RXRIBADJ_BINARY;  
RXAFECFG(40 downto 32) <=	RXAFEEQ_BINARY;  
RXAFECFG(31 downto 30) <=	RXCMADJ_BINARY;  
RXAFECFG(29 downto 24) <=	RXCDRLOS_BINARY;  
RXAFECFG(23) <=	'0';
RXAFECFG(22) <=	RXDCCOUPLE_BINARY;
RXAFECFG(21) <=	'0';  
RXAFECFG(20 downto 16) <=	RXLKADJ_BINARY;  
RXAFECFG(15) <=	RXDIGRESET_BINARY;  
RXAFECFG(14 downto 12) <=	RXFECONTROL2_BINARY;  
RXAFECFG(11) <=	RXCPTST_BINARY;  
RXAFECFG(10) <=	RXPDDTST_BINARY;  
RXAFECFG(9) <=	RXACTST_BINARY;  
RXAFECFG(8) <=	RXAFETST_BINARY;  
RXAFECFG(7 downto 6) <=	RXFECONTROL1_BINARY;  
RXAFECFG(5) <=	RXLKAPD_BINARY;  
RXAFECFG(4) <=	RXRSDPD_BINARY;  
RXAFECFG(3) <=	RXRCPPD_BINARY;  
RXAFECFG(2) <=	RXRPDPD_BINARY;  
RXAFECFG(1) <=	RXAFEPD_BINARY;  
RXAFECFG(0) <=	RXPD_BINARY;	 



RXAEQCFG(63 downto 0) <= RXEQ_BINARY;	 



TXCLCFG(63 downto 60) <=	TXOUTDIV2SEL_BINARY;  
TXCLCFG(59 downto 56) <=	TXPLLNDIVSEL_BINARY;  
TXCLCFG(55 downto 54) <=	"00";--  TXVCORANGE;  
TXCLCFG(53 downto 50) <=	TXLOOPFILT_BINARY;  
TXCLCFG(49) <=	'0';--  UNUSED;  
TXCLCFG(48) <=	'0';--  UNUSED;  
TXCLCFG(47 downto 35) <=	"0000000000000";  -- UNUSED
TXCLCFG(34) <=	'0';--  UNUSED;  
TXCLCFG(33) <=	'0';--  --UNUSED;  
TXCLCFG(32) <=	TXCPSEL_BINARY;
TXCLCFG(31) <=	'0';            --TXDACTST
TXCLCFG(30 downto 27) <=	TXOUTDIV2SEL_BINARY;
TXCLCFG(26 downto 17) <=	TXCTRL1_BINARY;
TXCLCFG(16) <=	'0';--  TXQPPD;  
TXCLCFG(15) <=	'0';--  TXCMFPD;  
TXCLCFG(14) <=	'0';--  TXVCOPD;  
TXCLCFG(13) <=	'0';--  TXADCADJPD;  
TXCLCFG(12) <=	'0';--  TXDIVPD;  
TXCLCFG(11) <=	'0';--  TXBIASPD;  
TXCLCFG(10) <=	'0';--  TXDIVBUFPD;  
TXCLCFG(9) <=	'0';--  TXVCOBUFPD;  
TXCLCFG(8) <=	TXAPD_BINARY;  
TXCLCFG(7) <=	'0';--  TXAPTST;  
TXCLCFG(6) <=	'0';--  TXCMFTST;  
TXCLCFG(5) <=	'0';--  TXFILTTST;  
TXCLCFG(4) <=	'0';--  TXDIVTST;  
TXCLCFG(3) <=	'0';--  TXPFDTST;  
TXCLCFG(2) <=	'0';--  TXVCOBUFTST;  
TXCLCFG(1) <=	'0';--  TXDIVBUFTST;  
TXCLCFG(0) <=	'0';--  TXVCOTST;	 



TXACFG(63 downto 60) <=	"0000";
TXACFG(59) <=	TXLVLSHFTPD_BINARY;
TXACFG(58 downto 56) <=	TXPRE_PRDRV_DAC_BINARY;
TXACFG(55) <=	TXPRE_TAP_PD_BINARY;
TXACFG(54 downto 53) <=	TXPRE_TAP_DAC_BINARY(4 downto 3);
TXACFG(52) <=	TXDIGPD_BINARY;
TXACFG(51 downto 48) <=	TXCLKMODE_BINARY;  
TXACFG(47 downto 45) <=	TXPRE_TAP_DAC_BINARY(2 downto 0);
TXACFG(44) <=	'0';  
TXACFG(43) <=	TXHIGHSIGNALEN_BINARY;  
TXACFG(42) <=	TXAREFBIASSEL_BINARY;  
TXACFG(41 downto 38) <=	TXTERMTRIM_BINARY;  
TXACFG(37) <=	TXASYNCDIVIDE_BINARY(1);  
TXACFG(36) <=	TXSLEWRATE_BINARY;
TXACFG(35 downto 33) <=	TXPOST_PRDRV_DAC_BINARY;  
TXACFG(32 downto 30) <=	TXDAT_PRDRV_DAC_BINARY;  
TXACFG(29) <=	TXASYNCDIVIDE_BINARY(0);  
TXACFG(28) <=	TXPOST_TAP_PD_BINARY;  
TXACFG(27 downto 23) <=	TXPOST_TAP_DAC_BINARY;  
TXACFG(22 downto 21) <=	"00";--  TXTUNE1;  
TXACFG(20 downto 16) <=	TXDAT_TAP_DAC_BINARY;  
TXACFG(15 downto 1) <=	"000000000000000";--  TXDIG_TST;  
TXACFG(0) <=	TXPD_BINARY;	 



RXACLCFG(63 downto 60) <=	RXOUTDIV2SEL_BINARY(7 downto 4);  
RXACLCFG(59 downto 56) <=	RXPLLNDIVSEL_BINARY;  
RXACLCFG(55 downto 54) <=	"00";--  RXVCORANGE;  
RXACLCFG(53 downto 50) <=	RXLOOPFILT_BINARY;  
RXACLCFG(49) <=	RXDIGRX_BINARY;  
RXACLCFG(48) <=	'0';--  RXPFDTX;  
RXACLCFG(47 downto 35) <=	"0000000000000";  
RXACLCFG(34) <=	'0';--  RXSLOSEL;  
RXACLCFG(33) <=	'0';--  RXDACSEL;  
RXACLCFG(32) <=	RXCPSEL_BINARY;  
RXACLCFG(31) <=	'0';--  RXDACTST;  
RXACLCFG(30 downto 27) <=	RXOUTDIV2SEL_BINARY(3 downto 0);
RXACLCFG(26 downto 17) <=	RXCTRL1_BINARY;
RXACLCFG(16) <=	'0';--  RXQPPD;  
RXACLCFG(15) <=	'1';--  RXCMFPD;  
RXACLCFG(14) <=	'0';--  RXVCOPD;  
RXACLCFG(13) <=	'0';--  RXADCADJPD;  
RXACLCFG(12) <=	'0';--  RXDIVPD;  
RXACLCFG(11) <=	'0';--  RXBIASPD;  
RXACLCFG(10) <=	'0';--  RXVCOBUFPD;  
RXACLCFG(9) <=	'0';--  RXDIVBUFPD;  
RXACLCFG(8) <=	RXAPD_BINARY;  
RXACLCFG(7) <=	'0';--  RXAPTST;  
RXACLCFG(6) <=	'0';--  RXCMFTST;  
RXACLCFG(5) <=	'0';--  RXFILTTST;  
RXACLCFG(4) <=	'0';-- RXDIVTST;  
RXACLCFG(3) <=	'0';--  RXPFDTST;  
RXACLCFG(2) <=	'0';--  RXVCOBUFTST;  
RXACLCFG(1) <=	'0';--  RXDIVBUFTST;  
RXACLCFG(0) <=	'0';--  RXVCOTST	            
     wait;
   end process INIPROC;       


   TIMING : process

--  Pin timing violations (clock input pins)

--  Pin Timing Violations (all input pins)
     variable Tviol_CHBONDI0_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI0_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI1_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI1_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI2_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI2_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI3_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI3_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CHBONDI4_RXUSRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CHBONDI4_RXUSRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_ENCHANSYNC_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_ENCHANSYNC_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_ENMCOMMAALIGN_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_ENMCOMMAALIGN_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_ENPCOMMAALIGN_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_ENPCOMMAALIGN_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCOMMADETUSE_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCOMMADETUSE_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXIGNOREBTF_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXIGNOREBTF_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXRESET_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXRESET_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXSLIDE_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXSLIDE_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXBYPASS8B10B7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXBYPASS8B10B7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPMODE7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPMODE7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARDISPVAL7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARDISPVAL7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCHARISK7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCHARISK7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA0_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA0_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA1_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA1_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA2_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA2_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA3_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA3_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA4_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA4_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA5_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA5_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA6_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA6_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA7_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA7_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA8_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA8_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA9_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA9_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA10_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA10_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA11_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA11_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA12_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA12_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA13_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA13_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA14_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA14_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA15_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA15_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA16_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA16_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA17_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA17_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA18_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA18_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA19_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA19_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA20_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA20_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA21_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA21_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA22_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA22_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA23_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA23_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA24_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA24_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA25_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA25_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA26_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA26_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA27_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA27_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA28_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA28_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA29_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA29_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA30_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA30_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA31_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA31_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA32_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA32_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA33_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA33_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA34_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA34_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA35_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA35_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA36_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA36_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA37_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA37_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA38_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA38_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA39_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA39_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA40_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA40_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA41_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA41_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA42_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA42_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA43_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA43_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA44_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA44_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA45_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA45_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA46_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA46_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA47_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA47_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA48_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA48_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA49_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA49_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA50_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA50_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA51_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA51_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA52_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA52_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA53_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA53_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA54_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA54_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA55_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA55_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA56_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA56_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA57_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA57_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA58_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA58_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA59_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA59_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA60_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA60_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA61_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA61_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA62_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA62_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXDATA63_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXDATA63_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXRESET_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXRESET_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCLKSTABLE_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCLKSTABLE_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXPMARESET_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXPMARESET_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCLKSTABLE_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCLKSTABLE_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXPMARESET_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXPMARESET_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN0_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN0_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN1_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN1_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN2_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN2_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN3_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN3_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN4_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN4_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN5_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN5_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN6_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN6_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN7_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN7_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN8_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN8_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN9_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN9_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN10_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN10_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN11_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN11_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN12_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN12_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN13_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN13_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN14_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN14_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN15_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN15_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN16_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN16_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN17_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN17_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN18_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN18_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN19_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN19_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN20_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN20_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN21_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN21_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN22_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN22_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN23_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN23_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN24_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN24_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN25_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN25_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN26_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN26_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN27_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN27_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN28_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN28_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN29_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN29_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN30_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN30_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN31_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN31_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN32_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN32_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN33_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN33_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN34_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN34_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN35_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN35_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN36_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN36_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN37_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN37_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN38_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN38_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN39_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN39_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN40_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN40_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN41_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN41_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN42_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN42_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN43_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN43_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN44_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN44_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN45_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN45_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN46_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN46_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN47_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN47_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN48_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN48_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN49_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN49_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN50_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN50_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN51_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN51_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN52_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN52_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN53_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN53_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN54_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN54_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN55_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN55_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN56_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN56_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN57_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN57_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN58_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN58_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN59_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN59_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN60_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN60_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN61_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN61_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN62_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN62_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCIN63_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCIN63_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCDATAWIDTH0_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCDATAWIDTH0_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCDATAWIDTH1_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCDATAWIDTH1_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCDATAWIDTH2_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCDATAWIDTH2_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCDATAVALID_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCDATAVALID_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCINIT_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCINIT_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXCRCRESET_RXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXCRCRESET_RXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN0_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN0_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN1_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN1_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN2_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN2_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN3_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN3_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN4_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN4_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN5_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN5_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN6_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN6_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN7_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN7_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN8_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN8_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN9_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN9_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN10_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN10_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN11_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN11_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN12_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN12_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN13_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN13_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN14_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN14_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN15_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN15_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN16_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN16_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN17_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN17_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN18_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN18_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN19_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN19_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN20_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN20_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN21_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN21_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN22_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN22_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN23_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN23_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN24_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN24_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN25_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN25_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN26_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN26_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN27_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN27_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN28_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN28_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN29_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN29_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN30_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN30_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN31_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN31_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN32_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN32_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN33_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN33_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN34_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN34_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN35_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN35_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN36_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN36_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN37_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN37_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN38_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN38_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN39_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN39_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN40_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN40_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN41_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN41_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN42_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN42_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN43_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN43_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN44_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN44_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN45_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN45_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN46_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN46_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN47_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN47_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN48_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN48_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN49_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN49_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN50_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN50_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN51_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN51_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN52_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN52_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN53_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN53_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN54_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN54_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN55_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN55_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN56_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN56_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN57_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN57_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN58_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN58_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN59_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN59_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN60_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN60_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN61_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN61_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN62_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN62_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCIN63_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCIN63_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCDATAWIDTH0_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCDATAWIDTH0_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCDATAWIDTH1_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCDATAWIDTH1_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCDATAWIDTH2_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCDATAWIDTH2_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCDATAVALID_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCDATAVALID_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCINIT_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCINIT_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXCRCRESET_TXCRCINTCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXCRCRESET_TXCRCINTCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXSYNC_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXSYNC_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RXSYNC_RXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RXSYNC_RXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TXENOOB_TXUSRCLK2_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TXENOOB_TXUSRCLK2_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR0_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR0_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR1_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR1_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR2_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR2_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR3_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR3_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR4_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR4_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR5_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR5_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR6_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR6_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DADDR7_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DADDR7_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DEN_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DEN_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DWE_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DWE_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI0_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI0_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI1_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI1_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI2_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI2_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI3_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI3_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI4_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI4_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI5_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI5_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI6_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI6_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI7_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI7_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI8_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI8_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI9_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI9_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI10_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI10_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI11_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI11_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI12_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI12_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI13_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI13_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI14_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI14_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DI15_DCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DI15_DCLK_posedge : VitalTimingDataType := VitalTimingDataInit;

--  Output Pin glitch declaration
     variable  CHBONDO0_GlitchData : VitalGlitchDataType;
     variable  CHBONDO1_GlitchData : VitalGlitchDataType;
     variable  CHBONDO2_GlitchData : VitalGlitchDataType;
     variable  CHBONDO3_GlitchData : VitalGlitchDataType;
     variable  CHBONDO4_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS0_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS1_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS2_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS3_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS4_GlitchData : VitalGlitchDataType;
     variable  RXSTATUS5_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA3_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA4_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA5_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA6_GlitchData : VitalGlitchDataType;
     variable  RXCHARISCOMMA7_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK0_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK1_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK2_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK3_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK4_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK5_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK6_GlitchData : VitalGlitchDataType;
     variable  RXCHARISK7_GlitchData : VitalGlitchDataType;
     variable  RXCOMMADET_GlitchData : VitalGlitchDataType;
     variable  RXDATA0_GlitchData : VitalGlitchDataType;
     variable  RXDATA1_GlitchData : VitalGlitchDataType;
     variable  RXDATA2_GlitchData : VitalGlitchDataType;
     variable  RXDATA3_GlitchData : VitalGlitchDataType;
     variable  RXDATA4_GlitchData : VitalGlitchDataType;
     variable  RXDATA5_GlitchData : VitalGlitchDataType;
     variable  RXDATA6_GlitchData : VitalGlitchDataType;
     variable  RXDATA7_GlitchData : VitalGlitchDataType;
     variable  RXDATA8_GlitchData : VitalGlitchDataType;
     variable  RXDATA9_GlitchData : VitalGlitchDataType;
     variable  RXDATA10_GlitchData : VitalGlitchDataType;
     variable  RXDATA11_GlitchData : VitalGlitchDataType;
     variable  RXDATA12_GlitchData : VitalGlitchDataType;
     variable  RXDATA13_GlitchData : VitalGlitchDataType;
     variable  RXDATA14_GlitchData : VitalGlitchDataType;
     variable  RXDATA15_GlitchData : VitalGlitchDataType;
     variable  RXDATA16_GlitchData : VitalGlitchDataType;
     variable  RXDATA17_GlitchData : VitalGlitchDataType;
     variable  RXDATA18_GlitchData : VitalGlitchDataType;
     variable  RXDATA19_GlitchData : VitalGlitchDataType;
     variable  RXDATA20_GlitchData : VitalGlitchDataType;
     variable  RXDATA21_GlitchData : VitalGlitchDataType;
     variable  RXDATA22_GlitchData : VitalGlitchDataType;
     variable  RXDATA23_GlitchData : VitalGlitchDataType;
     variable  RXDATA24_GlitchData : VitalGlitchDataType;
     variable  RXDATA25_GlitchData : VitalGlitchDataType;
     variable  RXDATA26_GlitchData : VitalGlitchDataType;
     variable  RXDATA27_GlitchData : VitalGlitchDataType;
     variable  RXDATA28_GlitchData : VitalGlitchDataType;
     variable  RXDATA29_GlitchData : VitalGlitchDataType;
     variable  RXDATA30_GlitchData : VitalGlitchDataType;
     variable  RXDATA31_GlitchData : VitalGlitchDataType;
     variable  RXDATA32_GlitchData : VitalGlitchDataType;
     variable  RXDATA33_GlitchData : VitalGlitchDataType;
     variable  RXDATA34_GlitchData : VitalGlitchDataType;
     variable  RXDATA35_GlitchData : VitalGlitchDataType;
     variable  RXDATA36_GlitchData : VitalGlitchDataType;
     variable  RXDATA37_GlitchData : VitalGlitchDataType;
     variable  RXDATA38_GlitchData : VitalGlitchDataType;
     variable  RXDATA39_GlitchData : VitalGlitchDataType;
     variable  RXDATA40_GlitchData : VitalGlitchDataType;
     variable  RXDATA41_GlitchData : VitalGlitchDataType;
     variable  RXDATA42_GlitchData : VitalGlitchDataType;
     variable  RXDATA43_GlitchData : VitalGlitchDataType;
     variable  RXDATA44_GlitchData : VitalGlitchDataType;
     variable  RXDATA45_GlitchData : VitalGlitchDataType;
     variable  RXDATA46_GlitchData : VitalGlitchDataType;
     variable  RXDATA47_GlitchData : VitalGlitchDataType;
     variable  RXDATA48_GlitchData : VitalGlitchDataType;
     variable  RXDATA49_GlitchData : VitalGlitchDataType;
     variable  RXDATA50_GlitchData : VitalGlitchDataType;
     variable  RXDATA51_GlitchData : VitalGlitchDataType;
     variable  RXDATA52_GlitchData : VitalGlitchDataType;
     variable  RXDATA53_GlitchData : VitalGlitchDataType;
     variable  RXDATA54_GlitchData : VitalGlitchDataType;
     variable  RXDATA55_GlitchData : VitalGlitchDataType;
     variable  RXDATA56_GlitchData : VitalGlitchDataType;
     variable  RXDATA57_GlitchData : VitalGlitchDataType;
     variable  RXDATA58_GlitchData : VitalGlitchDataType;
     variable  RXDATA59_GlitchData : VitalGlitchDataType;
     variable  RXDATA60_GlitchData : VitalGlitchDataType;
     variable  RXDATA61_GlitchData : VitalGlitchDataType;
     variable  RXDATA62_GlitchData : VitalGlitchDataType;
     variable  RXDATA63_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR0_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR1_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR2_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR3_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR4_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR5_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR6_GlitchData : VitalGlitchDataType;
     variable  RXDISPERR7_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC0_GlitchData : VitalGlitchDataType;
     variable  RXLOSSOFSYNC1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE0_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE1_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE2_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE3_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE4_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE5_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE6_GlitchData : VitalGlitchDataType;
     variable  RXNOTINTABLE7_GlitchData : VitalGlitchDataType;
     variable  RXREALIGN_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP3_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP4_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP5_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP6_GlitchData : VitalGlitchDataType;
     variable  RXRUNDISP7_GlitchData : VitalGlitchDataType;
     variable  RXBUFERR_GlitchData : VitalGlitchDataType;
     variable  TXBUFERR_GlitchData : VitalGlitchDataType;
     variable  TXKERR0_GlitchData : VitalGlitchDataType;
     variable  TXKERR1_GlitchData : VitalGlitchDataType;
     variable  TXKERR2_GlitchData : VitalGlitchDataType;
     variable  TXKERR3_GlitchData : VitalGlitchDataType;
     variable  TXKERR4_GlitchData : VitalGlitchDataType;
     variable  TXKERR5_GlitchData : VitalGlitchDataType;
     variable  TXKERR6_GlitchData : VitalGlitchDataType;
     variable  TXKERR7_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP0_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP1_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP2_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP3_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP4_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP5_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP6_GlitchData : VitalGlitchDataType;
     variable  TXRUNDISP7_GlitchData : VitalGlitchDataType;
     variable  RXRECCLK1_GlitchData : VitalGlitchDataType;
     variable  RXRECCLK2_GlitchData : VitalGlitchDataType;
     variable  TXOUTCLK1_GlitchData : VitalGlitchDataType;
     variable  TXOUTCLK2_GlitchData : VitalGlitchDataType;
     variable  RXLOCK_GlitchData : VitalGlitchDataType;
     variable  TXLOCK_GlitchData : VitalGlitchDataType;
     variable  RXCYCLELIMIT_GlitchData : VitalGlitchDataType;
     variable  TXCYCLELIMIT_GlitchData : VitalGlitchDataType;
     variable  RXCALFAIL_GlitchData : VitalGlitchDataType;
     variable  TXCALFAIL_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT0_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT1_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT2_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT3_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT4_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT5_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT6_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT7_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT8_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT9_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT10_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT11_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT12_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT13_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT14_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT15_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT16_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT17_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT18_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT19_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT20_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT21_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT22_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT23_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT24_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT25_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT26_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT27_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT28_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT29_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT30_GlitchData : VitalGlitchDataType;
     variable  RXCRCOUT31_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT0_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT1_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT2_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT3_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT4_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT5_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT6_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT7_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT8_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT9_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT10_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT11_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT12_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT13_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT14_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT15_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT16_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT17_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT18_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT19_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT20_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT21_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT22_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT23_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT24_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT25_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT26_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT27_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT28_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT29_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT30_GlitchData : VitalGlitchDataType;
     variable  TXCRCOUT31_GlitchData : VitalGlitchDataType;
     variable  RXSIGDET_GlitchData : VitalGlitchDataType;
     variable  DRDY_GlitchData : VitalGlitchDataType;
     variable  DO0_GlitchData : VitalGlitchDataType;
     variable  DO1_GlitchData : VitalGlitchDataType;
     variable  DO2_GlitchData : VitalGlitchDataType;
     variable  DO3_GlitchData : VitalGlitchDataType;
     variable  DO4_GlitchData : VitalGlitchDataType;
     variable  DO5_GlitchData : VitalGlitchDataType;
     variable  DO6_GlitchData : VitalGlitchDataType;
     variable  DO7_GlitchData : VitalGlitchDataType;
     variable  DO8_GlitchData : VitalGlitchDataType;
     variable  DO9_GlitchData : VitalGlitchDataType;
     variable  DO10_GlitchData : VitalGlitchDataType;
     variable  DO11_GlitchData : VitalGlitchDataType;
     variable  DO12_GlitchData : VitalGlitchDataType;
     variable  DO13_GlitchData : VitalGlitchDataType;
     variable  DO14_GlitchData : VitalGlitchDataType;
     variable  DO15_GlitchData : VitalGlitchDataType;
     variable  RXMCLK_GlitchData : VitalGlitchDataType;
     variable  TX1P_GlitchData : VitalGlitchDataType;
     variable  TX1N_GlitchData : VitalGlitchDataType;
     variable  TXPCSHCLKOUT_GlitchData : VitalGlitchDataType;
     variable  RXPCSHCLKOUT_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT0_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT1_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT2_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT3_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT4_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT5_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT6_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT7_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT8_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT9_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT10_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT11_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT12_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT13_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT14_GlitchData : VitalGlitchDataType;
     variable  COMBUSOUT15_GlitchData : VitalGlitchDataType;
begin

--  Setup/Hold Check Violations (all input pins)

     if (TimingChecksOn) then
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI0_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI0_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(0),
         TestSignalName => "CHBONDI(0)",
         TestDelay      => tisd_CHBONDI(0),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(0),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(0),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(0),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI1_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI1_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(1),
         TestSignalName => "CHBONDI(1)",
         TestDelay      => tisd_CHBONDI(1),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(1),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(1),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(1),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI2_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI2_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(2),
         TestSignalName => "CHBONDI(2)",
         TestDelay      => tisd_CHBONDI(2),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(2),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(2),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(2),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI3_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI3_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(3),
         TestSignalName => "CHBONDI(3)",
         TestDelay      => tisd_CHBONDI(3),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(3),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(3),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(3),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CHBONDI4_RXUSRCLK_posedge,
         TimingData     => Tmkr_CHBONDI4_RXUSRCLK_posedge,
         TestSignal     => CHBONDI_dly(4),
         TestSignalName => "CHBONDI(4)",
         TestDelay      => tisd_CHBONDI(4),
         RefSignal      => RXUSRCLK_dly,
         RefSignalName  => "RXUSRCLK",
         RefDelay       => ticd_RXUSRCLK,
         SetupHigh      => tsetup_CHBONDI_RXUSRCLK_posedge_posedge(4),
         SetupLow       => tsetup_CHBONDI_RXUSRCLK_negedge_posedge(4),
         HoldLow        => thold_CHBONDI_RXUSRCLK_posedge_posedge(4),
         HoldHigh       => thold_CHBONDI_RXUSRCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_ENCHANSYNC_RXUSRCLK2_posedge,
         TimingData     => Tmkr_ENCHANSYNC_RXUSRCLK2_posedge,
         TestSignal     => ENCHANSYNC_dly,
         TestSignalName => "ENCHANSYNC",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_ENCHANSYNC_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_ENCHANSYNC_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_ENMCOMMAALIGN_RXUSRCLK2_posedge,
         TimingData     => Tmkr_ENMCOMMAALIGN_RXUSRCLK2_posedge,
         TestSignal     => ENMCOMMAALIGN_dly,
         TestSignalName => "ENMCOMMAALIGN",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_ENMCOMMAALIGN_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_ENMCOMMAALIGN_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_ENPCOMMAALIGN_RXUSRCLK2_posedge,
         TimingData     => Tmkr_ENPCOMMAALIGN_RXUSRCLK2_posedge,
         TestSignal     => ENPCOMMAALIGN_dly,
         TestSignalName => "ENPCOMMAALIGN",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_ENPCOMMAALIGN_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_ENPCOMMAALIGN_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCOMMADETUSE_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXCOMMADETUSE_RXUSRCLK2_posedge,
         TestSignal     => RXCOMMADETUSE_dly,
         TestSignalName => "RXCOMMADETUSE",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXCOMMADETUSE_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXCOMMADETUSE_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXIGNOREBTF_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXIGNOREBTF_RXUSRCLK2_posedge,
         TestSignal     => RXIGNOREBTF_dly,
         TestSignalName => "RXIGNOREBTF",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXIGNOREBTF_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXIGNOREBTF_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXIGNOREBTF_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXIGNOREBTF_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXRESET_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXRESET_RXUSRCLK2_posedge,
         TestSignal     => RXRESET_dly,
         TestSignalName => "RXRESET",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXRESET_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXRESET_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXRESET_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXRESET_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXSLIDE_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXSLIDE_RXUSRCLK2_posedge,
         TestSignal     => RXSLIDE_dly,
         TestSignalName => "RXSLIDE",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXSLIDE_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXSLIDE_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXSLIDE_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXSLIDE_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B0_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(0),
         TestSignalName => "TXBYPASS8B10B(0)",
         TestDelay      => tisd_TXBYPASS8B10B(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B1_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(1),
         TestSignalName => "TXBYPASS8B10B(1)",
         TestDelay      => tisd_TXBYPASS8B10B(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B2_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(2),
         TestSignalName => "TXBYPASS8B10B(2)",
         TestDelay      => tisd_TXBYPASS8B10B(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B3_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(3),
         TestSignalName => "TXBYPASS8B10B(3)",
         TestDelay      => tisd_TXBYPASS8B10B(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B4_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(4),
         TestSignalName => "TXBYPASS8B10B(4)",
         TestDelay      => tisd_TXBYPASS8B10B(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B5_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(5),
         TestSignalName => "TXBYPASS8B10B(5)",
         TestDelay      => tisd_TXBYPASS8B10B(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B6_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(6),
         TestSignalName => "TXBYPASS8B10B(6)",
         TestDelay      => tisd_TXBYPASS8B10B(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXBYPASS8B10B7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXBYPASS8B10B7_TXUSRCLK2_posedge,
         TestSignal     => TXBYPASS8B10B_dly(7),
         TestSignalName => "TXBYPASS8B10B(7)",
         TestDelay      => tisd_TXBYPASS8B10B(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXBYPASS8B10B_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXBYPASS8B10B_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(0),
         TestSignalName => "TXCHARDISPMODE(0)",
         TestDelay      => tisd_TXCHARDISPMODE(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(1),
         TestSignalName => "TXCHARDISPMODE(1)",
         TestDelay      => tisd_TXCHARDISPMODE(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(2),
         TestSignalName => "TXCHARDISPMODE(2)",
         TestDelay      => tisd_TXCHARDISPMODE(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(3),
         TestSignalName => "TXCHARDISPMODE(3)",
         TestDelay      => tisd_TXCHARDISPMODE(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(4),
         TestSignalName => "TXCHARDISPMODE(4)",
         TestDelay      => tisd_TXCHARDISPMODE(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(5),
         TestSignalName => "TXCHARDISPMODE(5)",
         TestDelay      => tisd_TXCHARDISPMODE(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(6),
         TestSignalName => "TXCHARDISPMODE(6)",
         TestDelay      => tisd_TXCHARDISPMODE(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPMODE7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPMODE7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPMODE_dly(7),
         TestSignalName => "TXCHARDISPMODE(7)",
         TestDelay      => tisd_TXCHARDISPMODE(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARDISPMODE_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARDISPMODE_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(0),
         TestSignalName => "TXCHARDISPVAL(0)",
         TestDelay      => tisd_TXCHARDISPVAL(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(1),
         TestSignalName => "TXCHARDISPVAL(1)",
         TestDelay      => tisd_TXCHARDISPVAL(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(2),
         TestSignalName => "TXCHARDISPVAL(2)",
         TestDelay      => tisd_TXCHARDISPVAL(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(3),
         TestSignalName => "TXCHARDISPVAL(3)",
         TestDelay      => tisd_TXCHARDISPVAL(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(4),
         TestSignalName => "TXCHARDISPVAL(4)",
         TestDelay      => tisd_TXCHARDISPVAL(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(5),
         TestSignalName => "TXCHARDISPVAL(5)",
         TestDelay      => tisd_TXCHARDISPVAL(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(6),
         TestSignalName => "TXCHARDISPVAL(6)",
         TestDelay      => tisd_TXCHARDISPVAL(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARDISPVAL7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARDISPVAL7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARDISPVAL_dly(7),
         TestSignalName => "TXCHARDISPVAL(7)",
         TestDelay      => tisd_TXCHARDISPVAL(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARDISPVAL_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARDISPVAL_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK0_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(0),
         TestSignalName => "TXCHARISK(0)",
         TestDelay      => tisd_TXCHARISK(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK1_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(1),
         TestSignalName => "TXCHARISK(1)",
         TestDelay      => tisd_TXCHARISK(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK2_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(2),
         TestSignalName => "TXCHARISK(2)",
         TestDelay      => tisd_TXCHARISK(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK3_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(3),
         TestSignalName => "TXCHARISK(3)",
         TestDelay      => tisd_TXCHARISK(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK4_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(4),
         TestSignalName => "TXCHARISK(4)",
         TestDelay      => tisd_TXCHARISK(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK5_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(5),
         TestSignalName => "TXCHARISK(5)",
         TestDelay      => tisd_TXCHARISK(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK6_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(6),
         TestSignalName => "TXCHARISK(6)",
         TestDelay      => tisd_TXCHARISK(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCHARISK7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCHARISK7_TXUSRCLK2_posedge,
         TestSignal     => TXCHARISK_dly(7),
         TestSignalName => "TXCHARISK(7)",
         TestDelay      => tisd_TXCHARISK(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXCHARISK_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXCHARISK_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXCHARISK_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXCHARISK_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA0_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA0_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(0),
         TestSignalName => "TXDATA(0)",
         TestDelay      => tisd_TXDATA(0),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(0),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(0),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(0),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA1_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA1_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(1),
         TestSignalName => "TXDATA(1)",
         TestDelay      => tisd_TXDATA(1),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(1),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(1),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(1),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA2_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA2_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(2),
         TestSignalName => "TXDATA(2)",
         TestDelay      => tisd_TXDATA(2),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(2),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(2),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(2),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA3_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA3_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(3),
         TestSignalName => "TXDATA(3)",
         TestDelay      => tisd_TXDATA(3),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(3),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(3),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(3),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA4_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA4_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(4),
         TestSignalName => "TXDATA(4)",
         TestDelay      => tisd_TXDATA(4),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(4),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(4),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(4),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA5_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA5_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(5),
         TestSignalName => "TXDATA(5)",
         TestDelay      => tisd_TXDATA(5),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(5),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(5),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(5),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA6_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA6_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(6),
         TestSignalName => "TXDATA(6)",
         TestDelay      => tisd_TXDATA(6),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(6),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(6),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(6),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA7_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA7_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(7),
         TestSignalName => "TXDATA(7)",
         TestDelay      => tisd_TXDATA(7),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(7),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(7),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(7),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA8_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA8_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(8),
         TestSignalName => "TXDATA(8)",
         TestDelay      => tisd_TXDATA(8),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(8),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(8),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(8),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA9_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA9_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(9),
         TestSignalName => "TXDATA(9)",
         TestDelay      => tisd_TXDATA(9),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(9),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(9),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(9),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA10_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA10_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(10),
         TestSignalName => "TXDATA(10)",
         TestDelay      => tisd_TXDATA(10),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(10),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(10),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(10),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA11_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA11_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(11),
         TestSignalName => "TXDATA(11)",
         TestDelay      => tisd_TXDATA(11),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(11),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(11),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(11),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA12_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA12_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(12),
         TestSignalName => "TXDATA(12)",
         TestDelay      => tisd_TXDATA(12),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(12),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(12),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(12),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA13_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA13_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(13),
         TestSignalName => "TXDATA(13)",
         TestDelay      => tisd_TXDATA(13),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(13),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(13),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(13),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA14_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA14_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(14),
         TestSignalName => "TXDATA(14)",
         TestDelay      => tisd_TXDATA(14),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(14),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(14),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(14),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA15_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA15_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(15),
         TestSignalName => "TXDATA(15)",
         TestDelay      => tisd_TXDATA(15),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(15),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(15),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(15),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA16_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA16_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(16),
         TestSignalName => "TXDATA(16)",
         TestDelay      => tisd_TXDATA(16),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(16),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(16),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(16),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA17_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA17_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(17),
         TestSignalName => "TXDATA(17)",
         TestDelay      => tisd_TXDATA(17),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(17),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(17),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(17),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA18_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA18_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(18),
         TestSignalName => "TXDATA(18)",
         TestDelay      => tisd_TXDATA(18),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(18),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(18),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(18),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA19_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA19_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(19),
         TestSignalName => "TXDATA(19)",
         TestDelay      => tisd_TXDATA(19),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(19),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(19),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(19),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA20_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA20_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(20),
         TestSignalName => "TXDATA(20)",
         TestDelay      => tisd_TXDATA(20),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(20),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(20),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(20),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA21_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA21_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(21),
         TestSignalName => "TXDATA(21)",
         TestDelay      => tisd_TXDATA(21),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(21),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(21),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(21),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA22_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA22_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(22),
         TestSignalName => "TXDATA(22)",
         TestDelay      => tisd_TXDATA(22),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(22),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(22),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(22),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA23_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA23_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(23),
         TestSignalName => "TXDATA(23)",
         TestDelay      => tisd_TXDATA(23),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(23),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(23),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(23),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA24_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA24_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(24),
         TestSignalName => "TXDATA(24)",
         TestDelay      => tisd_TXDATA(24),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(24),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(24),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(24),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA25_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA25_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(25),
         TestSignalName => "TXDATA(25)",
         TestDelay      => tisd_TXDATA(25),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(25),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(25),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(25),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA26_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA26_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(26),
         TestSignalName => "TXDATA(26)",
         TestDelay      => tisd_TXDATA(26),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(26),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(26),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(26),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA27_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA27_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(27),
         TestSignalName => "TXDATA(27)",
         TestDelay      => tisd_TXDATA(27),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(27),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(27),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(27),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA28_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA28_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(28),
         TestSignalName => "TXDATA(28)",
         TestDelay      => tisd_TXDATA(28),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(28),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(28),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(28),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA29_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA29_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(29),
         TestSignalName => "TXDATA(29)",
         TestDelay      => tisd_TXDATA(29),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(29),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(29),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(29),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA30_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA30_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(30),
         TestSignalName => "TXDATA(30)",
         TestDelay      => tisd_TXDATA(30),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(30),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(30),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(30),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA31_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA31_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(31),
         TestSignalName => "TXDATA(31)",
         TestDelay      => tisd_TXDATA(31),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(31),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(31),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(31),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA32_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA32_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(32),
         TestSignalName => "TXDATA(32)",
         TestDelay      => tisd_TXDATA(32),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(32),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(32),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(32),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA33_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA33_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(33),
         TestSignalName => "TXDATA(33)",
         TestDelay      => tisd_TXDATA(33),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(33),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(33),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(33),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA34_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA34_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(34),
         TestSignalName => "TXDATA(34)",
         TestDelay      => tisd_TXDATA(34),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(34),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(34),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(34),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA35_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA35_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(35),
         TestSignalName => "TXDATA(35)",
         TestDelay      => tisd_TXDATA(35),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(35),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(35),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(35),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA36_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA36_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(36),
         TestSignalName => "TXDATA(36)",
         TestDelay      => tisd_TXDATA(36),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(36),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(36),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(36),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA37_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA37_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(37),
         TestSignalName => "TXDATA(37)",
         TestDelay      => tisd_TXDATA(37),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(37),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(37),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(37),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA38_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA38_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(38),
         TestSignalName => "TXDATA(38)",
         TestDelay      => tisd_TXDATA(38),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(38),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(38),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(38),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA39_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA39_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(39),
         TestSignalName => "TXDATA(39)",
         TestDelay      => tisd_TXDATA(39),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(39),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(39),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(39),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA40_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA40_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(40),
         TestSignalName => "TXDATA(40)",
         TestDelay      => tisd_TXDATA(40),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(40),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(40),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(40),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA41_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA41_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(41),
         TestSignalName => "TXDATA(41)",
         TestDelay      => tisd_TXDATA(41),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(41),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(41),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(41),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA42_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA42_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(42),
         TestSignalName => "TXDATA(42)",
         TestDelay      => tisd_TXDATA(42),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(42),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(42),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(42),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA43_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA43_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(43),
         TestSignalName => "TXDATA(43)",
         TestDelay      => tisd_TXDATA(43),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(43),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(43),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(43),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA44_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA44_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(44),
         TestSignalName => "TXDATA(44)",
         TestDelay      => tisd_TXDATA(44),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(44),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(44),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(44),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA45_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA45_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(45),
         TestSignalName => "TXDATA(45)",
         TestDelay      => tisd_TXDATA(45),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(45),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(45),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(45),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA46_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA46_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(46),
         TestSignalName => "TXDATA(46)",
         TestDelay      => tisd_TXDATA(46),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(46),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(46),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(46),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA47_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA47_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(47),
         TestSignalName => "TXDATA(47)",
         TestDelay      => tisd_TXDATA(47),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(47),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(47),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(47),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA48_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA48_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(48),
         TestSignalName => "TXDATA(48)",
         TestDelay      => tisd_TXDATA(48),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(48),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(48),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(48),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA49_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA49_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(49),
         TestSignalName => "TXDATA(49)",
         TestDelay      => tisd_TXDATA(49),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(49),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(49),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(49),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA50_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA50_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(50),
         TestSignalName => "TXDATA(50)",
         TestDelay      => tisd_TXDATA(50),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(50),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(50),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(50),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA51_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA51_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(51),
         TestSignalName => "TXDATA(51)",
         TestDelay      => tisd_TXDATA(51),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(51),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(51),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(51),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA52_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA52_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(52),
         TestSignalName => "TXDATA(52)",
         TestDelay      => tisd_TXDATA(52),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(52),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(52),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(52),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA53_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA53_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(53),
         TestSignalName => "TXDATA(53)",
         TestDelay      => tisd_TXDATA(53),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(53),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(53),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(53),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA54_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA54_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(54),
         TestSignalName => "TXDATA(54)",
         TestDelay      => tisd_TXDATA(54),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(54),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(54),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(54),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA55_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA55_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(55),
         TestSignalName => "TXDATA(55)",
         TestDelay      => tisd_TXDATA(55),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(55),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(55),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(55),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA56_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA56_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(56),
         TestSignalName => "TXDATA(56)",
         TestDelay      => tisd_TXDATA(56),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(56),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(56),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(56),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA57_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA57_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(57),
         TestSignalName => "TXDATA(57)",
         TestDelay      => tisd_TXDATA(57),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(57),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(57),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(57),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA58_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA58_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(58),
         TestSignalName => "TXDATA(58)",
         TestDelay      => tisd_TXDATA(58),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(58),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(58),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(58),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA59_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA59_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(59),
         TestSignalName => "TXDATA(59)",
         TestDelay      => tisd_TXDATA(59),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(59),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(59),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(59),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA60_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA60_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(60),
         TestSignalName => "TXDATA(60)",
         TestDelay      => tisd_TXDATA(60),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(60),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(60),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(60),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA61_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA61_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(61),
         TestSignalName => "TXDATA(61)",
         TestDelay      => tisd_TXDATA(61),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(61),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(61),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(61),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA62_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA62_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(62),
         TestSignalName => "TXDATA(62)",
         TestDelay      => tisd_TXDATA(62),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(62),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(62),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(62),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXDATA63_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXDATA63_TXUSRCLK2_posedge,
         TestSignal     => TXDATA_dly(63),
         TestSignalName => "TXDATA(63)",
         TestDelay      => tisd_TXDATA(63),
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => ticd_TXUSRCLK2,
         SetupHigh      => tsetup_TXDATA_TXUSRCLK2_posedge_posedge(63),
         SetupLow       => tsetup_TXDATA_TXUSRCLK2_negedge_posedge(63),
         HoldLow        => thold_TXDATA_TXUSRCLK2_posedge_posedge(63),
         HoldHigh       => thold_TXDATA_TXUSRCLK2_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXRESET_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXRESET_TXUSRCLK2_posedge,
         TestSignal     => TXRESET_dly,
         TestSignalName => "TXRESET",
         TestDelay      => 0 ns,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXRESET_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXRESET_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXRESET_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXRESET_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCLKSTABLE_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXCLKSTABLE_RXUSRCLK2_posedge,
         TestSignal     => RXCLKSTABLE_dly,
         TestSignalName => "RXCLKSTABLE",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXCLKSTABLE_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXCLKSTABLE_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXCLKSTABLE_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXCLKSTABLE_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXPMARESET_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXPMARESET_RXUSRCLK2_posedge,
         TestSignal     => RXPMARESET_dly,
         TestSignalName => "RXPMARESET",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXPMARESET_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXPMARESET_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXPMARESET_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXPMARESET_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCLKSTABLE_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXCLKSTABLE_TXUSRCLK2_posedge,
         TestSignal     => TXCLKSTABLE_dly,
         TestSignalName => "TXCLKSTABLE",
         TestDelay      => 0 ns,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXCLKSTABLE_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXCLKSTABLE_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXCLKSTABLE_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXCLKSTABLE_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXPMARESET_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXPMARESET_TXUSRCLK2_posedge,
         TestSignal     => TXPMARESET_dly,
         TestSignalName => "TXPMARESET",
         TestDelay      => 0 ns,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXPMARESET_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXPMARESET_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXPMARESET_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXPMARESET_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN0_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN0_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(0),
         TestSignalName => "RXCRCIN(0)",
         TestDelay      => tisd_RXCRCIN(0),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(0),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(0),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(0),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN1_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN1_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(1),
         TestSignalName => "RXCRCIN(1)",
         TestDelay      => tisd_RXCRCIN(1),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(1),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(1),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(1),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN2_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN2_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(2),
         TestSignalName => "RXCRCIN(2)",
         TestDelay      => tisd_RXCRCIN(2),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(2),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(2),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(2),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN3_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN3_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(3),
         TestSignalName => "RXCRCIN(3)",
         TestDelay      => tisd_RXCRCIN(3),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(3),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(3),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(3),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN4_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN4_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(4),
         TestSignalName => "RXCRCIN(4)",
         TestDelay      => tisd_RXCRCIN(4),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(4),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(4),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(4),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN5_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN5_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(5),
         TestSignalName => "RXCRCIN(5)",
         TestDelay      => tisd_RXCRCIN(5),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(5),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(5),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(5),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN6_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN6_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(6),
         TestSignalName => "RXCRCIN(6)",
         TestDelay      => tisd_RXCRCIN(6),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(6),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(6),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(6),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN7_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN7_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(7),
         TestSignalName => "RXCRCIN(7)",
         TestDelay      => tisd_RXCRCIN(7),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(7),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(7),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(7),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN8_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN8_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(8),
         TestSignalName => "RXCRCIN(8)",
         TestDelay      => tisd_RXCRCIN(8),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(8),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(8),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(8),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN9_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN9_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(9),
         TestSignalName => "RXCRCIN(9)",
         TestDelay      => tisd_RXCRCIN(9),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(9),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(9),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(9),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN10_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN10_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(10),
         TestSignalName => "RXCRCIN(10)",
         TestDelay      => tisd_RXCRCIN(10),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(10),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(10),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(10),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN11_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN11_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(11),
         TestSignalName => "RXCRCIN(11)",
         TestDelay      => tisd_RXCRCIN(11),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(11),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(11),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(11),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN12_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN12_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(12),
         TestSignalName => "RXCRCIN(12)",
         TestDelay      => tisd_RXCRCIN(12),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(12),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(12),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(12),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN13_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN13_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(13),
         TestSignalName => "RXCRCIN(13)",
         TestDelay      => tisd_RXCRCIN(13),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(13),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(13),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(13),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN14_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN14_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(14),
         TestSignalName => "RXCRCIN(14)",
         TestDelay      => tisd_RXCRCIN(14),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(14),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(14),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(14),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN15_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN15_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(15),
         TestSignalName => "RXCRCIN(15)",
         TestDelay      => tisd_RXCRCIN(15),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(15),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(15),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(15),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN16_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN16_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(16),
         TestSignalName => "RXCRCIN(16)",
         TestDelay      => tisd_RXCRCIN(16),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(16),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(16),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(16),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN17_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN17_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(17),
         TestSignalName => "RXCRCIN(17)",
         TestDelay      => tisd_RXCRCIN(17),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(17),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(17),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(17),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN18_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN18_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(18),
         TestSignalName => "RXCRCIN(18)",
         TestDelay      => tisd_RXCRCIN(18),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(18),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(18),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(18),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN19_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN19_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(19),
         TestSignalName => "RXCRCIN(19)",
         TestDelay      => tisd_RXCRCIN(19),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(19),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(19),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(19),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN20_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN20_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(20),
         TestSignalName => "RXCRCIN(20)",
         TestDelay      => tisd_RXCRCIN(20),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(20),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(20),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(20),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN21_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN21_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(21),
         TestSignalName => "RXCRCIN(21)",
         TestDelay      => tisd_RXCRCIN(21),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(21),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(21),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(21),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN22_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN22_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(22),
         TestSignalName => "RXCRCIN(22)",
         TestDelay      => tisd_RXCRCIN(22),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(22),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(22),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(22),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN23_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN23_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(23),
         TestSignalName => "RXCRCIN(23)",
         TestDelay      => tisd_RXCRCIN(23),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(23),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(23),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(23),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN24_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN24_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(24),
         TestSignalName => "RXCRCIN(24)",
         TestDelay      => tisd_RXCRCIN(24),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(24),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(24),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(24),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN25_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN25_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(25),
         TestSignalName => "RXCRCIN(25)",
         TestDelay      => tisd_RXCRCIN(25),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(25),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(25),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(25),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN26_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN26_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(26),
         TestSignalName => "RXCRCIN(26)",
         TestDelay      => tisd_RXCRCIN(26),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(26),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(26),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(26),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN27_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN27_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(27),
         TestSignalName => "RXCRCIN(27)",
         TestDelay      => tisd_RXCRCIN(27),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(27),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(27),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(27),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN28_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN28_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(28),
         TestSignalName => "RXCRCIN(28)",
         TestDelay      => tisd_RXCRCIN(28),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(28),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(28),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(28),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN29_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN29_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(29),
         TestSignalName => "RXCRCIN(29)",
         TestDelay      => tisd_RXCRCIN(29),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(29),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(29),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(29),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN30_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN30_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(30),
         TestSignalName => "RXCRCIN(30)",
         TestDelay      => tisd_RXCRCIN(30),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(30),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(30),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(30),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN31_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN31_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(31),
         TestSignalName => "RXCRCIN(31)",
         TestDelay      => tisd_RXCRCIN(31),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(31),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(31),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(31),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN32_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN32_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(32),
         TestSignalName => "RXCRCIN(32)",
         TestDelay      => tisd_RXCRCIN(32),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(32),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(32),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(32),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN33_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN33_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(33),
         TestSignalName => "RXCRCIN(33)",
         TestDelay      => tisd_RXCRCIN(33),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(33),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(33),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(33),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN34_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN34_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(34),
         TestSignalName => "RXCRCIN(34)",
         TestDelay      => tisd_RXCRCIN(34),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(34),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(34),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(34),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN35_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN35_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(35),
         TestSignalName => "RXCRCIN(35)",
         TestDelay      => tisd_RXCRCIN(35),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(35),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(35),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(35),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN36_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN36_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(36),
         TestSignalName => "RXCRCIN(36)",
         TestDelay      => tisd_RXCRCIN(36),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(36),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(36),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(36),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN37_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN37_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(37),
         TestSignalName => "RXCRCIN(37)",
         TestDelay      => tisd_RXCRCIN(37),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(37),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(37),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(37),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN38_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN38_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(38),
         TestSignalName => "RXCRCIN(38)",
         TestDelay      => tisd_RXCRCIN(38),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(38),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(38),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(38),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN39_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN39_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(39),
         TestSignalName => "RXCRCIN(39)",
         TestDelay      => tisd_RXCRCIN(39),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(39),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(39),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(39),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN40_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN40_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(40),
         TestSignalName => "RXCRCIN(40)",
         TestDelay      => tisd_RXCRCIN(40),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(40),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(40),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(40),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN41_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN41_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(41),
         TestSignalName => "RXCRCIN(41)",
         TestDelay      => tisd_RXCRCIN(41),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(41),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(41),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(41),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN42_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN42_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(42),
         TestSignalName => "RXCRCIN(42)",
         TestDelay      => tisd_RXCRCIN(42),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(42),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(42),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(42),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN43_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN43_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(43),
         TestSignalName => "RXCRCIN(43)",
         TestDelay      => tisd_RXCRCIN(43),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(43),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(43),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(43),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN44_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN44_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(44),
         TestSignalName => "RXCRCIN(44)",
         TestDelay      => tisd_RXCRCIN(44),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(44),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(44),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(44),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN45_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN45_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(45),
         TestSignalName => "RXCRCIN(45)",
         TestDelay      => tisd_RXCRCIN(45),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(45),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(45),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(45),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN46_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN46_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(46),
         TestSignalName => "RXCRCIN(46)",
         TestDelay      => tisd_RXCRCIN(46),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(46),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(46),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(46),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN47_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN47_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(47),
         TestSignalName => "RXCRCIN(47)",
         TestDelay      => tisd_RXCRCIN(47),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(47),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(47),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(47),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN48_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN48_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(48),
         TestSignalName => "RXCRCIN(48)",
         TestDelay      => tisd_RXCRCIN(48),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(48),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(48),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(48),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN49_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN49_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(49),
         TestSignalName => "RXCRCIN(49)",
         TestDelay      => tisd_RXCRCIN(49),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(49),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(49),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(49),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN50_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN50_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(50),
         TestSignalName => "RXCRCIN(50)",
         TestDelay      => tisd_RXCRCIN(50),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(50),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(50),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(50),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN51_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN51_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(51),
         TestSignalName => "RXCRCIN(51)",
         TestDelay      => tisd_RXCRCIN(51),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(51),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(51),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(51),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN52_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN52_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(52),
         TestSignalName => "RXCRCIN(52)",
         TestDelay      => tisd_RXCRCIN(52),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(52),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(52),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(52),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN53_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN53_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(53),
         TestSignalName => "RXCRCIN(53)",
         TestDelay      => tisd_RXCRCIN(53),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(53),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(53),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(53),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN54_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN54_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(54),
         TestSignalName => "RXCRCIN(54)",
         TestDelay      => tisd_RXCRCIN(54),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(54),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(54),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(54),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN55_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN55_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(55),
         TestSignalName => "RXCRCIN(55)",
         TestDelay      => tisd_RXCRCIN(55),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(55),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(55),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(55),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN56_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN56_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(56),
         TestSignalName => "RXCRCIN(56)",
         TestDelay      => tisd_RXCRCIN(56),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(56),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(56),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(56),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN57_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN57_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(57),
         TestSignalName => "RXCRCIN(57)",
         TestDelay      => tisd_RXCRCIN(57),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(57),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(57),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(57),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN58_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN58_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(58),
         TestSignalName => "RXCRCIN(58)",
         TestDelay      => tisd_RXCRCIN(58),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(58),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(58),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(58),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN59_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN59_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(59),
         TestSignalName => "RXCRCIN(59)",
         TestDelay      => tisd_RXCRCIN(59),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(59),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(59),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(59),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN60_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN60_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(60),
         TestSignalName => "RXCRCIN(60)",
         TestDelay      => tisd_RXCRCIN(60),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(60),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(60),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(60),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN61_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN61_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(61),
         TestSignalName => "RXCRCIN(61)",
         TestDelay      => tisd_RXCRCIN(61),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(61),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(61),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(61),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN62_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN62_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(62),
         TestSignalName => "RXCRCIN(62)",
         TestDelay      => tisd_RXCRCIN(62),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(62),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(62),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(62),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCIN63_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCIN63_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCIN_dly(63),
         TestSignalName => "RXCRCIN(63)",
         TestDelay      => tisd_RXCRCIN(63),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCIN_RXCRCINTCLK_posedge_posedge(63),
         SetupLow       => tsetup_RXCRCIN_RXCRCINTCLK_negedge_posedge(63),
         HoldLow        => thold_RXCRCIN_RXCRCINTCLK_posedge_posedge(63),
         HoldHigh       => thold_RXCRCIN_RXCRCINTCLK_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCDATAWIDTH0_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCDATAWIDTH0_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCDATAWIDTH_dly(0),
         TestSignalName => "RXCRCDATAWIDTH(0)",
         TestDelay      => tisd_RXCRCDATAWIDTH(0),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(0),
         SetupLow       => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(0),
         HoldLow        => thold_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(0),
         HoldHigh       => thold_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCDATAWIDTH1_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCDATAWIDTH1_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCDATAWIDTH_dly(1),
         TestSignalName => "RXCRCDATAWIDTH(1)",
         TestDelay      => tisd_RXCRCDATAWIDTH(1),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(1),
         SetupLow       => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(1),
         HoldLow        => thold_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(1),
         HoldHigh       => thold_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCDATAWIDTH2_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCDATAWIDTH2_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCDATAWIDTH_dly(2),
         TestSignalName => "RXCRCDATAWIDTH(2)",
         TestDelay      => tisd_RXCRCDATAWIDTH(2),
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => ticd_RXCRCINTCLK,
         SetupHigh      => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(2),
         SetupLow       => tsetup_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(2),
         HoldLow        => thold_RXCRCDATAWIDTH_RXCRCINTCLK_posedge_posedge(2),
         HoldHigh       => thold_RXCRCDATAWIDTH_RXCRCINTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCDATAVALID_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCDATAVALID_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCDATAVALID_dly,
         TestSignalName => "RXCRCDATAVALID",
         TestDelay      => 0 ns,
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_RXCRCDATAVALID_RXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_RXCRCDATAVALID_RXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCINIT_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCINIT_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCINIT_dly,
         TestSignalName => "RXCRCINIT",
         TestDelay      => 0 ns,
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXCRCINIT_RXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_RXCRCINIT_RXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_RXCRCINIT_RXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_RXCRCINIT_RXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXCRCRESET_RXCRCINTCLK_posedge,
         TimingData     => Tmkr_RXCRCRESET_RXCRCINTCLK_posedge,
         TestSignal     => RXCRCRESET_dly,
         TestSignalName => "RXCRCRESET",
         TestDelay      => 0 ns,
         RefSignal      => RXCRCINTCLK_dly,
         RefSignalName  => "RXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXCRCRESET_RXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_RXCRCRESET_RXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_RXCRCRESET_RXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_RXCRCRESET_RXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN0_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN0_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(0),
         TestSignalName => "TXCRCIN(0)",
         TestDelay      => tisd_TXCRCIN(0),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(0),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(0),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(0),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN1_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN1_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(1),
         TestSignalName => "TXCRCIN(1)",
         TestDelay      => tisd_TXCRCIN(1),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(1),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(1),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(1),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN2_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN2_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(2),
         TestSignalName => "TXCRCIN(2)",
         TestDelay      => tisd_TXCRCIN(2),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(2),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(2),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(2),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN3_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN3_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(3),
         TestSignalName => "TXCRCIN(3)",
         TestDelay      => tisd_TXCRCIN(3),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(3),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(3),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(3),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN4_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN4_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(4),
         TestSignalName => "TXCRCIN(4)",
         TestDelay      => tisd_TXCRCIN(4),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(4),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(4),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(4),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN5_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN5_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(5),
         TestSignalName => "TXCRCIN(5)",
         TestDelay      => tisd_TXCRCIN(5),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(5),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(5),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(5),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN6_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN6_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(6),
         TestSignalName => "TXCRCIN(6)",
         TestDelay      => tisd_TXCRCIN(6),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(6),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(6),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(6),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN7_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN7_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(7),
         TestSignalName => "TXCRCIN(7)",
         TestDelay      => tisd_TXCRCIN(7),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(7),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(7),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(7),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN8_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN8_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(8),
         TestSignalName => "TXCRCIN(8)",
         TestDelay      => tisd_TXCRCIN(8),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(8),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(8),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(8),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN9_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN9_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(9),
         TestSignalName => "TXCRCIN(9)",
         TestDelay      => tisd_TXCRCIN(9),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(9),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(9),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(9),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN10_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN10_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(10),
         TestSignalName => "TXCRCIN(10)",
         TestDelay      => tisd_TXCRCIN(10),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(10),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(10),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(10),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN11_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN11_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(11),
         TestSignalName => "TXCRCIN(11)",
         TestDelay      => tisd_TXCRCIN(11),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(11),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(11),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(11),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN12_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN12_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(12),
         TestSignalName => "TXCRCIN(12)",
         TestDelay      => tisd_TXCRCIN(12),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(12),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(12),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(12),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN13_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN13_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(13),
         TestSignalName => "TXCRCIN(13)",
         TestDelay      => tisd_TXCRCIN(13),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(13),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(13),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(13),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN14_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN14_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(14),
         TestSignalName => "TXCRCIN(14)",
         TestDelay      => tisd_TXCRCIN(14),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(14),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(14),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(14),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN15_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN15_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(15),
         TestSignalName => "TXCRCIN(15)",
         TestDelay      => tisd_TXCRCIN(15),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(15),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(15),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(15),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN16_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN16_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(16),
         TestSignalName => "TXCRCIN(16)",
         TestDelay      => tisd_TXCRCIN(16),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(16),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(16),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(16),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN17_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN17_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(17),
         TestSignalName => "TXCRCIN(17)",
         TestDelay      => tisd_TXCRCIN(17),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(17),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(17),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(17),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN18_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN18_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(18),
         TestSignalName => "TXCRCIN(18)",
         TestDelay      => tisd_TXCRCIN(18),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(18),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(18),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(18),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN19_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN19_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(19),
         TestSignalName => "TXCRCIN(19)",
         TestDelay      => tisd_TXCRCIN(19),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(19),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(19),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(19),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN20_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN20_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(20),
         TestSignalName => "TXCRCIN(20)",
         TestDelay      => tisd_TXCRCIN(20),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(20),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(20),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(20),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN21_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN21_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(21),
         TestSignalName => "TXCRCIN(21)",
         TestDelay      => tisd_TXCRCIN(21),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(21),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(21),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(21),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN22_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN22_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(22),
         TestSignalName => "TXCRCIN(22)",
         TestDelay      => tisd_TXCRCIN(22),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(22),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(22),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(22),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN23_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN23_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(23),
         TestSignalName => "TXCRCIN(23)",
         TestDelay      => tisd_TXCRCIN(23),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(23),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(23),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(23),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN24_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN24_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(24),
         TestSignalName => "TXCRCIN(24)",
         TestDelay      => tisd_TXCRCIN(24),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(24),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(24),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(24),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN25_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN25_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(25),
         TestSignalName => "TXCRCIN(25)",
         TestDelay      => tisd_TXCRCIN(25),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(25),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(25),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(25),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN26_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN26_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(26),
         TestSignalName => "TXCRCIN(26)",
         TestDelay      => tisd_TXCRCIN(26),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(26),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(26),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(26),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN27_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN27_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(27),
         TestSignalName => "TXCRCIN(27)",
         TestDelay      => tisd_TXCRCIN(27),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(27),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(27),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(27),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN28_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN28_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(28),
         TestSignalName => "TXCRCIN(28)",
         TestDelay      => tisd_TXCRCIN(28),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(28),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(28),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(28),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN29_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN29_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(29),
         TestSignalName => "TXCRCIN(29)",
         TestDelay      => tisd_TXCRCIN(29),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(29),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(29),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(29),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN30_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN30_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(30),
         TestSignalName => "TXCRCIN(30)",
         TestDelay      => tisd_TXCRCIN(30),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(30),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(30),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(30),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN31_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN31_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(31),
         TestSignalName => "TXCRCIN(31)",
         TestDelay      => tisd_TXCRCIN(31),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(31),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(31),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(31),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN32_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN32_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(32),
         TestSignalName => "TXCRCIN(32)",
         TestDelay      => tisd_TXCRCIN(32),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(32),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(32),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(32),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN33_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN33_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(33),
         TestSignalName => "TXCRCIN(33)",
         TestDelay      => tisd_TXCRCIN(33),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(33),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(33),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(33),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN34_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN34_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(34),
         TestSignalName => "TXCRCIN(34)",
         TestDelay      => tisd_TXCRCIN(34),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(34),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(34),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(34),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN35_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN35_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(35),
         TestSignalName => "TXCRCIN(35)",
         TestDelay      => tisd_TXCRCIN(35),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(35),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(35),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(35),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN36_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN36_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(36),
         TestSignalName => "TXCRCIN(36)",
         TestDelay      => tisd_TXCRCIN(36),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(36),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(36),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(36),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN37_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN37_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(37),
         TestSignalName => "TXCRCIN(37)",
         TestDelay      => tisd_TXCRCIN(37),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(37),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(37),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(37),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN38_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN38_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(38),
         TestSignalName => "TXCRCIN(38)",
         TestDelay      => tisd_TXCRCIN(38),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(38),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(38),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(38),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN39_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN39_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(39),
         TestSignalName => "TXCRCIN(39)",
         TestDelay      => tisd_TXCRCIN(39),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(39),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(39),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(39),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN40_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN40_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(40),
         TestSignalName => "TXCRCIN(40)",
         TestDelay      => tisd_TXCRCIN(40),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(40),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(40),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(40),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN41_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN41_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(41),
         TestSignalName => "TXCRCIN(41)",
         TestDelay      => tisd_TXCRCIN(41),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(41),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(41),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(41),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN42_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN42_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(42),
         TestSignalName => "TXCRCIN(42)",
         TestDelay      => tisd_TXCRCIN(42),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(42),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(42),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(42),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN43_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN43_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(43),
         TestSignalName => "TXCRCIN(43)",
         TestDelay      => tisd_TXCRCIN(43),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(43),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(43),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(43),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN44_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN44_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(44),
         TestSignalName => "TXCRCIN(44)",
         TestDelay      => tisd_TXCRCIN(44),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(44),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(44),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(44),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN45_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN45_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(45),
         TestSignalName => "TXCRCIN(45)",
         TestDelay      => tisd_TXCRCIN(45),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(45),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(45),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(45),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN46_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN46_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(46),
         TestSignalName => "TXCRCIN(46)",
         TestDelay      => tisd_TXCRCIN(46),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(46),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(46),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(46),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN47_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN47_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(47),
         TestSignalName => "TXCRCIN(47)",
         TestDelay      => tisd_TXCRCIN(47),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(47),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(47),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(47),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN48_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN48_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(48),
         TestSignalName => "TXCRCIN(48)",
         TestDelay      => tisd_TXCRCIN(48),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(48),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(48),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(48),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN49_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN49_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(49),
         TestSignalName => "TXCRCIN(49)",
         TestDelay      => tisd_TXCRCIN(49),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(49),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(49),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(49),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN50_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN50_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(50),
         TestSignalName => "TXCRCIN(50)",
         TestDelay      => tisd_TXCRCIN(50),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(50),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(50),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(50),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN51_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN51_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(51),
         TestSignalName => "TXCRCIN(51)",
         TestDelay      => tisd_TXCRCIN(51),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(51),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(51),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(51),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN52_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN52_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(52),
         TestSignalName => "TXCRCIN(52)",
         TestDelay      => tisd_TXCRCIN(52),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(52),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(52),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(52),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN53_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN53_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(53),
         TestSignalName => "TXCRCIN(53)",
         TestDelay      => tisd_TXCRCIN(53),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(53),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(53),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(53),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN54_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN54_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(54),
         TestSignalName => "TXCRCIN(54)",
         TestDelay      => tisd_TXCRCIN(54),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(54),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(54),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(54),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN55_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN55_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(55),
         TestSignalName => "TXCRCIN(55)",
         TestDelay      => tisd_TXCRCIN(55),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(55),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(55),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(55),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN56_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN56_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(56),
         TestSignalName => "TXCRCIN(56)",
         TestDelay      => tisd_TXCRCIN(56),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(56),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(56),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(56),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN57_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN57_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(57),
         TestSignalName => "TXCRCIN(57)",
         TestDelay      => tisd_TXCRCIN(57),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(57),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(57),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(57),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN58_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN58_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(58),
         TestSignalName => "TXCRCIN(58)",
         TestDelay      => tisd_TXCRCIN(58),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(58),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(58),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(58),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN59_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN59_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(59),
         TestSignalName => "TXCRCIN(59)",
         TestDelay      => tisd_TXCRCIN(59),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(59),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(59),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(59),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN60_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN60_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(60),
         TestSignalName => "TXCRCIN(60)",
         TestDelay      => tisd_TXCRCIN(60),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(60),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(60),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(60),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN61_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN61_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(61),
         TestSignalName => "TXCRCIN(61)",
         TestDelay      => tisd_TXCRCIN(61),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(61),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(61),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(61),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN62_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN62_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(62),
         TestSignalName => "TXCRCIN(62)",
         TestDelay      => tisd_TXCRCIN(62),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(62),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(62),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(62),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCIN63_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCIN63_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCIN_dly(63),
         TestSignalName => "TXCRCIN(63)",
         TestDelay      => tisd_TXCRCIN(63),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCIN_TXCRCINTCLK_posedge_posedge(63),
         SetupLow       => tsetup_TXCRCIN_TXCRCINTCLK_negedge_posedge(63),
         HoldLow        => thold_TXCRCIN_TXCRCINTCLK_posedge_posedge(63),
         HoldHigh       => thold_TXCRCIN_TXCRCINTCLK_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCDATAWIDTH0_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCDATAWIDTH0_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCDATAWIDTH_dly(0),
         TestSignalName => "TXCRCDATAWIDTH(0)",
         TestDelay      => tisd_TXCRCDATAWIDTH(0),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(0),
         SetupLow       => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(0),
         HoldLow        => thold_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(0),
         HoldHigh       => thold_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCDATAWIDTH1_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCDATAWIDTH1_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCDATAWIDTH_dly(1),
         TestSignalName => "TXCRCDATAWIDTH(1)",
         TestDelay      => tisd_TXCRCDATAWIDTH(1),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(1),
         SetupLow       => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(1),
         HoldLow        => thold_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(1),
         HoldHigh       => thold_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCDATAWIDTH2_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCDATAWIDTH2_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCDATAWIDTH_dly(2),
         TestSignalName => "TXCRCDATAWIDTH(2)",
         TestDelay      => tisd_TXCRCDATAWIDTH(2),
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => ticd_TXCRCINTCLK,
         SetupHigh      => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(2),
         SetupLow       => tsetup_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(2),
         HoldLow        => thold_TXCRCDATAWIDTH_TXCRCINTCLK_posedge_posedge(2),
         HoldHigh       => thold_TXCRCDATAWIDTH_TXCRCINTCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCDATAVALID_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCDATAVALID_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCDATAVALID_dly,
         TestSignalName => "TXCRCDATAVALID",
         TestDelay      => 0 ns,
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_TXCRCDATAVALID_TXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_TXCRCDATAVALID_TXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCINIT_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCINIT_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCINIT_dly,
         TestSignalName => "TXCRCINIT",
         TestDelay      => 0 ns,
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXCRCINIT_TXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_TXCRCINIT_TXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_TXCRCINIT_TXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_TXCRCINIT_TXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXCRCRESET_TXCRCINTCLK_posedge,
         TimingData     => Tmkr_TXCRCRESET_TXCRCINTCLK_posedge,
         TestSignal     => TXCRCRESET_dly,
         TestSignalName => "TXCRCRESET",
         TestDelay      => 0 ns,
         RefSignal      => TXCRCINTCLK_dly,
         RefSignalName  => "TXCRCINTCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXCRCRESET_TXCRCINTCLK_posedge_posedge,
         SetupLow       => tsetup_TXCRCRESET_TXCRCINTCLK_negedge_posedge,
         HoldLow        => thold_TXCRCRESET_TXCRCINTCLK_posedge_posedge,
         HoldHigh       => thold_TXCRCRESET_TXCRCINTCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXSYNC_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXSYNC_TXUSRCLK2_posedge,
         TestSignal     => TXSYNC_dly,
         TestSignalName => "TXSYNC",
         TestDelay      => 0 ns,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXSYNC_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXSYNC_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXSYNC_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXSYNC_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RXSYNC_RXUSRCLK2_posedge,
         TimingData     => Tmkr_RXSYNC_RXUSRCLK2_posedge,
         TestSignal     => RXSYNC_dly,
         TestSignalName => "RXSYNC",
         TestDelay      => 0 ns,
         RefSignal      => RXUSRCLK2_dly,
         RefSignalName  => "RXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RXSYNC_RXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_RXSYNC_RXUSRCLK2_negedge_posedge,
         HoldLow        => thold_RXSYNC_RXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_RXSYNC_RXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TXENOOB_TXUSRCLK2_posedge,
         TimingData     => Tmkr_TXENOOB_TXUSRCLK2_posedge,
         TestSignal     => TXENOOB_dly,
         TestSignalName => "TXENOOB",
         TestDelay      => 0 ns,
         RefSignal      => TXUSRCLK2_dly,
         RefSignalName  => "TXUSRCLK2",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TXENOOB_TXUSRCLK2_posedge_posedge,
         SetupLow       => tsetup_TXENOOB_TXUSRCLK2_negedge_posedge,
         HoldLow        => thold_TXENOOB_TXUSRCLK2_posedge_posedge,
         HoldHigh       => thold_TXENOOB_TXUSRCLK2_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR0_DCLK_posedge,
         TimingData     => Tmkr_DADDR0_DCLK_posedge,
         TestSignal     => DADDR_dly(0),
         TestSignalName => "DADDR(0)",
         TestDelay      => tisd_DADDR(0),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(0),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(0),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(0),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR1_DCLK_posedge,
         TimingData     => Tmkr_DADDR1_DCLK_posedge,
         TestSignal     => DADDR_dly(1),
         TestSignalName => "DADDR(1)",
         TestDelay      => tisd_DADDR(1),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(1),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(1),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(1),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR2_DCLK_posedge,
         TimingData     => Tmkr_DADDR2_DCLK_posedge,
         TestSignal     => DADDR_dly(2),
         TestSignalName => "DADDR(2)",
         TestDelay      => tisd_DADDR(2),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(2),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(2),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(2),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR3_DCLK_posedge,
         TimingData     => Tmkr_DADDR3_DCLK_posedge,
         TestSignal     => DADDR_dly(3),
         TestSignalName => "DADDR(3)",
         TestDelay      => tisd_DADDR(3),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(3),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(3),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(3),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR4_DCLK_posedge,
         TimingData     => Tmkr_DADDR4_DCLK_posedge,
         TestSignal     => DADDR_dly(4),
         TestSignalName => "DADDR(4)",
         TestDelay      => tisd_DADDR(4),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(4),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(4),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(4),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR5_DCLK_posedge,
         TimingData     => Tmkr_DADDR5_DCLK_posedge,
         TestSignal     => DADDR_dly(5),
         TestSignalName => "DADDR(5)",
         TestDelay      => tisd_DADDR(5),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(5),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(5),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(5),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR6_DCLK_posedge,
         TimingData     => Tmkr_DADDR6_DCLK_posedge,
         TestSignal     => DADDR_dly(6),
         TestSignalName => "DADDR(6)",
         TestDelay      => tisd_DADDR(6),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(6),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(6),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(6),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DADDR7_DCLK_posedge,
         TimingData     => Tmkr_DADDR7_DCLK_posedge,
         TestSignal     => DADDR_dly(7),
         TestSignalName => "DADDR(7)",
         TestDelay      => tisd_DADDR(7),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DADDR_DCLK_posedge_posedge(7),
         SetupLow       => tsetup_DADDR_DCLK_negedge_posedge(7),
         HoldLow        => thold_DADDR_DCLK_posedge_posedge(7),
         HoldHigh       => thold_DADDR_DCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DEN_DCLK_posedge,
         TimingData     => Tmkr_DEN_DCLK_posedge,
         TestSignal     => DEN_dly,
         TestSignalName => "DEN",
         TestDelay      => 0 ns,
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DEN_DCLK_posedge_posedge,
         SetupLow       => tsetup_DEN_DCLK_negedge_posedge,
         HoldLow        => thold_DEN_DCLK_posedge_posedge,
         HoldHigh       => thold_DEN_DCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DWE_DCLK_posedge,
         TimingData     => Tmkr_DWE_DCLK_posedge,
         TestSignal     => DWE_dly,
         TestSignalName => "DWE",
         TestDelay      => 0 ns,
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DWE_DCLK_posedge_posedge,
         SetupLow       => tsetup_DWE_DCLK_negedge_posedge,
         HoldLow        => thold_DWE_DCLK_posedge_posedge,
         HoldHigh       => thold_DWE_DCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI0_DCLK_posedge,
         TimingData     => Tmkr_DI0_DCLK_posedge,
         TestSignal     => DI_dly(0),
         TestSignalName => "DI(0)",
         TestDelay      => tisd_DI(0),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(0),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(0),
         HoldLow        => thold_DI_DCLK_posedge_posedge(0),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI1_DCLK_posedge,
         TimingData     => Tmkr_DI1_DCLK_posedge,
         TestSignal     => DI_dly(1),
         TestSignalName => "DI(1)",
         TestDelay      => tisd_DI(1),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(1),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(1),
         HoldLow        => thold_DI_DCLK_posedge_posedge(1),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI2_DCLK_posedge,
         TimingData     => Tmkr_DI2_DCLK_posedge,
         TestSignal     => DI_dly(2),
         TestSignalName => "DI(2)",
         TestDelay      => tisd_DI(2),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(2),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(2),
         HoldLow        => thold_DI_DCLK_posedge_posedge(2),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI3_DCLK_posedge,
         TimingData     => Tmkr_DI3_DCLK_posedge,
         TestSignal     => DI_dly(3),
         TestSignalName => "DI(3)",
         TestDelay      => tisd_DI(3),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(3),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(3),
         HoldLow        => thold_DI_DCLK_posedge_posedge(3),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI4_DCLK_posedge,
         TimingData     => Tmkr_DI4_DCLK_posedge,
         TestSignal     => DI_dly(4),
         TestSignalName => "DI(4)",
         TestDelay      => tisd_DI(4),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(4),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(4),
         HoldLow        => thold_DI_DCLK_posedge_posedge(4),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI5_DCLK_posedge,
         TimingData     => Tmkr_DI5_DCLK_posedge,
         TestSignal     => DI_dly(5),
         TestSignalName => "DI(5)",
         TestDelay      => tisd_DI(5),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(5),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(5),
         HoldLow        => thold_DI_DCLK_posedge_posedge(5),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI6_DCLK_posedge,
         TimingData     => Tmkr_DI6_DCLK_posedge,
         TestSignal     => DI_dly(6),
         TestSignalName => "DI(6)",
         TestDelay      => tisd_DI(6),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(6),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(6),
         HoldLow        => thold_DI_DCLK_posedge_posedge(6),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI7_DCLK_posedge,
         TimingData     => Tmkr_DI7_DCLK_posedge,
         TestSignal     => DI_dly(7),
         TestSignalName => "DI(7)",
         TestDelay      => tisd_DI(7),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(7),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(7),
         HoldLow        => thold_DI_DCLK_posedge_posedge(7),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI8_DCLK_posedge,
         TimingData     => Tmkr_DI8_DCLK_posedge,
         TestSignal     => DI_dly(8),
         TestSignalName => "DI(8)",
         TestDelay      => tisd_DI(8),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(8),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(8),
         HoldLow        => thold_DI_DCLK_posedge_posedge(8),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI9_DCLK_posedge,
         TimingData     => Tmkr_DI9_DCLK_posedge,
         TestSignal     => DI_dly(9),
         TestSignalName => "DI(9)",
         TestDelay      => tisd_DI(9),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(9),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(9),
         HoldLow        => thold_DI_DCLK_posedge_posedge(9),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI10_DCLK_posedge,
         TimingData     => Tmkr_DI10_DCLK_posedge,
         TestSignal     => DI_dly(10),
         TestSignalName => "DI(10)",
         TestDelay      => tisd_DI(10),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(10),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(10),
         HoldLow        => thold_DI_DCLK_posedge_posedge(10),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI11_DCLK_posedge,
         TimingData     => Tmkr_DI11_DCLK_posedge,
         TestSignal     => DI_dly(11),
         TestSignalName => "DI(11)",
         TestDelay      => tisd_DI(11),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(11),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(11),
         HoldLow        => thold_DI_DCLK_posedge_posedge(11),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI12_DCLK_posedge,
         TimingData     => Tmkr_DI12_DCLK_posedge,
         TestSignal     => DI_dly(12),
         TestSignalName => "DI(12)",
         TestDelay      => tisd_DI(12),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(12),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(12),
         HoldLow        => thold_DI_DCLK_posedge_posedge(12),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI13_DCLK_posedge,
         TimingData     => Tmkr_DI13_DCLK_posedge,
         TestSignal     => DI_dly(13),
         TestSignalName => "DI(13)",
         TestDelay      => tisd_DI(13),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(13),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(13),
         HoldLow        => thold_DI_DCLK_posedge_posedge(13),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI14_DCLK_posedge,
         TimingData     => Tmkr_DI14_DCLK_posedge,
         TestSignal     => DI_dly(14),
         TestSignalName => "DI(14)",
         TestDelay      => tisd_DI(14),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(14),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(14),
         HoldLow        => thold_DI_DCLK_posedge_posedge(14),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DI15_DCLK_posedge,
         TimingData     => Tmkr_DI15_DCLK_posedge,
         TestSignal     => DI_dly(15),
         TestSignalName => "DI(15)",
         TestDelay      => tisd_DI(15),
         RefSignal      => DCLK_dly,
         RefSignalName  => "DCLK",
         RefDelay       => ticd_DCLK,
         SetupHigh      => tsetup_DI_DCLK_posedge_posedge(15),
         SetupLow       => tsetup_DI_DCLK_negedge_posedge(15),
         HoldLow        => thold_DI_DCLK_posedge_posedge(15),
         HoldHigh       => thold_DI_DCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_GT11",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     end if;
-- End of (TimingChecksOn)

--  Output-to-Clock path delay
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(0),
         GlitchData    => CHBONDO0_GlitchData,
         OutSignalName => "CHBONDO(0)",
         OutTemp       => CHBONDO_OUT(0),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(1),
         GlitchData    => CHBONDO1_GlitchData,
         OutSignalName => "CHBONDO(1)",
         OutTemp       => CHBONDO_OUT(1),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(2),
         GlitchData    => CHBONDO2_GlitchData,
         OutSignalName => "CHBONDO(2)",
         OutTemp       => CHBONDO_OUT(2),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(3),
         GlitchData    => CHBONDO3_GlitchData,
         OutSignalName => "CHBONDO(3)",
         OutTemp       => CHBONDO_OUT(3),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => CHBONDO(4),
         GlitchData    => CHBONDO4_GlitchData,
         OutSignalName => "CHBONDO(4)",
         OutTemp       => CHBONDO_OUT(4),
         Paths         => (0 => (RXUSRCLK_dly'last_event, tpd_RXUSRCLK_CHBONDO(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(0),
         GlitchData    => RXSTATUS0_GlitchData,
         OutSignalName => "RXSTATUS(0)",
         OutTemp       => RXSTATUS_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(1),
         GlitchData    => RXSTATUS1_GlitchData,
         OutSignalName => "RXSTATUS(1)",
         OutTemp       => RXSTATUS_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(2),
         GlitchData    => RXSTATUS2_GlitchData,
         OutSignalName => "RXSTATUS(2)",
         OutTemp       => RXSTATUS_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(3),
         GlitchData    => RXSTATUS3_GlitchData,
         OutSignalName => "RXSTATUS(3)",
         OutTemp       => RXSTATUS_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(4),
         GlitchData    => RXSTATUS4_GlitchData,
         OutSignalName => "RXSTATUS(4)",
         OutTemp       => RXSTATUS_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSTATUS(5),
         GlitchData    => RXSTATUS5_GlitchData,
         OutSignalName => "RXSTATUS(5)",
         OutTemp       => RXSTATUS_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSTATUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(0),
         GlitchData    => RXCHARISCOMMA0_GlitchData,
         OutSignalName => "RXCHARISCOMMA(0)",
         OutTemp       => RXCHARISCOMMA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(1),
         GlitchData    => RXCHARISCOMMA1_GlitchData,
         OutSignalName => "RXCHARISCOMMA(1)",
         OutTemp       => RXCHARISCOMMA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(2),
         GlitchData    => RXCHARISCOMMA2_GlitchData,
         OutSignalName => "RXCHARISCOMMA(2)",
         OutTemp       => RXCHARISCOMMA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(3),
         GlitchData    => RXCHARISCOMMA3_GlitchData,
         OutSignalName => "RXCHARISCOMMA(3)",
         OutTemp       => RXCHARISCOMMA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(4),
         GlitchData    => RXCHARISCOMMA4_GlitchData,
         OutSignalName => "RXCHARISCOMMA(4)",
         OutTemp       => RXCHARISCOMMA_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(5),
         GlitchData    => RXCHARISCOMMA5_GlitchData,
         OutSignalName => "RXCHARISCOMMA(5)",
         OutTemp       => RXCHARISCOMMA_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(6),
         GlitchData    => RXCHARISCOMMA6_GlitchData,
         OutSignalName => "RXCHARISCOMMA(6)",
         OutTemp       => RXCHARISCOMMA_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISCOMMA(7),
         GlitchData    => RXCHARISCOMMA7_GlitchData,
         OutSignalName => "RXCHARISCOMMA(7)",
         OutTemp       => RXCHARISCOMMA_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISCOMMA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(0),
         GlitchData    => RXCHARISK0_GlitchData,
         OutSignalName => "RXCHARISK(0)",
         OutTemp       => RXCHARISK_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(1),
         GlitchData    => RXCHARISK1_GlitchData,
         OutSignalName => "RXCHARISK(1)",
         OutTemp       => RXCHARISK_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(2),
         GlitchData    => RXCHARISK2_GlitchData,
         OutSignalName => "RXCHARISK(2)",
         OutTemp       => RXCHARISK_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(3),
         GlitchData    => RXCHARISK3_GlitchData,
         OutSignalName => "RXCHARISK(3)",
         OutTemp       => RXCHARISK_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(4),
         GlitchData    => RXCHARISK4_GlitchData,
         OutSignalName => "RXCHARISK(4)",
         OutTemp       => RXCHARISK_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(5),
         GlitchData    => RXCHARISK5_GlitchData,
         OutSignalName => "RXCHARISK(5)",
         OutTemp       => RXCHARISK_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(6),
         GlitchData    => RXCHARISK6_GlitchData,
         OutSignalName => "RXCHARISK(6)",
         OutTemp       => RXCHARISK_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCHARISK(7),
         GlitchData    => RXCHARISK7_GlitchData,
         OutSignalName => "RXCHARISK(7)",
         OutTemp       => RXCHARISK_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCHARISK(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCOMMADET,
         GlitchData    => RXCOMMADET_GlitchData,
         OutSignalName => "RXCOMMADET",
         OutTemp       => RXCOMMADET_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCOMMADET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(0),
         GlitchData    => RXDATA0_GlitchData,
         OutSignalName => "RXDATA(0)",
         OutTemp       => RXDATA_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(1),
         GlitchData    => RXDATA1_GlitchData,
         OutSignalName => "RXDATA(1)",
         OutTemp       => RXDATA_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(2),
         GlitchData    => RXDATA2_GlitchData,
         OutSignalName => "RXDATA(2)",
         OutTemp       => RXDATA_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(3),
         GlitchData    => RXDATA3_GlitchData,
         OutSignalName => "RXDATA(3)",
         OutTemp       => RXDATA_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(4),
         GlitchData    => RXDATA4_GlitchData,
         OutSignalName => "RXDATA(4)",
         OutTemp       => RXDATA_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(5),
         GlitchData    => RXDATA5_GlitchData,
         OutSignalName => "RXDATA(5)",
         OutTemp       => RXDATA_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(6),
         GlitchData    => RXDATA6_GlitchData,
         OutSignalName => "RXDATA(6)",
         OutTemp       => RXDATA_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(7),
         GlitchData    => RXDATA7_GlitchData,
         OutSignalName => "RXDATA(7)",
         OutTemp       => RXDATA_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(8),
         GlitchData    => RXDATA8_GlitchData,
         OutSignalName => "RXDATA(8)",
         OutTemp       => RXDATA_OUT(8),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(9),
         GlitchData    => RXDATA9_GlitchData,
         OutSignalName => "RXDATA(9)",
         OutTemp       => RXDATA_OUT(9),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(10),
         GlitchData    => RXDATA10_GlitchData,
         OutSignalName => "RXDATA(10)",
         OutTemp       => RXDATA_OUT(10),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(11),
         GlitchData    => RXDATA11_GlitchData,
         OutSignalName => "RXDATA(11)",
         OutTemp       => RXDATA_OUT(11),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(12),
         GlitchData    => RXDATA12_GlitchData,
         OutSignalName => "RXDATA(12)",
         OutTemp       => RXDATA_OUT(12),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(13),
         GlitchData    => RXDATA13_GlitchData,
         OutSignalName => "RXDATA(13)",
         OutTemp       => RXDATA_OUT(13),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(14),
         GlitchData    => RXDATA14_GlitchData,
         OutSignalName => "RXDATA(14)",
         OutTemp       => RXDATA_OUT(14),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(15),
         GlitchData    => RXDATA15_GlitchData,
         OutSignalName => "RXDATA(15)",
         OutTemp       => RXDATA_OUT(15),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(16),
         GlitchData    => RXDATA16_GlitchData,
         OutSignalName => "RXDATA(16)",
         OutTemp       => RXDATA_OUT(16),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(17),
         GlitchData    => RXDATA17_GlitchData,
         OutSignalName => "RXDATA(17)",
         OutTemp       => RXDATA_OUT(17),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(18),
         GlitchData    => RXDATA18_GlitchData,
         OutSignalName => "RXDATA(18)",
         OutTemp       => RXDATA_OUT(18),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(19),
         GlitchData    => RXDATA19_GlitchData,
         OutSignalName => "RXDATA(19)",
         OutTemp       => RXDATA_OUT(19),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(20),
         GlitchData    => RXDATA20_GlitchData,
         OutSignalName => "RXDATA(20)",
         OutTemp       => RXDATA_OUT(20),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(21),
         GlitchData    => RXDATA21_GlitchData,
         OutSignalName => "RXDATA(21)",
         OutTemp       => RXDATA_OUT(21),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(22),
         GlitchData    => RXDATA22_GlitchData,
         OutSignalName => "RXDATA(22)",
         OutTemp       => RXDATA_OUT(22),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(23),
         GlitchData    => RXDATA23_GlitchData,
         OutSignalName => "RXDATA(23)",
         OutTemp       => RXDATA_OUT(23),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(24),
         GlitchData    => RXDATA24_GlitchData,
         OutSignalName => "RXDATA(24)",
         OutTemp       => RXDATA_OUT(24),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(25),
         GlitchData    => RXDATA25_GlitchData,
         OutSignalName => "RXDATA(25)",
         OutTemp       => RXDATA_OUT(25),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(26),
         GlitchData    => RXDATA26_GlitchData,
         OutSignalName => "RXDATA(26)",
         OutTemp       => RXDATA_OUT(26),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(27),
         GlitchData    => RXDATA27_GlitchData,
         OutSignalName => "RXDATA(27)",
         OutTemp       => RXDATA_OUT(27),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(28),
         GlitchData    => RXDATA28_GlitchData,
         OutSignalName => "RXDATA(28)",
         OutTemp       => RXDATA_OUT(28),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(29),
         GlitchData    => RXDATA29_GlitchData,
         OutSignalName => "RXDATA(29)",
         OutTemp       => RXDATA_OUT(29),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(30),
         GlitchData    => RXDATA30_GlitchData,
         OutSignalName => "RXDATA(30)",
         OutTemp       => RXDATA_OUT(30),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(31),
         GlitchData    => RXDATA31_GlitchData,
         OutSignalName => "RXDATA(31)",
         OutTemp       => RXDATA_OUT(31),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(32),
         GlitchData    => RXDATA32_GlitchData,
         OutSignalName => "RXDATA(32)",
         OutTemp       => RXDATA_OUT(32),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(32),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(33),
         GlitchData    => RXDATA33_GlitchData,
         OutSignalName => "RXDATA(33)",
         OutTemp       => RXDATA_OUT(33),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(33),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(34),
         GlitchData    => RXDATA34_GlitchData,
         OutSignalName => "RXDATA(34)",
         OutTemp       => RXDATA_OUT(34),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(34),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(35),
         GlitchData    => RXDATA35_GlitchData,
         OutSignalName => "RXDATA(35)",
         OutTemp       => RXDATA_OUT(35),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(35),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(36),
         GlitchData    => RXDATA36_GlitchData,
         OutSignalName => "RXDATA(36)",
         OutTemp       => RXDATA_OUT(36),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(36),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(37),
         GlitchData    => RXDATA37_GlitchData,
         OutSignalName => "RXDATA(37)",
         OutTemp       => RXDATA_OUT(37),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(37),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(38),
         GlitchData    => RXDATA38_GlitchData,
         OutSignalName => "RXDATA(38)",
         OutTemp       => RXDATA_OUT(38),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(38),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(39),
         GlitchData    => RXDATA39_GlitchData,
         OutSignalName => "RXDATA(39)",
         OutTemp       => RXDATA_OUT(39),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(39),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(40),
         GlitchData    => RXDATA40_GlitchData,
         OutSignalName => "RXDATA(40)",
         OutTemp       => RXDATA_OUT(40),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(40),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(41),
         GlitchData    => RXDATA41_GlitchData,
         OutSignalName => "RXDATA(41)",
         OutTemp       => RXDATA_OUT(41),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(41),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(42),
         GlitchData    => RXDATA42_GlitchData,
         OutSignalName => "RXDATA(42)",
         OutTemp       => RXDATA_OUT(42),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(42),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(43),
         GlitchData    => RXDATA43_GlitchData,
         OutSignalName => "RXDATA(43)",
         OutTemp       => RXDATA_OUT(43),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(43),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(44),
         GlitchData    => RXDATA44_GlitchData,
         OutSignalName => "RXDATA(44)",
         OutTemp       => RXDATA_OUT(44),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(44),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(45),
         GlitchData    => RXDATA45_GlitchData,
         OutSignalName => "RXDATA(45)",
         OutTemp       => RXDATA_OUT(45),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(45),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(46),
         GlitchData    => RXDATA46_GlitchData,
         OutSignalName => "RXDATA(46)",
         OutTemp       => RXDATA_OUT(46),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(46),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(47),
         GlitchData    => RXDATA47_GlitchData,
         OutSignalName => "RXDATA(47)",
         OutTemp       => RXDATA_OUT(47),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(47),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(48),
         GlitchData    => RXDATA48_GlitchData,
         OutSignalName => "RXDATA(48)",
         OutTemp       => RXDATA_OUT(48),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(48),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(49),
         GlitchData    => RXDATA49_GlitchData,
         OutSignalName => "RXDATA(49)",
         OutTemp       => RXDATA_OUT(49),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(49),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(50),
         GlitchData    => RXDATA50_GlitchData,
         OutSignalName => "RXDATA(50)",
         OutTemp       => RXDATA_OUT(50),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(50),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(51),
         GlitchData    => RXDATA51_GlitchData,
         OutSignalName => "RXDATA(51)",
         OutTemp       => RXDATA_OUT(51),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(51),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(52),
         GlitchData    => RXDATA52_GlitchData,
         OutSignalName => "RXDATA(52)",
         OutTemp       => RXDATA_OUT(52),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(52),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(53),
         GlitchData    => RXDATA53_GlitchData,
         OutSignalName => "RXDATA(53)",
         OutTemp       => RXDATA_OUT(53),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(53),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(54),
         GlitchData    => RXDATA54_GlitchData,
         OutSignalName => "RXDATA(54)",
         OutTemp       => RXDATA_OUT(54),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(54),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(55),
         GlitchData    => RXDATA55_GlitchData,
         OutSignalName => "RXDATA(55)",
         OutTemp       => RXDATA_OUT(55),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(55),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(56),
         GlitchData    => RXDATA56_GlitchData,
         OutSignalName => "RXDATA(56)",
         OutTemp       => RXDATA_OUT(56),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(56),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(57),
         GlitchData    => RXDATA57_GlitchData,
         OutSignalName => "RXDATA(57)",
         OutTemp       => RXDATA_OUT(57),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(57),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(58),
         GlitchData    => RXDATA58_GlitchData,
         OutSignalName => "RXDATA(58)",
         OutTemp       => RXDATA_OUT(58),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(58),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(59),
         GlitchData    => RXDATA59_GlitchData,
         OutSignalName => "RXDATA(59)",
         OutTemp       => RXDATA_OUT(59),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(59),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(60),
         GlitchData    => RXDATA60_GlitchData,
         OutSignalName => "RXDATA(60)",
         OutTemp       => RXDATA_OUT(60),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(60),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(61),
         GlitchData    => RXDATA61_GlitchData,
         OutSignalName => "RXDATA(61)",
         OutTemp       => RXDATA_OUT(61),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(61),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(62),
         GlitchData    => RXDATA62_GlitchData,
         OutSignalName => "RXDATA(62)",
         OutTemp       => RXDATA_OUT(62),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(62),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDATA(63),
         GlitchData    => RXDATA63_GlitchData,
         OutSignalName => "RXDATA(63)",
         OutTemp       => RXDATA_OUT(63),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDATA(63),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(0),
         GlitchData    => RXDISPERR0_GlitchData,
         OutSignalName => "RXDISPERR(0)",
         OutTemp       => RXDISPERR_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(1),
         GlitchData    => RXDISPERR1_GlitchData,
         OutSignalName => "RXDISPERR(1)",
         OutTemp       => RXDISPERR_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(2),
         GlitchData    => RXDISPERR2_GlitchData,
         OutSignalName => "RXDISPERR(2)",
         OutTemp       => RXDISPERR_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(3),
         GlitchData    => RXDISPERR3_GlitchData,
         OutSignalName => "RXDISPERR(3)",
         OutTemp       => RXDISPERR_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(4),
         GlitchData    => RXDISPERR4_GlitchData,
         OutSignalName => "RXDISPERR(4)",
         OutTemp       => RXDISPERR_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(5),
         GlitchData    => RXDISPERR5_GlitchData,
         OutSignalName => "RXDISPERR(5)",
         OutTemp       => RXDISPERR_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(6),
         GlitchData    => RXDISPERR6_GlitchData,
         OutSignalName => "RXDISPERR(6)",
         OutTemp       => RXDISPERR_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXDISPERR(7),
         GlitchData    => RXDISPERR7_GlitchData,
         OutSignalName => "RXDISPERR(7)",
         OutTemp       => RXDISPERR_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXDISPERR(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(0),
         GlitchData    => RXLOSSOFSYNC0_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(0)",
         OutTemp       => RXLOSSOFSYNC_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOSSOFSYNC(1),
         GlitchData    => RXLOSSOFSYNC1_GlitchData,
         OutSignalName => "RXLOSSOFSYNC(1)",
         OutTemp       => RXLOSSOFSYNC_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOSSOFSYNC(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(0),
         GlitchData    => RXNOTINTABLE0_GlitchData,
         OutSignalName => "RXNOTINTABLE(0)",
         OutTemp       => RXNOTINTABLE_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(1),
         GlitchData    => RXNOTINTABLE1_GlitchData,
         OutSignalName => "RXNOTINTABLE(1)",
         OutTemp       => RXNOTINTABLE_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(2),
         GlitchData    => RXNOTINTABLE2_GlitchData,
         OutSignalName => "RXNOTINTABLE(2)",
         OutTemp       => RXNOTINTABLE_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(3),
         GlitchData    => RXNOTINTABLE3_GlitchData,
         OutSignalName => "RXNOTINTABLE(3)",
         OutTemp       => RXNOTINTABLE_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(4),
         GlitchData    => RXNOTINTABLE4_GlitchData,
         OutSignalName => "RXNOTINTABLE(4)",
         OutTemp       => RXNOTINTABLE_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(5),
         GlitchData    => RXNOTINTABLE5_GlitchData,
         OutSignalName => "RXNOTINTABLE(5)",
         OutTemp       => RXNOTINTABLE_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(6),
         GlitchData    => RXNOTINTABLE6_GlitchData,
         OutSignalName => "RXNOTINTABLE(6)",
         OutTemp       => RXNOTINTABLE_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXNOTINTABLE(7),
         GlitchData    => RXNOTINTABLE7_GlitchData,
         OutSignalName => "RXNOTINTABLE(7)",
         OutTemp       => RXNOTINTABLE_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXNOTINTABLE(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXREALIGN,
         GlitchData    => RXREALIGN_GlitchData,
         OutSignalName => "RXREALIGN",
         OutTemp       => RXREALIGN_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXREALIGN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(0),
         GlitchData    => RXRUNDISP0_GlitchData,
         OutSignalName => "RXRUNDISP(0)",
         OutTemp       => RXRUNDISP_OUT(0),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(1),
         GlitchData    => RXRUNDISP1_GlitchData,
         OutSignalName => "RXRUNDISP(1)",
         OutTemp       => RXRUNDISP_OUT(1),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(2),
         GlitchData    => RXRUNDISP2_GlitchData,
         OutSignalName => "RXRUNDISP(2)",
         OutTemp       => RXRUNDISP_OUT(2),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(3),
         GlitchData    => RXRUNDISP3_GlitchData,
         OutSignalName => "RXRUNDISP(3)",
         OutTemp       => RXRUNDISP_OUT(3),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(4),
         GlitchData    => RXRUNDISP4_GlitchData,
         OutSignalName => "RXRUNDISP(4)",
         OutTemp       => RXRUNDISP_OUT(4),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(5),
         GlitchData    => RXRUNDISP5_GlitchData,
         OutSignalName => "RXRUNDISP(5)",
         OutTemp       => RXRUNDISP_OUT(5),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(6),
         GlitchData    => RXRUNDISP6_GlitchData,
         OutSignalName => "RXRUNDISP(6)",
         OutTemp       => RXRUNDISP_OUT(6),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXRUNDISP(7),
         GlitchData    => RXRUNDISP7_GlitchData,
         OutSignalName => "RXRUNDISP(7)",
         OutTemp       => RXRUNDISP_OUT(7),
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXRUNDISP(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXBUFERR,
         GlitchData    => RXBUFERR_GlitchData,
         OutSignalName => "RXBUFERR",
         OutTemp       => RXBUFERR_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXBUFERR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXBUFERR,
         GlitchData    => TXBUFERR_GlitchData,
         OutSignalName => "TXBUFERR",
         OutTemp       => TXBUFERR_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXBUFERR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(0),
         GlitchData    => TXKERR0_GlitchData,
         OutSignalName => "TXKERR(0)",
         OutTemp       => TXKERR_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(1),
         GlitchData    => TXKERR1_GlitchData,
         OutSignalName => "TXKERR(1)",
         OutTemp       => TXKERR_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(2),
         GlitchData    => TXKERR2_GlitchData,
         OutSignalName => "TXKERR(2)",
         OutTemp       => TXKERR_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(3),
         GlitchData    => TXKERR3_GlitchData,
         OutSignalName => "TXKERR(3)",
         OutTemp       => TXKERR_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(4),
         GlitchData    => TXKERR4_GlitchData,
         OutSignalName => "TXKERR(4)",
         OutTemp       => TXKERR_OUT(4),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(5),
         GlitchData    => TXKERR5_GlitchData,
         OutSignalName => "TXKERR(5)",
         OutTemp       => TXKERR_OUT(5),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(6),
         GlitchData    => TXKERR6_GlitchData,
         OutSignalName => "TXKERR(6)",
         OutTemp       => TXKERR_OUT(6),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXKERR(7),
         GlitchData    => TXKERR7_GlitchData,
         OutSignalName => "TXKERR(7)",
         OutTemp       => TXKERR_OUT(7),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXKERR(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(0),
         GlitchData    => TXRUNDISP0_GlitchData,
         OutSignalName => "TXRUNDISP(0)",
         OutTemp       => TXRUNDISP_OUT(0),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(1),
         GlitchData    => TXRUNDISP1_GlitchData,
         OutSignalName => "TXRUNDISP(1)",
         OutTemp       => TXRUNDISP_OUT(1),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(2),
         GlitchData    => TXRUNDISP2_GlitchData,
         OutSignalName => "TXRUNDISP(2)",
         OutTemp       => TXRUNDISP_OUT(2),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(3),
         GlitchData    => TXRUNDISP3_GlitchData,
         OutSignalName => "TXRUNDISP(3)",
         OutTemp       => TXRUNDISP_OUT(3),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(4),
         GlitchData    => TXRUNDISP4_GlitchData,
         OutSignalName => "TXRUNDISP(4)",
         OutTemp       => TXRUNDISP_OUT(4),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(5),
         GlitchData    => TXRUNDISP5_GlitchData,
         OutSignalName => "TXRUNDISP(5)",
         OutTemp       => TXRUNDISP_OUT(5),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(6),
         GlitchData    => TXRUNDISP6_GlitchData,
         OutSignalName => "TXRUNDISP(6)",
         OutTemp       => TXRUNDISP_OUT(6),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXRUNDISP(7),
         GlitchData    => TXRUNDISP7_GlitchData,
         OutSignalName => "TXRUNDISP(7)",
         OutTemp       => TXRUNDISP_OUT(7),
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXRUNDISP(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXLOCK,
         GlitchData    => RXLOCK_GlitchData,
         OutSignalName => "RXLOCK",
         OutTemp       => RXLOCK_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXLOCK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXLOCK,
         GlitchData    => TXLOCK_GlitchData,
         OutSignalName => "TXLOCK",
         OutTemp       => TXLOCK_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXLOCK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCYCLELIMIT,
         GlitchData    => RXCYCLELIMIT_GlitchData,
         OutSignalName => "RXCYCLELIMIT",
         OutTemp       => RXCYCLELIMIT_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXCYCLELIMIT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCYCLELIMIT,
         GlitchData    => TXCYCLELIMIT_GlitchData,
         OutSignalName => "TXCYCLELIMIT",
         OutTemp       => TXCYCLELIMIT_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXCYCLELIMIT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCALFAIL,
         GlitchData    => RXCALFAIL_GlitchData,
         OutSignalName => "RXCALFAIL",
         OutTemp       => RXCALFAIL_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_RXCALFAIL,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCALFAIL,
         GlitchData    => TXCALFAIL_GlitchData,
         OutSignalName => "TXCALFAIL",
         OutTemp       => TXCALFAIL_OUT,
         Paths         => (0 => (TXUSRCLK2_dly'last_event, tpd_TXUSRCLK2_TXCALFAIL,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(0),
         GlitchData    => RXCRCOUT0_GlitchData,
         OutSignalName => "RXCRCOUT(0)",
         OutTemp       => RXCRCOUT_OUT(0),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(1),
         GlitchData    => RXCRCOUT1_GlitchData,
         OutSignalName => "RXCRCOUT(1)",
         OutTemp       => RXCRCOUT_OUT(1),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(2),
         GlitchData    => RXCRCOUT2_GlitchData,
         OutSignalName => "RXCRCOUT(2)",
         OutTemp       => RXCRCOUT_OUT(2),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(3),
         GlitchData    => RXCRCOUT3_GlitchData,
         OutSignalName => "RXCRCOUT(3)",
         OutTemp       => RXCRCOUT_OUT(3),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(4),
         GlitchData    => RXCRCOUT4_GlitchData,
         OutSignalName => "RXCRCOUT(4)",
         OutTemp       => RXCRCOUT_OUT(4),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(5),
         GlitchData    => RXCRCOUT5_GlitchData,
         OutSignalName => "RXCRCOUT(5)",
         OutTemp       => RXCRCOUT_OUT(5),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(6),
         GlitchData    => RXCRCOUT6_GlitchData,
         OutSignalName => "RXCRCOUT(6)",
         OutTemp       => RXCRCOUT_OUT(6),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(7),
         GlitchData    => RXCRCOUT7_GlitchData,
         OutSignalName => "RXCRCOUT(7)",
         OutTemp       => RXCRCOUT_OUT(7),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(8),
         GlitchData    => RXCRCOUT8_GlitchData,
         OutSignalName => "RXCRCOUT(8)",
         OutTemp       => RXCRCOUT_OUT(8),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(9),
         GlitchData    => RXCRCOUT9_GlitchData,
         OutSignalName => "RXCRCOUT(9)",
         OutTemp       => RXCRCOUT_OUT(9),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(10),
         GlitchData    => RXCRCOUT10_GlitchData,
         OutSignalName => "RXCRCOUT(10)",
         OutTemp       => RXCRCOUT_OUT(10),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(11),
         GlitchData    => RXCRCOUT11_GlitchData,
         OutSignalName => "RXCRCOUT(11)",
         OutTemp       => RXCRCOUT_OUT(11),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(12),
         GlitchData    => RXCRCOUT12_GlitchData,
         OutSignalName => "RXCRCOUT(12)",
         OutTemp       => RXCRCOUT_OUT(12),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(13),
         GlitchData    => RXCRCOUT13_GlitchData,
         OutSignalName => "RXCRCOUT(13)",
         OutTemp       => RXCRCOUT_OUT(13),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(14),
         GlitchData    => RXCRCOUT14_GlitchData,
         OutSignalName => "RXCRCOUT(14)",
         OutTemp       => RXCRCOUT_OUT(14),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(15),
         GlitchData    => RXCRCOUT15_GlitchData,
         OutSignalName => "RXCRCOUT(15)",
         OutTemp       => RXCRCOUT_OUT(15),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(16),
         GlitchData    => RXCRCOUT16_GlitchData,
         OutSignalName => "RXCRCOUT(16)",
         OutTemp       => RXCRCOUT_OUT(16),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(17),
         GlitchData    => RXCRCOUT17_GlitchData,
         OutSignalName => "RXCRCOUT(17)",
         OutTemp       => RXCRCOUT_OUT(17),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(18),
         GlitchData    => RXCRCOUT18_GlitchData,
         OutSignalName => "RXCRCOUT(18)",
         OutTemp       => RXCRCOUT_OUT(18),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(19),
         GlitchData    => RXCRCOUT19_GlitchData,
         OutSignalName => "RXCRCOUT(19)",
         OutTemp       => RXCRCOUT_OUT(19),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(20),
         GlitchData    => RXCRCOUT20_GlitchData,
         OutSignalName => "RXCRCOUT(20)",
         OutTemp       => RXCRCOUT_OUT(20),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(21),
         GlitchData    => RXCRCOUT21_GlitchData,
         OutSignalName => "RXCRCOUT(21)",
         OutTemp       => RXCRCOUT_OUT(21),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(22),
         GlitchData    => RXCRCOUT22_GlitchData,
         OutSignalName => "RXCRCOUT(22)",
         OutTemp       => RXCRCOUT_OUT(22),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(23),
         GlitchData    => RXCRCOUT23_GlitchData,
         OutSignalName => "RXCRCOUT(23)",
         OutTemp       => RXCRCOUT_OUT(23),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(24),
         GlitchData    => RXCRCOUT24_GlitchData,
         OutSignalName => "RXCRCOUT(24)",
         OutTemp       => RXCRCOUT_OUT(24),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(25),
         GlitchData    => RXCRCOUT25_GlitchData,
         OutSignalName => "RXCRCOUT(25)",
         OutTemp       => RXCRCOUT_OUT(25),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(26),
         GlitchData    => RXCRCOUT26_GlitchData,
         OutSignalName => "RXCRCOUT(26)",
         OutTemp       => RXCRCOUT_OUT(26),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(27),
         GlitchData    => RXCRCOUT27_GlitchData,
         OutSignalName => "RXCRCOUT(27)",
         OutTemp       => RXCRCOUT_OUT(27),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(28),
         GlitchData    => RXCRCOUT28_GlitchData,
         OutSignalName => "RXCRCOUT(28)",
         OutTemp       => RXCRCOUT_OUT(28),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(29),
         GlitchData    => RXCRCOUT29_GlitchData,
         OutSignalName => "RXCRCOUT(29)",
         OutTemp       => RXCRCOUT_OUT(29),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(30),
         GlitchData    => RXCRCOUT30_GlitchData,
         OutSignalName => "RXCRCOUT(30)",
         OutTemp       => RXCRCOUT_OUT(30),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXCRCOUT(31),
         GlitchData    => RXCRCOUT31_GlitchData,
         OutSignalName => "RXCRCOUT(31)",
         OutTemp       => RXCRCOUT_OUT(31),
         Paths         => (0 => (RXCRCINTCLK_dly'last_event, tpd_RXCRCINTCLK_RXCRCOUT(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(0),
         GlitchData    => TXCRCOUT0_GlitchData,
         OutSignalName => "TXCRCOUT(0)",
         OutTemp       => TXCRCOUT_OUT(0),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(1),
         GlitchData    => TXCRCOUT1_GlitchData,
         OutSignalName => "TXCRCOUT(1)",
         OutTemp       => TXCRCOUT_OUT(1),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(2),
         GlitchData    => TXCRCOUT2_GlitchData,
         OutSignalName => "TXCRCOUT(2)",
         OutTemp       => TXCRCOUT_OUT(2),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(3),
         GlitchData    => TXCRCOUT3_GlitchData,
         OutSignalName => "TXCRCOUT(3)",
         OutTemp       => TXCRCOUT_OUT(3),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(4),
         GlitchData    => TXCRCOUT4_GlitchData,
         OutSignalName => "TXCRCOUT(4)",
         OutTemp       => TXCRCOUT_OUT(4),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(5),
         GlitchData    => TXCRCOUT5_GlitchData,
         OutSignalName => "TXCRCOUT(5)",
         OutTemp       => TXCRCOUT_OUT(5),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(6),
         GlitchData    => TXCRCOUT6_GlitchData,
         OutSignalName => "TXCRCOUT(6)",
         OutTemp       => TXCRCOUT_OUT(6),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(7),
         GlitchData    => TXCRCOUT7_GlitchData,
         OutSignalName => "TXCRCOUT(7)",
         OutTemp       => TXCRCOUT_OUT(7),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(8),
         GlitchData    => TXCRCOUT8_GlitchData,
         OutSignalName => "TXCRCOUT(8)",
         OutTemp       => TXCRCOUT_OUT(8),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(9),
         GlitchData    => TXCRCOUT9_GlitchData,
         OutSignalName => "TXCRCOUT(9)",
         OutTemp       => TXCRCOUT_OUT(9),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(10),
         GlitchData    => TXCRCOUT10_GlitchData,
         OutSignalName => "TXCRCOUT(10)",
         OutTemp       => TXCRCOUT_OUT(10),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(11),
         GlitchData    => TXCRCOUT11_GlitchData,
         OutSignalName => "TXCRCOUT(11)",
         OutTemp       => TXCRCOUT_OUT(11),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(12),
         GlitchData    => TXCRCOUT12_GlitchData,
         OutSignalName => "TXCRCOUT(12)",
         OutTemp       => TXCRCOUT_OUT(12),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(13),
         GlitchData    => TXCRCOUT13_GlitchData,
         OutSignalName => "TXCRCOUT(13)",
         OutTemp       => TXCRCOUT_OUT(13),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(14),
         GlitchData    => TXCRCOUT14_GlitchData,
         OutSignalName => "TXCRCOUT(14)",
         OutTemp       => TXCRCOUT_OUT(14),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(15),
         GlitchData    => TXCRCOUT15_GlitchData,
         OutSignalName => "TXCRCOUT(15)",
         OutTemp       => TXCRCOUT_OUT(15),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(16),
         GlitchData    => TXCRCOUT16_GlitchData,
         OutSignalName => "TXCRCOUT(16)",
         OutTemp       => TXCRCOUT_OUT(16),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(17),
         GlitchData    => TXCRCOUT17_GlitchData,
         OutSignalName => "TXCRCOUT(17)",
         OutTemp       => TXCRCOUT_OUT(17),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(18),
         GlitchData    => TXCRCOUT18_GlitchData,
         OutSignalName => "TXCRCOUT(18)",
         OutTemp       => TXCRCOUT_OUT(18),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(19),
         GlitchData    => TXCRCOUT19_GlitchData,
         OutSignalName => "TXCRCOUT(19)",
         OutTemp       => TXCRCOUT_OUT(19),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(20),
         GlitchData    => TXCRCOUT20_GlitchData,
         OutSignalName => "TXCRCOUT(20)",
         OutTemp       => TXCRCOUT_OUT(20),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(21),
         GlitchData    => TXCRCOUT21_GlitchData,
         OutSignalName => "TXCRCOUT(21)",
         OutTemp       => TXCRCOUT_OUT(21),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(22),
         GlitchData    => TXCRCOUT22_GlitchData,
         OutSignalName => "TXCRCOUT(22)",
         OutTemp       => TXCRCOUT_OUT(22),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(23),
         GlitchData    => TXCRCOUT23_GlitchData,
         OutSignalName => "TXCRCOUT(23)",
         OutTemp       => TXCRCOUT_OUT(23),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(24),
         GlitchData    => TXCRCOUT24_GlitchData,
         OutSignalName => "TXCRCOUT(24)",
         OutTemp       => TXCRCOUT_OUT(24),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(25),
         GlitchData    => TXCRCOUT25_GlitchData,
         OutSignalName => "TXCRCOUT(25)",
         OutTemp       => TXCRCOUT_OUT(25),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(26),
         GlitchData    => TXCRCOUT26_GlitchData,
         OutSignalName => "TXCRCOUT(26)",
         OutTemp       => TXCRCOUT_OUT(26),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(27),
         GlitchData    => TXCRCOUT27_GlitchData,
         OutSignalName => "TXCRCOUT(27)",
         OutTemp       => TXCRCOUT_OUT(27),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(28),
         GlitchData    => TXCRCOUT28_GlitchData,
         OutSignalName => "TXCRCOUT(28)",
         OutTemp       => TXCRCOUT_OUT(28),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(29),
         GlitchData    => TXCRCOUT29_GlitchData,
         OutSignalName => "TXCRCOUT(29)",
         OutTemp       => TXCRCOUT_OUT(29),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(30),
         GlitchData    => TXCRCOUT30_GlitchData,
         OutSignalName => "TXCRCOUT(30)",
         OutTemp       => TXCRCOUT_OUT(30),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => TXCRCOUT(31),
         GlitchData    => TXCRCOUT31_GlitchData,
         OutSignalName => "TXCRCOUT(31)",
         OutTemp       => TXCRCOUT_OUT(31),
         Paths         => (0 => (TXCRCINTCLK_dly'last_event, tpd_TXCRCINTCLK_TXCRCOUT(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => RXSIGDET,
         GlitchData    => RXSIGDET_GlitchData,
         OutSignalName => "RXSIGDET",
         OutTemp       => RXSIGDET_OUT,
         Paths         => (0 => (RXUSRCLK2_dly'last_event, tpd_RXUSRCLK2_RXSIGDET,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DRDY,
         GlitchData    => DRDY_GlitchData,
         OutSignalName => "DRDY",
         OutTemp       => DRDY_OUT,
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DRDY,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(0),
         GlitchData    => DO0_GlitchData,
         OutSignalName => "DO(0)",
         OutTemp       => DO_OUT(0),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(1),
         GlitchData    => DO1_GlitchData,
         OutSignalName => "DO(1)",
         OutTemp       => DO_OUT(1),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(2),
         GlitchData    => DO2_GlitchData,
         OutSignalName => "DO(2)",
         OutTemp       => DO_OUT(2),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(3),
         GlitchData    => DO3_GlitchData,
         OutSignalName => "DO(3)",
         OutTemp       => DO_OUT(3),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(4),
         GlitchData    => DO4_GlitchData,
         OutSignalName => "DO(4)",
         OutTemp       => DO_OUT(4),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(5),
         GlitchData    => DO5_GlitchData,
         OutSignalName => "DO(5)",
         OutTemp       => DO_OUT(5),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(6),
         GlitchData    => DO6_GlitchData,
         OutSignalName => "DO(6)",
         OutTemp       => DO_OUT(6),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(7),
         GlitchData    => DO7_GlitchData,
         OutSignalName => "DO(7)",
         OutTemp       => DO_OUT(7),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(8),
         GlitchData    => DO8_GlitchData,
         OutSignalName => "DO(8)",
         OutTemp       => DO_OUT(8),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(9),
         GlitchData    => DO9_GlitchData,
         OutSignalName => "DO(9)",
         OutTemp       => DO_OUT(9),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(10),
         GlitchData    => DO10_GlitchData,
         OutSignalName => "DO(10)",
         OutTemp       => DO_OUT(10),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(11),
         GlitchData    => DO11_GlitchData,
         OutSignalName => "DO(11)",
         OutTemp       => DO_OUT(11),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(12),
         GlitchData    => DO12_GlitchData,
         OutSignalName => "DO(12)",
         OutTemp       => DO_OUT(12),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(13),
         GlitchData    => DO13_GlitchData,
         OutSignalName => "DO(13)",
         OutTemp       => DO_OUT(13),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(14),
         GlitchData    => DO14_GlitchData,
         OutSignalName => "DO(14)",
         OutTemp       => DO_OUT(14),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DO(15),
         GlitchData    => DO15_GlitchData,
         OutSignalName => "DO(15)",
         OutTemp       => DO_OUT(15),
         Paths         => (0 => (DCLK_dly'last_event, tpd_DCLK_DO(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );


--  Wait signal (input/output pins)
   wait on
     CHBONDO_OUT,
     RXSTATUS_OUT,
     RXCHARISCOMMA_OUT,
     RXCHARISK_OUT,
     RXCOMMADET_OUT,
     RXDATA_OUT,
     RXDISPERR_OUT,
     RXLOSSOFSYNC_OUT,
     RXNOTINTABLE_OUT,
     RXREALIGN_OUT,
     RXRUNDISP_OUT,
     RXBUFERR_OUT,
     TXBUFERR_OUT,
     TXKERR_OUT,
     TXRUNDISP_OUT,
     RXLOCK_OUT,
     TXLOCK_OUT,
     RXCYCLELIMIT_OUT,
     TXCYCLELIMIT_OUT,
     RXCALFAIL_OUT,
     TXCALFAIL_OUT,
     RXCRCOUT_OUT,
     TXCRCOUT_OUT,
     RXSIGDET_OUT,
     DRDY_OUT,
     DO_OUT,
     CHBONDI_dly,
     ENCHANSYNC_dly,
     ENMCOMMAALIGN_dly,
     ENPCOMMAALIGN_dly,
     LOOPBACK_dly,
     POWERDOWN_dly,
     RXBLOCKSYNC64B66BUSE_dly,
     RXCOMMADETUSE_dly,
     RXDATAWIDTH_dly,
     RXDEC64B66BUSE_dly,
     RXDEC8B10BUSE_dly,
     RXDESCRAM64B66BUSE_dly,
     RXIGNOREBTF_dly,
     RXINTDATAWIDTH_dly,
     RXPOLARITY_dly,
     RXRESET_dly,
     RXSLIDE_dly,
     RXUSRCLK_dly,
     RXUSRCLK2_dly,
     TXBYPASS8B10B_dly,
     TXCHARDISPMODE_dly,
     TXCHARDISPVAL_dly,
     TXCHARISK_dly,
     TXDATA_dly,
     TXDATAWIDTH_dly,
     TXENC64B66BUSE_dly,
     TXENC8B10BUSE_dly,
     TXGEARBOX64B66BUSE_dly,
     TXINHIBIT_dly,
     TXINTDATAWIDTH_dly,
     TXPOLARITY_dly,
     TXRESET_dly,
     TXSCRAM64B66BUSE_dly,
     TXUSRCLK_dly,
     TXUSRCLK2_dly,
     RXCLKSTABLE_dly,
     RXPMARESET_dly,
     TXCLKSTABLE_dly,
     TXPMARESET_dly,
     RXCRCIN_dly,
     RXCRCDATAWIDTH_dly,
     RXCRCDATAVALID_dly,
     RXCRCINIT_dly,
     RXCRCRESET_dly,
     RXCRCPD_dly,
     RXCRCCLK_dly,
     RXCRCINTCLK_dly,
     TXCRCIN_dly,
     TXCRCDATAWIDTH_dly,
     TXCRCDATAVALID_dly,
     TXCRCINIT_dly,
     TXCRCRESET_dly,
     TXCRCPD_dly,
     TXCRCCLK_dly,
     TXCRCINTCLK_dly,
     TXSYNC_dly,
     TXENOOB_dly,
     DCLK_dly,
     DADDR_dly,
     DEN_dly,
     DWE_dly,
     DI_dly,
     RX1P_dly,
     RX1N_dly,
     GREFCLK_dly,
     REFCLK1_dly,
     REFCLK2_dly;

   end process TIMING;
     
   RXPCSHCLKOUT <= RXPCSHCLKOUT_OUT;
   TXPCSHCLKOUT <= TXPCSHCLKOUT_OUT;
   RXMCLK <= RXMCLK_OUT;
   RXRECCLK1 <= RXRECCLK1_OUT;
   RXRECCLK2 <= RXRECCLK2_OUT;
   TXOUTCLK1 <= TXOUTCLK1_OUT;
   TXOUTCLK2 <= TXOUTCLK2_OUT;
   TX1N <= TX1N_OUT;
   TX1P <= TX1P_OUT;
   COMBUSOUT <= COMBUSOUT_OUT;  
end X_GT11_V;



-- $Header: /usr/local/cvs/s010728/02207/report/fig/simprim_SMODEL_mti.vhd,v 1.1 2007/02/26 09:16:00 s030485 Exp $
-------------------------------------------------------------------------------
-- Copyright (c) 1995/2004 Xilinx, Inc.
-- All Right Reserved.
-------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor : Xilinx
-- \   \   \/     Version : 8.1i
--  \   \         Description : Xilinx Timing Simulation Library Component
--  /   /                  Power PC Core
-- /___/   /\     Filename : X_PPC405_ADV.vhd
-- \   \  /  \    Timestamp : Fri Jun 18 10:57:22 PDT 2004
--  \___\/\___\
--
-- Revision:
--    03/23/04 - Initial version.

-------------------------------------------------------------------------------
-- Model for fpga_startup_virtex4 (for simulation only)
-------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity fpga_startup_virtex4 is

    port (
          bus_reset : out std_ulogic;
          ghigh_b : out std_ulogic;
          done : out std_ulogic;
          gsr : out std_ulogic;
          gwe : out std_ulogic;
          gts_b : out std_ulogic;

          shutdown : in std_ulogic;
          cclk : in std_ulogic;
          por : in std_ulogic
          );
end fpga_startup_virtex4;

architecture fpga_startup_virtex4_v of fpga_startup_virtex4 is
    signal count_changed : boolean := false;
begin
set_output:process(cclk, por)
  variable abus_reset : std_ulogic := '0';
  variable aghigh_b : std_ulogic := '0';
  variable agsr : std_ulogic := '0';
  variable adone : std_ulogic := '0'; 
  variable agwe : std_ulogic := '0';    
  variable agts_b : std_ulogic := '0';
  variable count : integer := 0;
  variable count_last_value : integer := 0;

begin
  if (((cclk'event) and (cclk = '1') and (cclk'last_value = '0')) or ((por'event) and (por = '1') and (por'last_value = '0')))then
    
          count_last_value := count;
    if (por = '1') then
      count := 0;
    elsif ((shutdown ='1') and (count > 0)) then
      count := count - 1;
    elsif ((shutdown ='0') and (count < 255)) then
      count := count + 1;
    end if;
   if(count_last_value /= count) then
     count_changed <= true;
   end if;  


    if (por = '1') then
      bus_reset <= '0';
      ghigh_b <=  '0';
      gsr <= '0';
      done <= '0'; 
      gwe <= '0';
      gts_b <= '0'; 
 
    else

      bus_reset <= abus_reset;
      ghigh_b <=  aghigh_b;
      gsr <= agsr;
      done <= adone; 
      gwe <= agwe;
      gts_b <= agts_b;

    end if;
  end if;
    if(count_last_value /= count) then
      abus_reset := '1';
      aghigh_b := '0';
      agsr := '0';
      adone := '0';
      agwe := '0';
      agts_b := '0';     
     if (count >= 02) then
       abus_reset := '0';
     end if;  
     if ((count = 23) or (count = 24)) then
       agsr := '1';
     end if;  
     if (count > 39) then
         aghigh_b := '1';
     end if;
     if (count > 49) then
        adone := '1';   
     end if;

     if ((count = 51) or (count = 52)) then
       agsr := '1';
     end if;        
     if (count > 54) then
        agwe := '1';   
     end if;
     if (count > 55) then
        agts_b := '1';   
     end if;
    end if;      
end process set_output;


end fpga_startup_virtex4_v;

----- CELL X_PPC405_ADV -----

library IEEE;
use IEEE.STD_LOGIC_1164.all;

library VITAL2000;
use VITAL2000.VITAL_Timing.all;

library simprim;
use simprim.VCOMPONENTS.all;

entity X_PPC405_ADV is
generic (
        TimingChecksOn : boolean := TRUE;
        InstancePath   : string  := "*";
        Xon            : boolean := TRUE;
        MsgOn          : boolean := FALSE;
        LOC            : string  := "UNPLACED";        

		IN_DELAY : time := 1 ps;
		OUT_DELAY : VitalDelayType01 := (0 ps, 0 ps);

--  Pin pulse width delays
--  Pin period delays

--  Input Pin path delays
        tipd_BRAMDSOCMCLK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_BRAMDSOCMRDDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
        tipd_BRAMISOCMCLK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_BRAMISOCMDCRRDDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
        tipd_BRAMISOCMRDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
        tipd_CPMC405CLOCK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_CPMC405CORECLKINACTIVE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMC405CPUCLKEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMC405JTAGCLKEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMC405SYNCBYPASS : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMC405TIMERCLKEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMC405TIMERTICK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_CPMDCRCLK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_CPMFCMCLK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_DBGC405DEBUGHALT : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_DBGC405EXTBUSHOLDACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_DBGC405UNCONDDEBUGEVENT : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_DSARCVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
        tipd_DSCNTLVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
        tipd_DSOCMRWCOMPLETE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_EICC405CRITINPUTIRQ : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_EICC405EXTINPUTIRQ : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_EXTDCRACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_EXTDCRDBUSIN : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
        tipd_FCMAPUCR : VitalDelayArrayType01 (0 to 3) := (others => (100 ps, 100 ps));
        tipd_FCMAPUDCDCREN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDFORCEALIGN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDFORCEBESTEERING : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDFPUOP : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDGPRWRITE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLDSTBYTE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLDSTDW : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLDSTHW : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLDSTQW : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLDSTWD : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDLOAD : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDPRIVOP : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDRAEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDRBEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDSTORE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDTRAPBE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDTRAPLE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDUPDATE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDXERCAEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDCDXEROVEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDECODEBUSY : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUDONE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUEXCEPTION : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUEXEBLOCKINGMCO : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUEXECRFIELD : VitalDelayArrayType01 (0 to 2) := (others => (100 ps, 100 ps));
        tipd_FCMAPUEXENONBLOCKINGMCO : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUINSTRACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPULOADWAIT : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPURESULT : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
        tipd_FCMAPURESULTVALID : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUSLEEPNOTREADY : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUXERCA : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_FCMAPUXEROV : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_ISARCVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
        tipd_ISCNTLVALUE : VitalDelayArrayType01 (0 to 7) := (others => (100 ps, 100 ps));
        tipd_JTGC405BNDSCANTDO : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_JTGC405TCK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_JTGC405TDI : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_JTGC405TMS : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_JTGC405TRSTNEG : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_MCBCPUCLKEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_MCBJTAGEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_MCBTIMEREN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_MCPPCRST : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCUADDRACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCUBUSY : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCUERR : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCURDDACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCURDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
        tipd_PLBC405DCURDWDADDR : VitalDelayArrayType01 (1 to 3) := (others => (100 ps, 100 ps));
        tipd_PLBC405DCUSSIZE1 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405DCUWRDACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405ICUADDRACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405ICUBUSY : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405ICUERR : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405ICURDDACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBC405ICURDDBUS : VitalDelayArrayType01 (0 to 63) := (others => (100 ps, 100 ps));
        tipd_PLBC405ICURDWDADDR : VitalDelayArrayType01 (1 to 3) := (others => (100 ps, 100 ps));
        tipd_PLBC405ICUSSIZE1 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_PLBCLK : VitalDelayType01 :=  (0 ps, 0 ps);
        tipd_RSTC405RESETCHIP : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_RSTC405RESETCORE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_RSTC405RESETSYS : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEAPUCONTROL : VitalDelayArrayType01 (0 to 15) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI1 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI2 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI3 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI4 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI5 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI6 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI7 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEAPUUDI8 : VitalDelayArrayType01 (0 to 23) := (others => (100 ps, 100 ps));
        tipd_TIEC405DETERMINISTICMULT : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEC405DISOPERANDFWD : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEC405MMUEN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEDCRADDR : VitalDelayArrayType01 (0 to 5) := (others => (100 ps, 100 ps));
        tipd_TIEPVRBIT10 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT11 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT28 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT29 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT30 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT31 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT8 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TIEPVRBIT9 : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TRCC405TRACEDISABLE : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_TRCC405TRIGGEREVENTIN : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_EMACDCRDBUS : VitalDelayArrayType01 (0 to 31) := (others => (100 ps, 100 ps));
        tipd_EMACDCRACK : VitalDelayType01 :=  (100 ps, 100 ps);
        tipd_GSR : VitalDelayType01 := (100 ps, 100 ps);
--  clk-to-output path delays
        tpd_CPMFCMCLK_APUFCMDECODED : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMDECUDI : VitalDelayArrayType01(0 to 2) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMDECUDIVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMENDIAN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMFLUSH : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMINSTRUCTION : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMINSTRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMLOADBYTEEN : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMLOADDATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMLOADDVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMOPERANDVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMRADATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMRBDATA : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMFCMCLK_APUFCMWRITEBACKOK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMFCMCLK_APUFCMXERCA : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405CPMCORESLEEPREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405CPMMSRCE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405CPMMSREE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405CPMTIMERIRQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405CPMTIMERRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGLOADDATAONAPUDBUS : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGMSRWE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGSTOPACK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGWBCOMPLETE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGWBFULL : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405DBGWBIAR : VitalDelayArrayType01(0 to 29) := (others => (0.1 ns, 0.1 ns));
        tpd_JTGC405TCK_C405JTGCAPTUREDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGEXTEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGPGMOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGSHIFTDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGTDO : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGTDOEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_JTGC405TCK_C405JTGUPDATEDR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUABORT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUABUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBDCUBE : VitalDelayArrayType01(0 to 7) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBDCUCACHEABLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUGUARDED : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBDCUREQUEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCURNW : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUSIZE2 : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUU0ATTR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBDCUWRDBUS : VitalDelayArrayType01(0 to 63) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBDCUWRITETHRU : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBICUABORT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBICUABUS : VitalDelayArrayType01(0 to 29) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBICUCACHEABLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBICUPRIORITY : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBICUREQUEST : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_PLBCLK_C405PLBICUSIZE : VitalDelayArrayType01(2 to 3) := (others => (0.1 ns, 0.1 ns));
        tpd_PLBCLK_C405PLBICUU0ATTR : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405RSTCHIPRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405RSTCORERESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405RSTSYSRESETREQ : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405TRCCYCLE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405TRCEVENEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMC405CLOCK_C405TRCODDEXECUTIONSTATUS : VitalDelayArrayType01(0 to 1) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMC405CLOCK_C405TRCTRACESTATUS : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTOUT : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE : VitalDelayArrayType01(0 to 10) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMC405CLOCK_C405XXXMACHINECHECK : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMDSOCMCLK_DSOCMBRAMABUS : VitalDelayArrayType01(8 to 29) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE : VitalDelayArrayType01(0 to 3) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMDSOCMCLK_DSOCMBRAMEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMDSOCMCLK_DSOCMBUSY : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMDSOCMCLK_DSOCMRDADDRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMDSOCMCLK_DSOCMWRADDRVALID : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMDCRCLK_EXTDCRABUS : VitalDelayArrayType01(0 to 9) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMDCRCLK_EXTDCRDBUSOUT : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_CPMDCRCLK_EXTDCRREAD : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_CPMDCRCLK_EXTDCRWRITE : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMBRAMEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMBRAMEVENWRITEEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMBRAMODDWRITEEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS : VitalDelayArrayType01(8 to 28) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS : VitalDelayArrayType01(8 to 28) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS : VitalDelayArrayType01(0 to 31) := (others => (0.1 ns, 0.1 ns));
        tpd_BRAMISOCMCLK_ISOCMDCRBRAMEVENEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMDCRBRAMODDEN : VitalDelayType01 := (0.1 ns, 0.1 ns);
        tpd_BRAMISOCMCLK_ISOCMDCRBRAMRDSELECT : VitalDelayType01 := (0.1 ns, 0.1 ns);

--  Setup/Hold delays
        tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EXTDCRACK_CPMDCRCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EXTDCRACK_CPMDCRCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_EXTDCRACK_CPMDCRCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_EXTDCRACK_CPMDCRCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
        tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
        thold_FCMAPUCR_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
        thold_FCMAPUCR_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 3) := (others => 0.0 ns);
        tsetup_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDONE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUDONE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDONE_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUDONE_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
        tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
        thold_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
        thold_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 2) := (others => 0.0 ns);
        tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge : VitalDelayArrayType(0 to 31) := (others => 0.0 ns);
        tsetup_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUXERCA_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUXERCA_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUXERCA_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUXERCA_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUXEROV_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_FCMAPUXEROV_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUXEROV_CPMFCMCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_FCMAPUXEROV_CPMFCMCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TDI_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TDI_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TDI_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TDI_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TMS_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TMS_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TMS_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TMS_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUERR_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUERR_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge : VitalDelayArrayType(0 to 63) := (others => 0.0 ns);
        tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge : VitalDelayArrayType(1 to 3) := (others => 0.0 ns);
        tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;
        thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge : VitalDelayType := 0.0 ns;
        thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge : VitalDelayType := 0.0 ns;

        tperiod_CPMC405CLOCK_POSEDGE : VitalDelayType := 0.0 ns;
        tpw_CPMC405CLOCK_posedge : VitalDelayType := 0.000 ns;
        tpw_CPMC405CLOCK_negedge : VitalDelayType := 0.000 ns;        

--  Clock ticd

        ticd_BRAMDSOCMCLK : VitalDelayType := 0.000 ns;
        ticd_BRAMISOCMCLK : VitalDelayType := 0.000 ns;
        ticd_CPMC405CLOCK : VitalDelayType := 0.000 ns;
        ticd_CPMDCRCLK : VitalDelayType := 0.000 ns;
        ticd_CPMFCMCLK : VitalDelayType := 0.000 ns;
        ticd_JTGC405TCK : VitalDelayType := 0.000 ns;
        ticd_PLBCLK : VitalDelayType := 0.000 ns;

-- Clock-to-pin tisd 
        tisd_BRAMDSOCMRDDBUS : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
        tisd_BRAMISOCMDCRRDDBUS : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
        tisd_BRAMISOCMRDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
        tisd_CPMC405CORECLKINACTIVE : VitalDelayType := 0.000 ns;
        tisd_CPMC405CPUCLKEN : VitalDelayType := 0.000 ns;
        tisd_CPMC405JTAGCLKEN : VitalDelayType := 0.000 ns;
        tisd_CPMC405TIMERCLKEN : VitalDelayType := 0.000 ns;
        tisd_CPMC405TIMERTICK : VitalDelayType := 0.000 ns;
        tisd_DBGC405DEBUGHALT : VitalDelayType := 0.000 ns;
        tisd_DBGC405EXTBUSHOLDACK : VitalDelayType := 0.000 ns;
        tisd_DBGC405UNCONDDEBUGEVENT : VitalDelayType := 0.000 ns;
        tisd_DSOCMRWCOMPLETE : VitalDelayType := 0.000 ns;
        tisd_EICC405CRITINPUTIRQ : VitalDelayType := 0.000 ns;
        tisd_EICC405EXTINPUTIRQ : VitalDelayType := 0.000 ns;
        tisd_EXTDCRACK : VitalDelayType := 0.000 ns;
        tisd_EXTDCRDBUSIN : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
        tisd_FCMAPUCR : VitalDelayArrayType(0 to 3) := (others => 0.000 ns);
        tisd_FCMAPUDCDCREN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDFORCEALIGN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDFORCEBESTEERING : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDFPUOP : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDGPRWRITE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLDSTBYTE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLDSTDW : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLDSTHW : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLDSTQW : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLDSTWD : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDLOAD : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDPRIVOP : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDRAEN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDRBEN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDSTORE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDTRAPBE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDTRAPLE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDUPDATE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDXERCAEN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDCDXEROVEN : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDECODEBUSY : VitalDelayType := 0.000 ns;
        tisd_FCMAPUDONE : VitalDelayType := 0.000 ns;
        tisd_FCMAPUEXCEPTION : VitalDelayType := 0.000 ns;
        tisd_FCMAPUEXEBLOCKINGMCO : VitalDelayType := 0.000 ns;
        tisd_FCMAPUEXECRFIELD : VitalDelayArrayType(0 to 2) := (others => 0.000 ns);
        tisd_FCMAPUEXENONBLOCKINGMCO : VitalDelayType := 0.000 ns;
        tisd_FCMAPUINSTRACK : VitalDelayType := 0.000 ns;
        tisd_FCMAPULOADWAIT : VitalDelayType := 0.000 ns;
        tisd_FCMAPURESULT : VitalDelayArrayType(0 to 31) := (others => 0.000 ns);
        tisd_FCMAPURESULTVALID : VitalDelayType := 0.000 ns;
        tisd_FCMAPUSLEEPNOTREADY : VitalDelayType := 0.000 ns;
        tisd_FCMAPUXERCA : VitalDelayType := 0.000 ns;
        tisd_FCMAPUXEROV : VitalDelayType := 0.000 ns;
        tisd_JTGC405BNDSCANTDO : VitalDelayType := 0.000 ns;
        tisd_JTGC405TDI : VitalDelayType := 0.000 ns;
        tisd_JTGC405TMS : VitalDelayType := 0.000 ns;
        tisd_JTGC405TRSTNEG : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCUADDRACK : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCUBUSY : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCUERR : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCURDDACK : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCURDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
        tisd_PLBC405DCURDWDADDR : VitalDelayArrayType(1 to 3) := (others => 0.000 ns);
        tisd_PLBC405DCUSSIZE1 : VitalDelayType := 0.000 ns;
        tisd_PLBC405DCUWRDACK : VitalDelayType := 0.000 ns;
        tisd_PLBC405ICUADDRACK : VitalDelayType := 0.000 ns;
        tisd_PLBC405ICUBUSY : VitalDelayType := 0.000 ns;
        tisd_PLBC405ICUERR : VitalDelayType := 0.000 ns;
        tisd_PLBC405ICURDDACK : VitalDelayType := 0.000 ns;
        tisd_PLBC405ICURDDBUS : VitalDelayArrayType(0 to 63) := (others => 0.000 ns);
        tisd_PLBC405ICURDWDADDR : VitalDelayArrayType(1 to 3) := (others => 0.000 ns);
        tisd_PLBC405ICUSSIZE1 : VitalDelayType := 0.000 ns;
        tisd_RSTC405RESETCHIP : VitalDelayType := 0.000 ns;
        tisd_RSTC405RESETCORE : VitalDelayType := 0.000 ns;
        tisd_RSTC405RESETSYS : VitalDelayType := 0.000 ns;
        tisd_TRCC405TRACEDISABLE : VitalDelayType := 0.000 ns;
        tisd_TRCC405TRIGGEREVENTIN : VitalDelayType := 0.000 ns


  );

port (
		APUFCMDECODED : out std_ulogic;
		APUFCMDECUDI : out std_logic_vector(0 to 2);
		APUFCMDECUDIVALID : out std_ulogic;
		APUFCMENDIAN : out std_ulogic;
		APUFCMFLUSH : out std_ulogic;
		APUFCMINSTRUCTION : out std_logic_vector(0 to 31);
		APUFCMINSTRVALID : out std_ulogic;
		APUFCMLOADBYTEEN : out std_logic_vector(0 to 3);
		APUFCMLOADDATA : out std_logic_vector(0 to 31);
		APUFCMLOADDVALID : out std_ulogic;
		APUFCMOPERANDVALID : out std_ulogic;
		APUFCMRADATA : out std_logic_vector(0 to 31);
		APUFCMRBDATA : out std_logic_vector(0 to 31);
		APUFCMWRITEBACKOK : out std_ulogic;
		APUFCMXERCA : out std_ulogic;
		C405CPMCORESLEEPREQ : out std_ulogic;
		C405CPMMSRCE : out std_ulogic;
		C405CPMMSREE : out std_ulogic;
		C405CPMTIMERIRQ : out std_ulogic;
		C405CPMTIMERRESETREQ : out std_ulogic;
		C405DBGLOADDATAONAPUDBUS : out std_ulogic;
		C405DBGMSRWE : out std_ulogic;
		C405DBGSTOPACK : out std_ulogic;
		C405DBGWBCOMPLETE : out std_ulogic;
		C405DBGWBFULL : out std_ulogic;
		C405DBGWBIAR : out std_logic_vector(0 to 29);
		C405JTGCAPTUREDR : out std_ulogic;
		C405JTGEXTEST : out std_ulogic;
		C405JTGPGMOUT : out std_ulogic;
		C405JTGSHIFTDR : out std_ulogic;
		C405JTGTDO : out std_ulogic;
		C405JTGTDOEN : out std_ulogic;
		C405JTGUPDATEDR : out std_ulogic;
		C405PLBDCUABORT : out std_ulogic;
		C405PLBDCUABUS : out std_logic_vector(0 to 31);
		C405PLBDCUBE : out std_logic_vector(0 to 7);
		C405PLBDCUCACHEABLE : out std_ulogic;
		C405PLBDCUGUARDED : out std_ulogic;
		C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);
		C405PLBDCUREQUEST : out std_ulogic;
		C405PLBDCURNW : out std_ulogic;
		C405PLBDCUSIZE2 : out std_ulogic;
		C405PLBDCUU0ATTR : out std_ulogic;
		C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);
		C405PLBDCUWRITETHRU : out std_ulogic;
		C405PLBICUABORT : out std_ulogic;
		C405PLBICUABUS : out std_logic_vector(0 to 29);
		C405PLBICUCACHEABLE : out std_ulogic;
		C405PLBICUPRIORITY : out std_logic_vector(0 to 1);
		C405PLBICUREQUEST : out std_ulogic;
		C405PLBICUSIZE : out std_logic_vector(2 to 3);
		C405PLBICUU0ATTR : out std_ulogic;
		C405RSTCHIPRESETREQ : out std_ulogic;
		C405RSTCORERESETREQ : out std_ulogic;
		C405RSTSYSRESETREQ : out std_ulogic;
		C405TRCCYCLE : out std_ulogic;
		C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1);
		C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);
		C405TRCTRACESTATUS : out std_logic_vector(0 to 3);
		C405TRCTRIGGEREVENTOUT : out std_ulogic;
		C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);
		C405XXXMACHINECHECK : out std_ulogic;
		DCREMACABUS : out std_logic_vector(8 to 9);
		DCREMACCLK : out std_ulogic;
		DCREMACDBUS : out std_logic_vector(0 to 31);
		DCREMACENABLER : out std_ulogic;
		DCREMACREAD : out std_ulogic;
		DCREMACWRITE : out std_ulogic;
		DSOCMBRAMABUS : out std_logic_vector(8 to 29);
		DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);
		DSOCMBRAMEN : out std_ulogic;
		DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
		DSOCMBUSY : out std_ulogic;
		DSOCMRDADDRVALID : out std_ulogic;
		DSOCMWRADDRVALID : out std_ulogic;
		EXTDCRABUS : out std_logic_vector(0 to 9);
		EXTDCRDBUSOUT : out std_logic_vector(0 to 31);
		EXTDCRREAD : out std_ulogic;
		EXTDCRWRITE : out std_ulogic;
		ISOCMBRAMEN : out std_ulogic;
		ISOCMBRAMEVENWRITEEN : out std_ulogic;
		ISOCMBRAMODDWRITEEN : out std_ulogic;
		ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);
		ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);
		ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
		ISOCMDCRBRAMEVENEN : out std_ulogic;
		ISOCMDCRBRAMODDEN : out std_ulogic;
		ISOCMDCRBRAMRDSELECT : out std_ulogic;

		BRAMDSOCMCLK : in std_ulogic;
		BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);
		BRAMISOCMCLK : in std_ulogic;
		BRAMISOCMDCRRDDBUS : in std_logic_vector(0 to 31);
		BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);
		CPMC405CLOCK : in std_ulogic;
		CPMC405CORECLKINACTIVE : in std_ulogic;
		CPMC405CPUCLKEN : in std_ulogic;
		CPMC405JTAGCLKEN : in std_ulogic;
		CPMC405SYNCBYPASS : in std_ulogic;
		CPMC405TIMERCLKEN : in std_ulogic;
		CPMC405TIMERTICK : in std_ulogic;
		CPMDCRCLK : in std_ulogic;
		CPMFCMCLK : in std_ulogic;
		DBGC405DEBUGHALT : in std_ulogic;
		DBGC405EXTBUSHOLDACK : in std_ulogic;
		DBGC405UNCONDDEBUGEVENT : in std_ulogic;
		DSARCVALUE : in std_logic_vector(0 to 7);
		DSCNTLVALUE : in std_logic_vector(0 to 7);
		DSOCMRWCOMPLETE : in std_ulogic;
		EICC405CRITINPUTIRQ : in std_ulogic;
		EICC405EXTINPUTIRQ : in std_ulogic;
		EMACDCRACK : in std_ulogic;
		EMACDCRDBUS : in std_logic_vector(0 to 31);
		EXTDCRACK : in std_ulogic;
		EXTDCRDBUSIN : in std_logic_vector(0 to 31);
		FCMAPUCR : in std_logic_vector(0 to 3);
		FCMAPUDCDCREN : in std_ulogic;
		FCMAPUDCDFORCEALIGN : in std_ulogic;
		FCMAPUDCDFORCEBESTEERING : in std_ulogic;
		FCMAPUDCDFPUOP : in std_ulogic;
		FCMAPUDCDGPRWRITE : in std_ulogic;
		FCMAPUDCDLDSTBYTE : in std_ulogic;
		FCMAPUDCDLDSTDW : in std_ulogic;
		FCMAPUDCDLDSTHW : in std_ulogic;
		FCMAPUDCDLDSTQW : in std_ulogic;
		FCMAPUDCDLDSTWD : in std_ulogic;
		FCMAPUDCDLOAD : in std_ulogic;
		FCMAPUDCDPRIVOP : in std_ulogic;
		FCMAPUDCDRAEN : in std_ulogic;
		FCMAPUDCDRBEN : in std_ulogic;
		FCMAPUDCDSTORE : in std_ulogic;
		FCMAPUDCDTRAPBE : in std_ulogic;
		FCMAPUDCDTRAPLE : in std_ulogic;
		FCMAPUDCDUPDATE : in std_ulogic;
		FCMAPUDCDXERCAEN : in std_ulogic;
		FCMAPUDCDXEROVEN : in std_ulogic;
		FCMAPUDECODEBUSY : in std_ulogic;
		FCMAPUDONE : in std_ulogic;
		FCMAPUEXCEPTION : in std_ulogic;
		FCMAPUEXEBLOCKINGMCO : in std_ulogic;
		FCMAPUEXECRFIELD : in std_logic_vector(0 to 2);
		FCMAPUEXENONBLOCKINGMCO : in std_ulogic;
		FCMAPUINSTRACK : in std_ulogic;
		FCMAPULOADWAIT : in std_ulogic;
		FCMAPURESULT : in std_logic_vector(0 to 31);
		FCMAPURESULTVALID : in std_ulogic;
		FCMAPUSLEEPNOTREADY : in std_ulogic;
		FCMAPUXERCA : in std_ulogic;
		FCMAPUXEROV : in std_ulogic;
		ISARCVALUE : in std_logic_vector(0 to 7);
		ISCNTLVALUE : in std_logic_vector(0 to 7);
		JTGC405BNDSCANTDO : in std_ulogic;
		JTGC405TCK : in std_ulogic;
		JTGC405TDI : in std_ulogic;
		JTGC405TMS : in std_ulogic;
		JTGC405TRSTNEG : in std_ulogic;
		MCBCPUCLKEN : in std_ulogic;
		MCBJTAGEN : in std_ulogic;
		MCBTIMEREN : in std_ulogic;
		MCPPCRST : in std_ulogic;
		PLBC405DCUADDRACK : in std_ulogic;
		PLBC405DCUBUSY : in std_ulogic;
		PLBC405DCUERR : in std_ulogic;
		PLBC405DCURDDACK : in std_ulogic;
		PLBC405DCURDDBUS : in std_logic_vector(0 to 63);
		PLBC405DCURDWDADDR : in std_logic_vector(1 to 3);
		PLBC405DCUSSIZE1 : in std_ulogic;
		PLBC405DCUWRDACK : in std_ulogic;
		PLBC405ICUADDRACK : in std_ulogic;
		PLBC405ICUBUSY : in std_ulogic;
		PLBC405ICUERR : in std_ulogic;
		PLBC405ICURDDACK : in std_ulogic;
		PLBC405ICURDDBUS : in std_logic_vector(0 to 63);
		PLBC405ICURDWDADDR : in std_logic_vector(1 to 3);
		PLBC405ICUSSIZE1 : in std_ulogic;
		PLBCLK : in std_ulogic;
		RSTC405RESETCHIP : in std_ulogic;
		RSTC405RESETCORE : in std_ulogic;
		RSTC405RESETSYS : in std_ulogic;
		TIEAPUCONTROL : in std_logic_vector(0 to 15);
		TIEAPUUDI1 : in std_logic_vector(0 to 23);
		TIEAPUUDI2 : in std_logic_vector(0 to 23);
		TIEAPUUDI3 : in std_logic_vector(0 to 23);
		TIEAPUUDI4 : in std_logic_vector(0 to 23);
		TIEAPUUDI5 : in std_logic_vector(0 to 23);
		TIEAPUUDI6 : in std_logic_vector(0 to 23);
		TIEAPUUDI7 : in std_logic_vector(0 to 23);
		TIEAPUUDI8 : in std_logic_vector(0 to 23);
		TIEC405DETERMINISTICMULT : in std_ulogic;
		TIEC405DISOPERANDFWD : in std_ulogic;
		TIEC405MMUEN : in std_ulogic;
		TIEDCRADDR : in std_logic_vector(0 to 5);
		TIEPVRBIT10 : in std_ulogic;
		TIEPVRBIT11 : in std_ulogic;
		TIEPVRBIT28 : in std_ulogic;
		TIEPVRBIT29 : in std_ulogic;
		TIEPVRBIT30 : in std_ulogic;
		TIEPVRBIT31 : in std_ulogic;
		TIEPVRBIT8 : in std_ulogic;
		TIEPVRBIT9 : in std_ulogic;
		TRCC405TRACEDISABLE : in std_ulogic;
		TRCC405TRIGGEREVENTIN : in std_ulogic
     );
end X_PPC405_ADV;

architecture X_PPC405_ADV_V of X_PPC405_ADV is



-- Attribute-to-Cell mapping signals

-- Input/Output Pin signals
        signal   APUFCMDECODED_out  :  std_ulogic;
        signal   APUFCMDECUDI_out  :  std_logic_vector(0 to 2);
        signal   APUFCMDECUDIVALID_out  :  std_ulogic;
        signal   APUFCMENDIAN_out  :  std_ulogic;
        signal   APUFCMFLUSH_out  :  std_ulogic;
        signal   APUFCMINSTRUCTION_out  :  std_logic_vector(0 to 31);
        signal   APUFCMINSTRVALID_out  :  std_ulogic;
        signal   APUFCMLOADBYTEEN_out  :  std_logic_vector(0 to 3);
        signal   APUFCMLOADDATA_out  :  std_logic_vector(0 to 31);
        signal   APUFCMLOADDVALID_out  :  std_ulogic;
        signal   APUFCMOPERANDVALID_out  :  std_ulogic;
        signal   APUFCMRADATA_out  :  std_logic_vector(0 to 31);
        signal   APUFCMRBDATA_out  :  std_logic_vector(0 to 31);
        signal   APUFCMWRITEBACKOK_out  :  std_ulogic;
        signal   APUFCMXERCA_out  :  std_ulogic;
        signal   C405CPMCORESLEEPREQ_out  :  std_ulogic;
        signal   C405CPMMSRCE_out  :  std_ulogic;
        signal   C405CPMMSREE_out  :  std_ulogic;
        signal   C405CPMTIMERIRQ_out  :  std_ulogic;
        signal   C405CPMTIMERRESETREQ_out  :  std_ulogic;
        signal   C405DBGLOADDATAONAPUDBUS_out  :  std_ulogic;
        signal   C405DBGMSRWE_out  :  std_ulogic;
        signal   C405DBGSTOPACK_out  :  std_ulogic;
        signal   C405DBGWBCOMPLETE_out  :  std_ulogic;
        signal   C405DBGWBFULL_out  :  std_ulogic;
        signal   C405DBGWBIAR_out  :  std_logic_vector(0 to 29);
        signal   C405JTGCAPTUREDR_out  :  std_ulogic;
        signal   C405JTGEXTEST_out  :  std_ulogic;
        signal   C405JTGPGMOUT_out  :  std_ulogic;
        signal   C405JTGSHIFTDR_out  :  std_ulogic;
        signal   C405JTGTDO_out  :  std_ulogic;
        signal   C405JTGTDOEN_out  :  std_ulogic;
        signal   C405JTGUPDATEDR_out  :  std_ulogic;
        signal   C405PLBDCUABORT_out  :  std_ulogic;
        signal   C405PLBDCUABUS_out  :  std_logic_vector(0 to 31);
        signal   C405PLBDCUBE_out  :  std_logic_vector(0 to 7);
        signal   C405PLBDCUCACHEABLE_out  :  std_ulogic;
        signal   C405PLBDCUGUARDED_out  :  std_ulogic;
        signal   C405PLBDCUPRIORITY_out  :  std_logic_vector(0 to 1);
        signal   C405PLBDCUREQUEST_out  :  std_ulogic;
        signal   C405PLBDCURNW_out  :  std_ulogic;
        signal   C405PLBDCUSIZE2_out  :  std_ulogic;
        signal   C405PLBDCUU0ATTR_out  :  std_ulogic;
        signal   C405PLBDCUWRDBUS_out  :  std_logic_vector(0 to 63);
        signal   C405PLBDCUWRITETHRU_out  :  std_ulogic;
        signal   C405PLBICUABORT_out  :  std_ulogic;
        signal   C405PLBICUABUS_out  :  std_logic_vector(0 to 29);
        signal   C405PLBICUCACHEABLE_out  :  std_ulogic;
        signal   C405PLBICUPRIORITY_out  :  std_logic_vector(0 to 1);
        signal   C405PLBICUREQUEST_out  :  std_ulogic;
        signal   C405PLBICUSIZE_out  :  std_logic_vector(2 to 3);
        signal   C405PLBICUU0ATTR_out  :  std_ulogic;
        signal   C405RSTCHIPRESETREQ_out  :  std_ulogic;
        signal   C405RSTCORERESETREQ_out  :  std_ulogic;
        signal   C405RSTSYSRESETREQ_out  :  std_ulogic;
        signal   C405TRCCYCLE_out  :  std_ulogic;
        signal   C405TRCEVENEXECUTIONSTATUS_out  :  std_logic_vector(0 to 1);
        signal   C405TRCODDEXECUTIONSTATUS_out  :  std_logic_vector(0 to 1);
        signal   C405TRCTRACESTATUS_out  :  std_logic_vector(0 to 3);
        signal   C405TRCTRIGGEREVENTOUT_out  :  std_ulogic;
        signal   C405TRCTRIGGEREVENTTYPE_out  :  std_logic_vector(0 to 10);
        signal   C405XXXMACHINECHECK_out  :  std_ulogic;
        signal   DCREMACENABLER_out  :  std_ulogic;
        signal   DSOCMBRAMABUS_out  :  std_logic_vector(8 to 29);
        signal   DSOCMBRAMBYTEWRITE_out  :  std_logic_vector(0 to 3);
        signal   DSOCMBRAMEN_out  :  std_ulogic;
        signal   DSOCMBRAMWRDBUS_out  :  std_logic_vector(0 to 31);
        signal   DSOCMBUSY_out  :  std_ulogic;
        signal   DSOCMRDADDRVALID_out  :  std_ulogic;
        signal   DSOCMWRADDRVALID_out  :  std_ulogic;
        signal   EXTDCRABUS_out  :  std_logic_vector(0 to 9);
        signal   EXTDCRDBUSOUT_out  :  std_logic_vector(0 to 31);
        signal   EXTDCRREAD_out  :  std_ulogic;
        signal   EXTDCRWRITE_out  :  std_ulogic;
        signal   ISOCMBRAMEN_out  :  std_ulogic;
        signal   ISOCMBRAMEVENWRITEEN_out  :  std_ulogic;
        signal   ISOCMBRAMODDWRITEEN_out  :  std_ulogic;
        signal   ISOCMBRAMRDABUS_out  :  std_logic_vector(8 to 28);
        signal   ISOCMBRAMWRABUS_out  :  std_logic_vector(8 to 28);
        signal   ISOCMBRAMWRDBUS_out  :  std_logic_vector(0 to 31);
        signal   ISOCMDCRBRAMEVENEN_out  :  std_ulogic;
        signal   ISOCMDCRBRAMODDEN_out  :  std_ulogic;
        signal   ISOCMDCRBRAMRDSELECT_out  :  std_ulogic;
        signal   DCREMACWRITE_out  :  std_ulogic;
        signal   DCREMACREAD_out  :  std_ulogic;
        signal   DCREMACDBUS_out  :  std_logic_vector(0 to 31);
        signal   DCREMACABUS_out  :  std_logic_vector(8 to 9);
        signal   DCREMACCLK_out  :  std_ulogic;

        signal   GSR_ipd  :  std_ulogic;
        signal   BRAMDSOCMCLK_ipd  :  std_ulogic;
        signal   BRAMDSOCMRDDBUS_ipd  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMCLK_ipd  :  std_ulogic;
        signal   BRAMISOCMDCRRDDBUS_ipd  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMRDDBUS_ipd  :  std_logic_vector(0 to 63);
        signal   CPMC405CLOCK_ipd  :  std_ulogic;
        signal   CPMC405CORECLKINACTIVE_ipd  :  std_ulogic;
        signal   CPMC405CPUCLKEN_ipd  :  std_ulogic;
        signal   CPMC405JTAGCLKEN_ipd  :  std_ulogic;
        signal   CPMC405SYNCBYPASS_ipd  :  std_ulogic;
        signal   CPMC405TIMERCLKEN_ipd  :  std_ulogic;
        signal   CPMC405TIMERTICK_ipd  :  std_ulogic;
        signal   CPMDCRCLK_ipd  :  std_ulogic;
        signal   CPMFCMCLK_ipd  :  std_ulogic;
        signal   DBGC405DEBUGHALT_ipd  :  std_ulogic;
        signal   DBGC405EXTBUSHOLDACK_ipd  :  std_ulogic;
        signal   DBGC405UNCONDDEBUGEVENT_ipd  :  std_ulogic;
        signal   DSARCVALUE_ipd  :  std_logic_vector(0 to 7);
        signal   DSCNTLVALUE_ipd  :  std_logic_vector(0 to 7);
        signal   DSOCMRWCOMPLETE_ipd  :  std_ulogic;
        signal   EICC405CRITINPUTIRQ_ipd  :  std_ulogic;
        signal   EICC405EXTINPUTIRQ_ipd  :  std_ulogic;
        signal   EXTDCRACK_ipd  :  std_ulogic;
        signal   EXTDCRDBUSIN_ipd  :  std_logic_vector(0 to 31);
        signal   FCMAPUCR_ipd  :  std_logic_vector(0 to 3);
        signal   FCMAPUDCDCREN_ipd  :  std_ulogic;
        signal   FCMAPUDCDFORCEALIGN_ipd  :  std_ulogic;
        signal   FCMAPUDCDFORCEBESTEERING_ipd  :  std_ulogic;
        signal   FCMAPUDCDFPUOP_ipd  :  std_ulogic;
        signal   FCMAPUDCDGPRWRITE_ipd  :  std_ulogic;
        signal   FCMAPUDCDLDSTBYTE_ipd  :  std_ulogic;
        signal   FCMAPUDCDLDSTDW_ipd  :  std_ulogic;
        signal   FCMAPUDCDLDSTHW_ipd  :  std_ulogic;
        signal   FCMAPUDCDLDSTQW_ipd  :  std_ulogic;
        signal   FCMAPUDCDLDSTWD_ipd  :  std_ulogic;
        signal   FCMAPUDCDLOAD_ipd  :  std_ulogic;
        signal   FCMAPUDCDPRIVOP_ipd  :  std_ulogic;
        signal   FCMAPUDCDRAEN_ipd  :  std_ulogic;
        signal   FCMAPUDCDRBEN_ipd  :  std_ulogic;
        signal   FCMAPUDCDSTORE_ipd  :  std_ulogic;
        signal   FCMAPUDCDTRAPBE_ipd  :  std_ulogic;
        signal   FCMAPUDCDTRAPLE_ipd  :  std_ulogic;
        signal   FCMAPUDCDUPDATE_ipd  :  std_ulogic;
        signal   FCMAPUDCDXERCAEN_ipd  :  std_ulogic;
        signal   FCMAPUDCDXEROVEN_ipd  :  std_ulogic;
        signal   FCMAPUDECODEBUSY_ipd  :  std_ulogic;
        signal   FCMAPUDONE_ipd  :  std_ulogic;
        signal   FCMAPUEXCEPTION_ipd  :  std_ulogic;
        signal   FCMAPUEXEBLOCKINGMCO_ipd  :  std_ulogic;
        signal   FCMAPUEXECRFIELD_ipd  :  std_logic_vector(0 to 2);
        signal   FCMAPUEXENONBLOCKINGMCO_ipd  :  std_ulogic;
        signal   FCMAPUINSTRACK_ipd  :  std_ulogic;
        signal   FCMAPULOADWAIT_ipd  :  std_ulogic;
        signal   FCMAPURESULT_ipd  :  std_logic_vector(0 to 31);
        signal   FCMAPURESULTVALID_ipd  :  std_ulogic;
        signal   FCMAPUSLEEPNOTREADY_ipd  :  std_ulogic;
        signal   FCMAPUXERCA_ipd  :  std_ulogic;
        signal   FCMAPUXEROV_ipd  :  std_ulogic;
        signal   ISARCVALUE_ipd  :  std_logic_vector(0 to 7);
        signal   ISCNTLVALUE_ipd  :  std_logic_vector(0 to 7);
        signal   JTGC405BNDSCANTDO_ipd  :  std_ulogic;
        signal   JTGC405TCK_ipd  :  std_ulogic;
        signal   JTGC405TDI_ipd  :  std_ulogic;
        signal   JTGC405TMS_ipd  :  std_ulogic;
        signal   JTGC405TRSTNEG_ipd  :  std_ulogic;
        signal   MCBCPUCLKEN_ipd  :  std_ulogic;
        signal   MCBJTAGEN_ipd  :  std_ulogic;
        signal   MCBTIMEREN_ipd  :  std_ulogic;
        signal   MCPPCRST_ipd  :  std_ulogic;
        signal   PLBC405DCUADDRACK_ipd  :  std_ulogic;
        signal   PLBC405DCUBUSY_ipd  :  std_ulogic;
        signal   PLBC405DCUERR_ipd  :  std_ulogic;
        signal   PLBC405DCURDDACK_ipd  :  std_ulogic;
        signal   PLBC405DCURDDBUS_ipd  :  std_logic_vector(0 to 63);
        signal   PLBC405DCURDWDADDR_ipd  :  std_logic_vector(1 to 3);
        signal   PLBC405DCUSSIZE1_ipd  :  std_ulogic;
        signal   PLBC405DCUWRDACK_ipd  :  std_ulogic;
        signal   PLBC405ICUADDRACK_ipd  :  std_ulogic;
        signal   PLBC405ICUBUSY_ipd  :  std_ulogic;
        signal   PLBC405ICUERR_ipd  :  std_ulogic;
        signal   PLBC405ICURDDACK_ipd  :  std_ulogic;
        signal   PLBC405ICURDDBUS_ipd  :  std_logic_vector(0 to 63);
        signal   PLBC405ICURDWDADDR_ipd  :  std_logic_vector(1 to 3);
        signal   PLBC405ICUSSIZE1_ipd  :  std_ulogic;
        signal   PLBCLK_ipd  :  std_ulogic;
        signal   RSTC405RESETCHIP_ipd  :  std_ulogic;
        signal   RSTC405RESETCORE_ipd  :  std_ulogic;
        signal   RSTC405RESETSYS_ipd  :  std_ulogic;
        signal   TIEAPUCONTROL_ipd  :  std_logic_vector(0 to 15);
        signal   TIEAPUUDI1_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI2_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI3_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI4_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI5_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI6_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI7_ipd  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI8_ipd  :  std_logic_vector(0 to 23);
        signal   TIEC405DETERMINISTICMULT_ipd  :  std_ulogic;
        signal   TIEC405DISOPERANDFWD_ipd  :  std_ulogic;
        signal   TIEC405MMUEN_ipd  :  std_ulogic;
        signal   TIEDCRADDR_ipd  :  std_logic_vector(0 to 5);
        signal   TIEPVRBIT10_ipd  :  std_ulogic;
        signal   TIEPVRBIT11_ipd  :  std_ulogic;
        signal   TIEPVRBIT28_ipd  :  std_ulogic;
        signal   TIEPVRBIT29_ipd  :  std_ulogic;
        signal   TIEPVRBIT30_ipd  :  std_ulogic;
        signal   TIEPVRBIT31_ipd  :  std_ulogic;
        signal   TIEPVRBIT8_ipd  :  std_ulogic;
        signal   TIEPVRBIT9_ipd  :  std_ulogic;
        signal   TRCC405TRACEDISABLE_ipd  :  std_ulogic;
        signal   TRCC405TRIGGEREVENTIN_ipd  :  std_ulogic;
        signal   EMACDCRDBUS_ipd  :  std_logic_vector(0 to 31);
        signal   EMACDCRACK_ipd  :  std_ulogic;
        
        signal   GSR_dly  :  std_ulogic;
        signal   BRAMDSOCMCLK_dly  :  std_ulogic;
        signal   BRAMDSOCMRDDBUS_dly  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMCLK_dly  :  std_ulogic;
        signal   BRAMISOCMDCRRDDBUS_dly  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMRDDBUS_dly  :  std_logic_vector(0 to 63);
        signal   CPMC405CLOCK_dly  :  std_ulogic;
        signal   CPMC405CORECLKINACTIVE_dly  :  std_ulogic;
        signal   CPMC405CPUCLKEN_dly  :  std_ulogic;
        signal   CPMC405JTAGCLKEN_dly  :  std_ulogic;
        signal   CPMC405SYNCBYPASS_dly  :  std_ulogic;
        signal   CPMC405TIMERCLKEN_dly  :  std_ulogic;
        signal   CPMC405TIMERTICK_dly  :  std_ulogic;
        signal   CPMDCRCLK_dly  :  std_ulogic;
        signal   CPMFCMCLK_dly  :  std_ulogic;
        signal   DBGC405DEBUGHALT_dly  :  std_ulogic;
        signal   DBGC405EXTBUSHOLDACK_dly  :  std_ulogic;
        signal   DBGC405UNCONDDEBUGEVENT_dly  :  std_ulogic;
        signal   DSARCVALUE_dly  :  std_logic_vector(0 to 7);
        signal   DSCNTLVALUE_dly  :  std_logic_vector(0 to 7);
        signal   DSOCMRWCOMPLETE_dly  :  std_ulogic;
        signal   EICC405CRITINPUTIRQ_dly  :  std_ulogic;
        signal   EICC405EXTINPUTIRQ_dly  :  std_ulogic;
        signal   EXTDCRACK_dly  :  std_ulogic;
        signal   EXTDCRDBUSIN_dly  :  std_logic_vector(0 to 31);
        signal   FCMAPUCR_dly  :  std_logic_vector(0 to 3);
        signal   FCMAPUDCDCREN_dly  :  std_ulogic;
        signal   FCMAPUDCDFORCEALIGN_dly  :  std_ulogic;
        signal   FCMAPUDCDFORCEBESTEERING_dly  :  std_ulogic;
        signal   FCMAPUDCDFPUOP_dly  :  std_ulogic;
        signal   FCMAPUDCDGPRWRITE_dly  :  std_ulogic;
        signal   FCMAPUDCDLDSTBYTE_dly  :  std_ulogic;
        signal   FCMAPUDCDLDSTDW_dly  :  std_ulogic;
        signal   FCMAPUDCDLDSTHW_dly  :  std_ulogic;
        signal   FCMAPUDCDLDSTQW_dly  :  std_ulogic;
        signal   FCMAPUDCDLDSTWD_dly  :  std_ulogic;
        signal   FCMAPUDCDLOAD_dly  :  std_ulogic;
        signal   FCMAPUDCDPRIVOP_dly  :  std_ulogic;
        signal   FCMAPUDCDRAEN_dly  :  std_ulogic;
        signal   FCMAPUDCDRBEN_dly  :  std_ulogic;
        signal   FCMAPUDCDSTORE_dly  :  std_ulogic;
        signal   FCMAPUDCDTRAPBE_dly  :  std_ulogic;
        signal   FCMAPUDCDTRAPLE_dly  :  std_ulogic;
        signal   FCMAPUDCDUPDATE_dly  :  std_ulogic;
        signal   FCMAPUDCDXERCAEN_dly  :  std_ulogic;
        signal   FCMAPUDCDXEROVEN_dly  :  std_ulogic;
        signal   FCMAPUDECODEBUSY_dly  :  std_ulogic;
        signal   FCMAPUDONE_dly  :  std_ulogic;
        signal   FCMAPUEXCEPTION_dly  :  std_ulogic;
        signal   FCMAPUEXEBLOCKINGMCO_dly  :  std_ulogic;
        signal   FCMAPUEXECRFIELD_dly  :  std_logic_vector(0 to 2);
        signal   FCMAPUEXENONBLOCKINGMCO_dly  :  std_ulogic;
        signal   FCMAPUINSTRACK_dly  :  std_ulogic;
        signal   FCMAPULOADWAIT_dly  :  std_ulogic;
        signal   FCMAPURESULT_dly  :  std_logic_vector(0 to 31);
        signal   FCMAPURESULTVALID_dly  :  std_ulogic;
        signal   FCMAPUSLEEPNOTREADY_dly  :  std_ulogic;
        signal   FCMAPUXERCA_dly  :  std_ulogic;
        signal   FCMAPUXEROV_dly  :  std_ulogic;
        signal   ISARCVALUE_dly  :  std_logic_vector(0 to 7);
        signal   ISCNTLVALUE_dly  :  std_logic_vector(0 to 7);
        signal   JTGC405BNDSCANTDO_dly  :  std_ulogic;
        signal   JTGC405TCK_dly  :  std_ulogic;
        signal   JTGC405TDI_dly  :  std_ulogic;
        signal   JTGC405TMS_dly  :  std_ulogic;
        signal   JTGC405TRSTNEG_dly  :  std_ulogic;
        signal   MCBCPUCLKEN_dly  :  std_ulogic;
        signal   MCBJTAGEN_dly  :  std_ulogic;
        signal   MCBTIMEREN_dly  :  std_ulogic;
        signal   MCPPCRST_dly  :  std_ulogic;
        signal   PLBC405DCUADDRACK_dly  :  std_ulogic;
        signal   PLBC405DCUBUSY_dly  :  std_ulogic;
        signal   PLBC405DCUERR_dly  :  std_ulogic;
        signal   PLBC405DCURDDACK_dly  :  std_ulogic;
        signal   PLBC405DCURDDBUS_dly  :  std_logic_vector(0 to 63);
        signal   PLBC405DCURDWDADDR_dly  :  std_logic_vector(1 to 3);
        signal   PLBC405DCUSSIZE1_dly  :  std_ulogic;
        signal   PLBC405DCUWRDACK_dly  :  std_ulogic;
        signal   PLBC405ICUADDRACK_dly  :  std_ulogic;
        signal   PLBC405ICUBUSY_dly  :  std_ulogic;
        signal   PLBC405ICUERR_dly  :  std_ulogic;
        signal   PLBC405ICURDDACK_dly  :  std_ulogic;
        signal   PLBC405ICURDDBUS_dly  :  std_logic_vector(0 to 63);
        signal   PLBC405ICURDWDADDR_dly  :  std_logic_vector(1 to 3);
        signal   PLBC405ICUSSIZE1_dly  :  std_ulogic;
        signal   PLBCLK_dly  :  std_ulogic;
        signal   RSTC405RESETCHIP_dly  :  std_ulogic;
        signal   RSTC405RESETCORE_dly  :  std_ulogic;
        signal   RSTC405RESETSYS_dly  :  std_ulogic;
        signal   TIEAPUCONTROL_dly  :  std_logic_vector(0 to 15);
        signal   TIEAPUUDI1_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI2_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI3_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI4_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI5_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI6_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI7_dly  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI8_dly  :  std_logic_vector(0 to 23);
        signal   TIEC405DETERMINISTICMULT_dly  :  std_ulogic;
        signal   TIEC405DISOPERANDFWD_dly  :  std_ulogic;
        signal   TIEC405MMUEN_dly  :  std_ulogic;
        signal   TIEDCRADDR_dly  :  std_logic_vector(0 to 5);
        signal   TIEPVRBIT10_dly  :  std_ulogic;
        signal   TIEPVRBIT11_dly  :  std_ulogic;
        signal   TIEPVRBIT28_dly  :  std_ulogic;
        signal   TIEPVRBIT29_dly  :  std_ulogic;
        signal   TIEPVRBIT30_dly  :  std_ulogic;
        signal   TIEPVRBIT31_dly  :  std_ulogic;
        signal   TIEPVRBIT8_dly  :  std_ulogic;
        signal   TIEPVRBIT9_dly  :  std_ulogic;
        signal   TRCC405TRACEDISABLE_dly  :  std_ulogic;
        signal   TRCC405TRIGGEREVENTIN_dly  :  std_ulogic;
        signal   EMACDCRDBUS_dly  :  std_logic_vector(0 to 31);
        signal   EMACDCRACK_dly  :  std_ulogic;

        signal   GSR_dly_1  :  std_ulogic;
        signal   BRAMDSOCMCLK_dly_1  :  std_ulogic;
        signal   BRAMDSOCMRDDBUS_dly_1  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMCLK_dly_1  :  std_ulogic;
        signal   BRAMISOCMDCRRDDBUS_dly_1  :  std_logic_vector(0 to 31);
        signal   BRAMISOCMRDDBUS_dly_1  :  std_logic_vector(0 to 63);
        signal   CPMC405CLOCK_dly_1  :  std_ulogic;
        signal   CPMC405CORECLKINACTIVE_dly_1  :  std_ulogic;
        signal   CPMC405CPUCLKEN_dly_1  :  std_ulogic;
        signal   CPMC405JTAGCLKEN_dly_1  :  std_ulogic;
        signal   CPMC405SYNCBYPASS_dly_1  :  std_ulogic;
        signal   CPMC405TIMERCLKEN_dly_1  :  std_ulogic;
        signal   CPMC405TIMERTICK_dly_1  :  std_ulogic;
        signal   CPMDCRCLK_dly_1  :  std_ulogic;
        signal   CPMFCMCLK_dly_1  :  std_ulogic;
        signal   DBGC405DEBUGHALT_dly_1  :  std_ulogic;
        signal   DBGC405EXTBUSHOLDACK_dly_1  :  std_ulogic;
        signal   DBGC405UNCONDDEBUGEVENT_dly_1  :  std_ulogic;
        signal   DSARCVALUE_dly_1  :  std_logic_vector(0 to 7);
        signal   DSCNTLVALUE_dly_1  :  std_logic_vector(0 to 7);
        signal   DSOCMRWCOMPLETE_dly_1  :  std_ulogic;
        signal   EICC405CRITINPUTIRQ_dly_1  :  std_ulogic;
        signal   EICC405EXTINPUTIRQ_dly_1  :  std_ulogic;
        signal   EXTDCRACK_dly_1  :  std_ulogic;
        signal   EXTDCRDBUSIN_dly_1  :  std_logic_vector(0 to 31);
        signal   FCMAPUCR_dly_1  :  std_logic_vector(0 to 3);
        signal   FCMAPUDCDCREN_dly_1  :  std_ulogic;
        signal   FCMAPUDCDFORCEALIGN_dly_1  :  std_ulogic;
        signal   FCMAPUDCDFORCEBESTEERING_dly_1  :  std_ulogic;
        signal   FCMAPUDCDFPUOP_dly_1  :  std_ulogic;
        signal   FCMAPUDCDGPRWRITE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLDSTBYTE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLDSTDW_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLDSTHW_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLDSTQW_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLDSTWD_dly_1  :  std_ulogic;
        signal   FCMAPUDCDLOAD_dly_1  :  std_ulogic;
        signal   FCMAPUDCDPRIVOP_dly_1  :  std_ulogic;
        signal   FCMAPUDCDRAEN_dly_1  :  std_ulogic;
        signal   FCMAPUDCDRBEN_dly_1  :  std_ulogic;
        signal   FCMAPUDCDSTORE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDTRAPBE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDTRAPLE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDUPDATE_dly_1  :  std_ulogic;
        signal   FCMAPUDCDXERCAEN_dly_1  :  std_ulogic;
        signal   FCMAPUDCDXEROVEN_dly_1  :  std_ulogic;
        signal   FCMAPUDECODEBUSY_dly_1  :  std_ulogic;
        signal   FCMAPUDONE_dly_1  :  std_ulogic;
        signal   FCMAPUEXCEPTION_dly_1  :  std_ulogic;
        signal   FCMAPUEXEBLOCKINGMCO_dly_1  :  std_ulogic;
        signal   FCMAPUEXECRFIELD_dly_1  :  std_logic_vector(0 to 2);
        signal   FCMAPUEXENONBLOCKINGMCO_dly_1  :  std_ulogic;
        signal   FCMAPUINSTRACK_dly_1  :  std_ulogic;
        signal   FCMAPULOADWAIT_dly_1  :  std_ulogic;
        signal   FCMAPURESULT_dly_1  :  std_logic_vector(0 to 31);
        signal   FCMAPURESULTVALID_dly_1  :  std_ulogic;
        signal   FCMAPUSLEEPNOTREADY_dly_1  :  std_ulogic;
        signal   FCMAPUXERCA_dly_1  :  std_ulogic;
        signal   FCMAPUXEROV_dly_1  :  std_ulogic;
        signal   ISARCVALUE_dly_1  :  std_logic_vector(0 to 7);
        signal   ISCNTLVALUE_dly_1  :  std_logic_vector(0 to 7);
        signal   JTGC405BNDSCANTDO_dly_1  :  std_ulogic;
        signal   JTGC405TCK_dly_1  :  std_ulogic;
        signal   JTGC405TDI_dly_1  :  std_ulogic;
        signal   JTGC405TMS_dly_1  :  std_ulogic;
        signal   JTGC405TRSTNEG_dly_1  :  std_ulogic;
        signal   MCBCPUCLKEN_dly_1  :  std_ulogic;
        signal   MCBJTAGEN_dly_1  :  std_ulogic;
        signal   MCBTIMEREN_dly_1  :  std_ulogic;
        signal   MCPPCRST_dly_1  :  std_ulogic;
        signal   PLBC405DCUADDRACK_dly_1  :  std_ulogic;
        signal   PLBC405DCUBUSY_dly_1  :  std_ulogic;
        signal   PLBC405DCUERR_dly_1  :  std_ulogic;
        signal   PLBC405DCURDDACK_dly_1  :  std_ulogic;
        signal   PLBC405DCURDDBUS_dly_1  :  std_logic_vector(0 to 63);
        signal   PLBC405DCURDWDADDR_dly_1  :  std_logic_vector(1 to 3);
        signal   PLBC405DCUSSIZE1_dly_1  :  std_ulogic;
        signal   PLBC405DCUWRDACK_dly_1  :  std_ulogic;
        signal   PLBC405ICUADDRACK_dly_1  :  std_ulogic;
        signal   PLBC405ICUBUSY_dly_1  :  std_ulogic;
        signal   PLBC405ICUERR_dly_1  :  std_ulogic;
        signal   PLBC405ICURDDACK_dly_1  :  std_ulogic;
        signal   PLBC405ICURDDBUS_dly_1  :  std_logic_vector(0 to 63);
        signal   PLBC405ICURDWDADDR_dly_1  :  std_logic_vector(1 to 3);
        signal   PLBC405ICUSSIZE1_dly_1  :  std_ulogic;
        signal   PLBCLK_dly_1  :  std_ulogic;
        signal   RSTC405RESETCHIP_dly_1  :  std_ulogic;
        signal   RSTC405RESETCORE_dly_1  :  std_ulogic;
        signal   RSTC405RESETSYS_dly_1  :  std_ulogic;
        signal   TIEAPUCONTROL_dly_1  :  std_logic_vector(0 to 15);
        signal   TIEAPUUDI1_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI2_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI3_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI4_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI5_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI6_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI7_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEAPUUDI8_dly_1  :  std_logic_vector(0 to 23);
        signal   TIEC405DETERMINISTICMULT_dly_1  :  std_ulogic;
        signal   TIEC405DISOPERANDFWD_dly_1  :  std_ulogic;
        signal   TIEC405MMUEN_dly_1  :  std_ulogic;
        signal   TIEDCRADDR_dly_1  :  std_logic_vector(0 to 5);
        signal   TIEPVRBIT10_dly_1  :  std_ulogic;
        signal   TIEPVRBIT11_dly_1  :  std_ulogic;
        signal   TIEPVRBIT28_dly_1  :  std_ulogic;
        signal   TIEPVRBIT29_dly_1  :  std_ulogic;
        signal   TIEPVRBIT30_dly_1  :  std_ulogic;
        signal   TIEPVRBIT31_dly_1  :  std_ulogic;
        signal   TIEPVRBIT8_dly_1  :  std_ulogic;
        signal   TIEPVRBIT9_dly_1  :  std_ulogic;
        signal   TRCC405TRACEDISABLE_dly_1  :  std_ulogic;
        signal   TRCC405TRIGGEREVENTIN_dly_1  :  std_ulogic;
        signal   EMACDCRDBUS_dly_1  :  std_logic_vector(0 to 31);
        signal   EMACDCRACK_dly_1  :  std_ulogic;        

        signal open_sig : std_ulogic;
        signal VCC_sig : std_ulogic := '1';
        signal GND_sig : std_ulogic := '0';        

        signal FPGA_CCLK : std_ulogic := '0';
        signal FPGA_POR : std_ulogic := '1';        
        signal FPGA_BUS_RESET : std_ulogic := '0';
        signal FPGA_GWE : std_ulogic := '0';
        signal FPGA_GHIGHB : std_ulogic := '0';
        signal FPGA_GSR  : std_ulogic := '0';
        signal GSR_OR : std_ulogic := '0';
--        signal GSR  : std_ulogic := '0';
        signal FPGA_SHUTDOWN  : std_ulogic := '0';

        signal FPGA_CCLK_delay : std_ulogic := '0';
        signal FPGA_BUS_RESET_delay : std_ulogic := '0';
        signal GSR_delay  : std_ulogic := '0';
        signal FPGA_GWE_delay : std_ulogic := '0';
        signal FPGA_GHIGHB_delay : std_ulogic := '0';
        signal FPGA_CCLK_reg : std_ulogic := '0';        
--        signal PPCUSER_binary : std_logic_vector(0 to 3) :=PPCUSER;        
--        signal PPCUSER_reverse_binary : std_logic_vector(0 to 3) :=PPCUSER_binary;                


   component PPC405_ADV_SWIFT_BUS
     port ( CFG_MCLK : in std_logic;
            BUS_RESET : in std_logic;
            GSR : in std_logic;
            GWE : in std_logic;
            GHIGHB : in std_logic;
            CPMC405CPUCLKEN : in std_logic;
            CPMC405JTAGCLKEN : in std_logic;
            CPMC405TIMERCLKEN : in std_logic;
            C405JTGPGMOUT : out std_logic;
            MCBCPUCLKEN : in std_logic;
            MCBJTAGEN : in std_logic;
            MCBTIMEREN : in std_logic;
            MCPPCRST : in std_logic;
            C405TRCODDEXECUTIONSTATUS : out std_logic_vector(0 to 1);
            C405TRCEVENEXECUTIONSTATUS : out std_logic_vector(0 to 1); 
            CPMC405CLOCK : in std_logic;
            CPMC405CORECLKINACTIVE : in std_logic;
            PLBCLK : in std_logic;
            CPMFCMCLK : in std_logic;
            CPMDCRCLK : in std_logic;
            CPMC405SYNCBYPASS : in std_logic;
            CPMC405TIMERTICK : in std_logic;
            C405CPMMSREE : out std_logic;
            C405CPMMSRCE : out std_logic;
            C405CPMTIMERIRQ : out std_logic;
            C405CPMTIMERRESETREQ : out std_logic;
            C405CPMCORESLEEPREQ : out std_logic;
            TIEC405DISOPERANDFWD : in std_logic;
            TIEC405DETERMINISTICMULT : in std_logic;
            TIEC405MMUEN : in std_logic;
            TIEPVRBIT8 : in std_logic;
            TIEPVRBIT9 : in std_logic;
            TIEPVRBIT10 : in std_logic;
            TIEPVRBIT11 : in std_logic;
            TIEPVRBIT28 : in std_logic;
            TIEPVRBIT29 : in std_logic;
            TIEPVRBIT30 : in std_logic;
            TIEPVRBIT31 : in std_logic;
            C405XXXMACHINECHECK : out std_logic;
            DCREMACENABLER : out std_logic;
            DCREMACCLK : out std_logic;
            DCREMACWRITE : out std_logic;
            DCREMACREAD : out std_logic;
            DCREMACDBUS : out std_logic_vector(0 to 31);
            DCREMACABUS : out std_logic_vector(8 to 9);
            EMACDCRDBUS : in std_logic_vector(0 to 31);
            EMACDCRACK : in std_logic;
            C405RSTCHIPRESETREQ : out std_logic;
            C405RSTCORERESETREQ : out std_logic;
            C405RSTSYSRESETREQ : out std_logic;
            RSTC405RESETCHIP : in std_logic;
            RSTC405RESETCORE : in std_logic;
            RSTC405RESETSYS : in std_logic;
            C405PLBICUREQUEST : out std_logic;
            C405PLBICUPRIORITY : out std_logic_vector(0 to 1);
            C405PLBICUCACHEABLE : out std_logic;
            C405PLBICUABUS : out std_logic_vector(0 to 29);
            C405PLBICUSIZE : out std_logic_vector(2 to 3);
            C405PLBICUABORT : out std_logic;
            C405PLBICUU0ATTR : out std_logic;
            PLBC405ICUADDRACK : in std_logic;
            PLBC405ICUBUSY : in std_logic;
            PLBC405ICUERR : in std_logic;
            PLBC405ICURDDACK : in std_logic;
            PLBC405ICURDDBUS :in std_logic_vector(0 to 63);
            PLBC405ICUSSIZE1 : in std_logic;
            PLBC405ICURDWDADDR : in std_logic_vector(1 to 3);
            C405PLBDCUREQUEST : out std_logic;
            C405PLBDCURNW : out std_logic;
            C405PLBDCUABUS : out std_logic_vector(0 to 31);
            C405PLBDCUBE : out std_logic_vector(0 to 7);
            C405PLBDCUCACHEABLE : out std_logic;
            C405PLBDCUGUARDED : out std_logic;
            C405PLBDCUPRIORITY : out std_logic_vector(0 to 1);
            C405PLBDCUSIZE2 : out std_logic;
            C405PLBDCUABORT : out std_logic;
            C405PLBDCUWRDBUS : out std_logic_vector(0 to 63);
            C405PLBDCUU0ATTR : out std_logic;
            C405PLBDCUWRITETHRU : out std_logic;
            PLBC405DCUADDRACK : in std_logic;
            PLBC405DCUBUSY : in std_logic;
            PLBC405DCUERR : in std_logic;
            PLBC405DCURDDACK : in std_logic;
            PLBC405DCURDDBUS : in std_logic_vector(0 to 63);
            PLBC405DCURDWDADDR : in std_logic_vector(1 to 3);
            PLBC405DCUSSIZE1 : in std_logic;
            PLBC405DCUWRDACK : in std_logic;
            ISOCMBRAMRDABUS : out std_logic_vector(8 to 28);
            ISOCMBRAMWRABUS : out std_logic_vector(8 to 28);
            ISOCMBRAMEN : out std_logic;
            ISOCMBRAMODDWRITEEN : out std_logic;
            ISOCMBRAMEVENWRITEEN : out std_logic;
            ISOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
            ISOCMDCRBRAMEVENEN : out std_logic;
            ISOCMDCRBRAMODDEN : out std_logic;
            ISOCMDCRBRAMRDSELECT : out std_logic;
            BRAMISOCMDCRRDDBUS : in std_logic_vector(0 to 31);
            BRAMISOCMRDDBUS : in std_logic_vector(0 to 63);
            ISARCVALUE : in std_logic_vector(0 to 7);
            ISCNTLVALUE : in std_logic_vector(0 to 7); 
            BRAMISOCMCLK : in std_logic;
            DSOCMBRAMABUS : out std_logic_vector(8 to 29);
            DSOCMBRAMBYTEWRITE : out std_logic_vector(0 to 3);
            DSOCMBRAMEN : out std_logic;
            DSOCMBRAMWRDBUS : out std_logic_vector(0 to 31);
            BRAMDSOCMRDDBUS : in std_logic_vector(0 to 31);
            DSOCMRWCOMPLETE : in std_logic;
            DSOCMBUSY : out std_logic;
            DSOCMWRADDRVALID : out std_logic;
            DSOCMRDADDRVALID : out std_logic;
            TIEDCRADDR : in std_logic_vector(0 to 5);
            DSARCVALUE : in std_logic_vector(0 to 7);
            DSCNTLVALUE : in std_logic_vector(0 to 7);
            BRAMDSOCMCLK : in std_logic;
            EXTDCRREAD : out std_logic;
            EXTDCRWRITE : out std_logic;
            EXTDCRABUS : out std_logic_vector(0 to 9);
            EXTDCRDBUSOUT : out std_logic_vector(0 to 31);
            EXTDCRACK : in std_logic;
            EXTDCRDBUSIN : in std_logic_vector(0 to 31);
            EICC405EXTINPUTIRQ : in std_logic;
            EICC405CRITINPUTIRQ : in std_logic;
            JTGC405BNDSCANTDO : in std_logic;
            JTGC405TCK : in std_logic;
            JTGC405TDI : in std_logic;
            JTGC405TMS : in std_logic;
            JTGC405TRSTNEG : in std_logic;
            C405JTGTDO : out std_logic;
            C405JTGTDOEN : out std_logic;
            C405JTGEXTEST : out std_logic;
            C405JTGCAPTUREDR : out std_logic;
            C405JTGSHIFTDR : out std_logic;
            C405JTGUPDATEDR : out std_logic;
            DBGC405DEBUGHALT : in std_logic;
            DBGC405UNCONDDEBUGEVENT : in std_logic;
            DBGC405EXTBUSHOLDACK : in std_logic;
            C405DBGMSRWE : out std_logic;
            C405DBGSTOPACK : out std_logic;
            C405DBGWBCOMPLETE : out std_logic;
            C405DBGWBFULL : out std_logic;
            C405DBGWBIAR : out std_logic_vector(0 to 29);
            C405TRCTRIGGEREVENTOUT : out std_logic;
            C405TRCTRIGGEREVENTTYPE : out std_logic_vector(0 to 10);
            C405TRCCYCLE : out std_logic;
            C405TRCTRACESTATUS : out std_logic_vector(0 to 3);
            TRCC405TRACEDISABLE : in std_logic;
            TRCC405TRIGGEREVENTIN : in std_logic;
            C405DBGLOADDATAONAPUDBUS : out std_logic;
            APUFCMINSTRUCTION : out std_logic_vector(0 to 31);
            APUFCMRADATA : out std_logic_vector(0 to 31);
            APUFCMRBDATA : out std_logic_vector(0 to 31);
            APUFCMINSTRVALID : out std_logic;
            APUFCMLOADDATA : out std_logic_vector(0 to 31);
            APUFCMOPERANDVALID : out std_logic;
            APUFCMLOADDVALID : out std_logic;
            APUFCMFLUSH : out std_logic;
            APUFCMWRITEBACKOK : out std_logic;
            APUFCMLOADBYTEEN : out std_logic_vector(0 to 3);
            APUFCMENDIAN : out std_logic;
            APUFCMXERCA : out std_logic;
            APUFCMDECODED : out std_logic;
            APUFCMDECUDI : out std_logic_vector(0 to 2);
            APUFCMDECUDIVALID : out std_logic;
            FCMAPUDONE : in std_logic;
            FCMAPURESULT : in std_logic_vector(0 to 31);
            FCMAPURESULTVALID : in std_logic;
            FCMAPUINSTRACK : in std_logic;
            FCMAPUEXCEPTION : in std_logic;
            FCMAPUXERCA : in std_logic;
            FCMAPUXEROV : in std_logic;
            FCMAPUCR : in std_logic_vector(0 to 3);
            FCMAPUDCDFPUOP : in std_logic;
            FCMAPUDCDGPRWRITE : in std_logic;
            FCMAPUDCDRAEN : in std_logic;
            FCMAPUDCDRBEN : in std_logic;
            FCMAPUDCDLOAD : in std_logic;
            FCMAPUDCDSTORE : in std_logic;
            FCMAPUDCDXERCAEN : in std_logic;
            FCMAPUDCDXEROVEN : in std_logic;
            FCMAPUDCDPRIVOP : in std_logic;
            FCMAPUDCDCREN : in std_logic;
            FCMAPUEXECRFIELD : in std_logic_vector(0 to 2);
            FCMAPUDCDUPDATE : in std_logic;
            FCMAPUDCDFORCEALIGN : in std_logic;
            FCMAPUDCDFORCEBESTEERING : in std_logic;
            FCMAPUDCDLDSTBYTE : in std_logic;
            FCMAPUDCDLDSTHW : in std_logic;
            FCMAPUDCDLDSTWD : in std_logic;
            FCMAPUDCDLDSTDW : in std_logic;
            FCMAPUDCDLDSTQW : in std_logic;
            FCMAPUDCDTRAPBE : in std_logic;
            FCMAPUDCDTRAPLE : in std_logic;
            FCMAPUEXEBLOCKINGMCO : in std_logic;
            FCMAPUEXENONBLOCKINGMCO : in std_logic;
            FCMAPUSLEEPNOTREADY : in std_logic;
            FCMAPULOADWAIT : in std_logic;
            FCMAPUDECODEBUSY : in std_logic;
            TIEAPUCONTROL : in std_logic_vector(0 to 15);
            TIEAPUUDI1 : in std_logic_vector(0 to 23);
            TIEAPUUDI2 : in std_logic_vector(0 to 23);
            TIEAPUUDI3 : in std_logic_vector(0 to 23);
            TIEAPUUDI4 : in std_logic_vector(0 to 23);
            TIEAPUUDI5 : in std_logic_vector(0 to 23);
            TIEAPUUDI6 : in std_logic_vector(0 to 23);
            TIEAPUUDI7 : in std_logic_vector(0 to 23);
            TIEAPUUDI8 : in std_logic_vector(0 to 23)
 );  
   end component;
----- component fpga_startup_virtex4            -----
component fpga_startup_virtex4
  port (
    bus_reset : out std_ulogic;
    done      : out std_ulogic;
    ghigh_b   : out std_ulogic;
    gsr       : out std_ulogic;
    gts_b     : out std_ulogic;
    gwe       : out std_ulogic;

    cclk      : in  std_ulogic;
    por       : in  std_ulogic;
    shutdown  : in  std_ulogic
    );
end component;        
begin
   WireDelay : block
       begin
              VitalWireDelay (BRAMDSOCMCLK_ipd,BRAMDSOCMCLK,tipd_BRAMDSOCMCLK);
           BRAMDSOCMRDDBUS_DELAY : for i in 0 to 31 generate
              VitalWireDelay (BRAMDSOCMRDDBUS_ipd(i),BRAMDSOCMRDDBUS(i),tipd_BRAMDSOCMRDDBUS(i));
           end generate BRAMDSOCMRDDBUS_DELAY;
              VitalWireDelay (BRAMISOCMCLK_ipd,BRAMISOCMCLK,tipd_BRAMISOCMCLK);
           BRAMISOCMDCRRDDBUS_DELAY : for i in 0 to 31 generate
              VitalWireDelay (BRAMISOCMDCRRDDBUS_ipd(i),BRAMISOCMDCRRDDBUS(i),tipd_BRAMISOCMDCRRDDBUS(i));
           end generate BRAMISOCMDCRRDDBUS_DELAY;
           BRAMISOCMRDDBUS_DELAY : for i in 0 to 63 generate
              VitalWireDelay (BRAMISOCMRDDBUS_ipd(i),BRAMISOCMRDDBUS(i),tipd_BRAMISOCMRDDBUS(i));
           end generate BRAMISOCMRDDBUS_DELAY;
              VitalWireDelay (CPMC405CLOCK_ipd,CPMC405CLOCK,tipd_CPMC405CLOCK);
              VitalWireDelay (CPMC405CORECLKINACTIVE_ipd,CPMC405CORECLKINACTIVE,tipd_CPMC405CORECLKINACTIVE);
              VitalWireDelay (CPMC405CPUCLKEN_ipd,CPMC405CPUCLKEN,tipd_CPMC405CPUCLKEN);
              VitalWireDelay (CPMC405JTAGCLKEN_ipd,CPMC405JTAGCLKEN,tipd_CPMC405JTAGCLKEN);
              VitalWireDelay (CPMC405SYNCBYPASS_ipd,CPMC405SYNCBYPASS,tipd_CPMC405SYNCBYPASS);
              VitalWireDelay (CPMC405TIMERCLKEN_ipd,CPMC405TIMERCLKEN,tipd_CPMC405TIMERCLKEN);
              VitalWireDelay (CPMC405TIMERTICK_ipd,CPMC405TIMERTICK,tipd_CPMC405TIMERTICK);
              VitalWireDelay (CPMDCRCLK_ipd,CPMDCRCLK,tipd_CPMDCRCLK);
              VitalWireDelay (CPMFCMCLK_ipd,CPMFCMCLK,tipd_CPMFCMCLK);
              VitalWireDelay (DBGC405DEBUGHALT_ipd,DBGC405DEBUGHALT,tipd_DBGC405DEBUGHALT);
              VitalWireDelay (DBGC405EXTBUSHOLDACK_ipd,DBGC405EXTBUSHOLDACK,tipd_DBGC405EXTBUSHOLDACK);
              VitalWireDelay (DBGC405UNCONDDEBUGEVENT_ipd,DBGC405UNCONDDEBUGEVENT,tipd_DBGC405UNCONDDEBUGEVENT);
           DSARCVALUE_DELAY : for i in 0 to 7 generate
              VitalWireDelay (DSARCVALUE_ipd(i),DSARCVALUE(i),tipd_DSARCVALUE(i));
           end generate DSARCVALUE_DELAY;
           DSCNTLVALUE_DELAY : for i in 0 to 7 generate
              VitalWireDelay (DSCNTLVALUE_ipd(i),DSCNTLVALUE(i),tipd_DSCNTLVALUE(i));
           end generate DSCNTLVALUE_DELAY;
              VitalWireDelay (DSOCMRWCOMPLETE_ipd,DSOCMRWCOMPLETE,tipd_DSOCMRWCOMPLETE);
              VitalWireDelay (EICC405CRITINPUTIRQ_ipd,EICC405CRITINPUTIRQ,tipd_EICC405CRITINPUTIRQ);
              VitalWireDelay (EICC405EXTINPUTIRQ_ipd,EICC405EXTINPUTIRQ,tipd_EICC405EXTINPUTIRQ);
              VitalWireDelay (EXTDCRACK_ipd,EXTDCRACK,tipd_EXTDCRACK);
           EXTDCRDBUSIN_DELAY : for i in 0 to 31 generate
              VitalWireDelay (EXTDCRDBUSIN_ipd(i),EXTDCRDBUSIN(i),tipd_EXTDCRDBUSIN(i));
           end generate EXTDCRDBUSIN_DELAY;
           FCMAPUCR_DELAY : for i in 0 to 3 generate
              VitalWireDelay (FCMAPUCR_ipd(i),FCMAPUCR(i),tipd_FCMAPUCR(i));
           end generate FCMAPUCR_DELAY;
              VitalWireDelay (FCMAPUDCDCREN_ipd,FCMAPUDCDCREN,tipd_FCMAPUDCDCREN);
              VitalWireDelay (FCMAPUDCDFORCEALIGN_ipd,FCMAPUDCDFORCEALIGN,tipd_FCMAPUDCDFORCEALIGN);
              VitalWireDelay (FCMAPUDCDFORCEBESTEERING_ipd,FCMAPUDCDFORCEBESTEERING,tipd_FCMAPUDCDFORCEBESTEERING);
              VitalWireDelay (FCMAPUDCDFPUOP_ipd,FCMAPUDCDFPUOP,tipd_FCMAPUDCDFPUOP);
              VitalWireDelay (FCMAPUDCDGPRWRITE_ipd,FCMAPUDCDGPRWRITE,tipd_FCMAPUDCDGPRWRITE);
              VitalWireDelay (FCMAPUDCDLDSTBYTE_ipd,FCMAPUDCDLDSTBYTE,tipd_FCMAPUDCDLDSTBYTE);
              VitalWireDelay (FCMAPUDCDLDSTDW_ipd,FCMAPUDCDLDSTDW,tipd_FCMAPUDCDLDSTDW);
              VitalWireDelay (FCMAPUDCDLDSTHW_ipd,FCMAPUDCDLDSTHW,tipd_FCMAPUDCDLDSTHW);
              VitalWireDelay (FCMAPUDCDLDSTQW_ipd,FCMAPUDCDLDSTQW,tipd_FCMAPUDCDLDSTQW);
              VitalWireDelay (FCMAPUDCDLDSTWD_ipd,FCMAPUDCDLDSTWD,tipd_FCMAPUDCDLDSTWD);
              VitalWireDelay (FCMAPUDCDLOAD_ipd,FCMAPUDCDLOAD,tipd_FCMAPUDCDLOAD);
              VitalWireDelay (FCMAPUDCDPRIVOP_ipd,FCMAPUDCDPRIVOP,tipd_FCMAPUDCDPRIVOP);
              VitalWireDelay (FCMAPUDCDRAEN_ipd,FCMAPUDCDRAEN,tipd_FCMAPUDCDRAEN);
              VitalWireDelay (FCMAPUDCDRBEN_ipd,FCMAPUDCDRBEN,tipd_FCMAPUDCDRBEN);
              VitalWireDelay (FCMAPUDCDSTORE_ipd,FCMAPUDCDSTORE,tipd_FCMAPUDCDSTORE);
              VitalWireDelay (FCMAPUDCDTRAPBE_ipd,FCMAPUDCDTRAPBE,tipd_FCMAPUDCDTRAPBE);
              VitalWireDelay (FCMAPUDCDTRAPLE_ipd,FCMAPUDCDTRAPLE,tipd_FCMAPUDCDTRAPLE);
              VitalWireDelay (FCMAPUDCDUPDATE_ipd,FCMAPUDCDUPDATE,tipd_FCMAPUDCDUPDATE);
              VitalWireDelay (FCMAPUDCDXERCAEN_ipd,FCMAPUDCDXERCAEN,tipd_FCMAPUDCDXERCAEN);
              VitalWireDelay (FCMAPUDCDXEROVEN_ipd,FCMAPUDCDXEROVEN,tipd_FCMAPUDCDXEROVEN);
              VitalWireDelay (FCMAPUDECODEBUSY_ipd,FCMAPUDECODEBUSY,tipd_FCMAPUDECODEBUSY);
              VitalWireDelay (FCMAPUDONE_ipd,FCMAPUDONE,tipd_FCMAPUDONE);
              VitalWireDelay (FCMAPUEXCEPTION_ipd,FCMAPUEXCEPTION,tipd_FCMAPUEXCEPTION);
              VitalWireDelay (FCMAPUEXEBLOCKINGMCO_ipd,FCMAPUEXEBLOCKINGMCO,tipd_FCMAPUEXEBLOCKINGMCO);
           FCMAPUEXECRFIELD_DELAY : for i in 0 to 2 generate
              VitalWireDelay (FCMAPUEXECRFIELD_ipd(i),FCMAPUEXECRFIELD(i),tipd_FCMAPUEXECRFIELD(i));
           end generate FCMAPUEXECRFIELD_DELAY;
              VitalWireDelay (FCMAPUEXENONBLOCKINGMCO_ipd,FCMAPUEXENONBLOCKINGMCO,tipd_FCMAPUEXENONBLOCKINGMCO);
              VitalWireDelay (FCMAPUINSTRACK_ipd,FCMAPUINSTRACK,tipd_FCMAPUINSTRACK);
              VitalWireDelay (FCMAPULOADWAIT_ipd,FCMAPULOADWAIT,tipd_FCMAPULOADWAIT);
           FCMAPURESULT_DELAY : for i in 0 to 31 generate
              VitalWireDelay (FCMAPURESULT_ipd(i),FCMAPURESULT(i),tipd_FCMAPURESULT(i));
           end generate FCMAPURESULT_DELAY;
              VitalWireDelay (FCMAPURESULTVALID_ipd,FCMAPURESULTVALID,tipd_FCMAPURESULTVALID);
              VitalWireDelay (FCMAPUSLEEPNOTREADY_ipd,FCMAPUSLEEPNOTREADY,tipd_FCMAPUSLEEPNOTREADY);
              VitalWireDelay (FCMAPUXERCA_ipd,FCMAPUXERCA,tipd_FCMAPUXERCA);
              VitalWireDelay (FCMAPUXEROV_ipd,FCMAPUXEROV,tipd_FCMAPUXEROV);
           ISARCVALUE_DELAY : for i in 0 to 7 generate
              VitalWireDelay (ISARCVALUE_ipd(i),ISARCVALUE(i),tipd_ISARCVALUE(i));
           end generate ISARCVALUE_DELAY;
           ISCNTLVALUE_DELAY : for i in 0 to 7 generate
              VitalWireDelay (ISCNTLVALUE_ipd(i),ISCNTLVALUE(i),tipd_ISCNTLVALUE(i));
           end generate ISCNTLVALUE_DELAY;
              VitalWireDelay (JTGC405BNDSCANTDO_ipd,JTGC405BNDSCANTDO,tipd_JTGC405BNDSCANTDO);
              VitalWireDelay (JTGC405TCK_ipd,JTGC405TCK,tipd_JTGC405TCK);
              VitalWireDelay (JTGC405TDI_ipd,JTGC405TDI,tipd_JTGC405TDI);
              VitalWireDelay (JTGC405TMS_ipd,JTGC405TMS,tipd_JTGC405TMS);
              VitalWireDelay (JTGC405TRSTNEG_ipd,JTGC405TRSTNEG,tipd_JTGC405TRSTNEG);
              VitalWireDelay (MCBCPUCLKEN_ipd,MCBCPUCLKEN,tipd_MCBCPUCLKEN);
              VitalWireDelay (MCBJTAGEN_ipd,MCBJTAGEN,tipd_MCBJTAGEN);
              VitalWireDelay (MCBTIMEREN_ipd,MCBTIMEREN,tipd_MCBTIMEREN);
              VitalWireDelay (MCPPCRST_ipd,MCPPCRST,tipd_MCPPCRST);
              VitalWireDelay (PLBC405DCUADDRACK_ipd,PLBC405DCUADDRACK,tipd_PLBC405DCUADDRACK);
              VitalWireDelay (PLBC405DCUBUSY_ipd,PLBC405DCUBUSY,tipd_PLBC405DCUBUSY);
              VitalWireDelay (PLBC405DCUERR_ipd,PLBC405DCUERR,tipd_PLBC405DCUERR);
              VitalWireDelay (PLBC405DCURDDACK_ipd,PLBC405DCURDDACK,tipd_PLBC405DCURDDACK);
           PLBC405DCURDDBUS_DELAY : for i in 0 to 63 generate
              VitalWireDelay (PLBC405DCURDDBUS_ipd(i),PLBC405DCURDDBUS(i),tipd_PLBC405DCURDDBUS(i));
           end generate PLBC405DCURDDBUS_DELAY;
           PLBC405DCURDWDADDR_DELAY : for i in 1 to 3 generate
              VitalWireDelay (PLBC405DCURDWDADDR_ipd(i),PLBC405DCURDWDADDR(i),tipd_PLBC405DCURDWDADDR(i));
           end generate PLBC405DCURDWDADDR_DELAY;
              VitalWireDelay (PLBC405DCUSSIZE1_ipd,PLBC405DCUSSIZE1,tipd_PLBC405DCUSSIZE1);
              VitalWireDelay (PLBC405DCUWRDACK_ipd,PLBC405DCUWRDACK,tipd_PLBC405DCUWRDACK);
              VitalWireDelay (PLBC405ICUADDRACK_ipd,PLBC405ICUADDRACK,tipd_PLBC405ICUADDRACK);
              VitalWireDelay (PLBC405ICUBUSY_ipd,PLBC405ICUBUSY,tipd_PLBC405ICUBUSY);
              VitalWireDelay (PLBC405ICUERR_ipd,PLBC405ICUERR,tipd_PLBC405ICUERR);
              VitalWireDelay (PLBC405ICURDDACK_ipd,PLBC405ICURDDACK,tipd_PLBC405ICURDDACK);
           PLBC405ICURDDBUS_DELAY : for i in 0 to 63 generate
              VitalWireDelay (PLBC405ICURDDBUS_ipd(i),PLBC405ICURDDBUS(i),tipd_PLBC405ICURDDBUS(i));
           end generate PLBC405ICURDDBUS_DELAY;
           PLBC405ICURDWDADDR_DELAY : for i in 1 to 3 generate
              VitalWireDelay (PLBC405ICURDWDADDR_ipd(i),PLBC405ICURDWDADDR(i),tipd_PLBC405ICURDWDADDR(i));
           end generate PLBC405ICURDWDADDR_DELAY;
              VitalWireDelay (PLBC405ICUSSIZE1_ipd,PLBC405ICUSSIZE1,tipd_PLBC405ICUSSIZE1);
              VitalWireDelay (PLBCLK_ipd,PLBCLK,tipd_PLBCLK);
              VitalWireDelay (RSTC405RESETCHIP_ipd,RSTC405RESETCHIP,tipd_RSTC405RESETCHIP);
              VitalWireDelay (RSTC405RESETCORE_ipd,RSTC405RESETCORE,tipd_RSTC405RESETCORE);
              VitalWireDelay (RSTC405RESETSYS_ipd,RSTC405RESETSYS,tipd_RSTC405RESETSYS);
           TIEAPUCONTROL_DELAY : for i in 0 to 15 generate
              VitalWireDelay (TIEAPUCONTROL_ipd(i),TIEAPUCONTROL(i),tipd_TIEAPUCONTROL(i));
           end generate TIEAPUCONTROL_DELAY;
           TIEAPUUDI1_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI1_ipd(i),TIEAPUUDI1(i),tipd_TIEAPUUDI1(i));
           end generate TIEAPUUDI1_DELAY;
           TIEAPUUDI2_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI2_ipd(i),TIEAPUUDI2(i),tipd_TIEAPUUDI2(i));
           end generate TIEAPUUDI2_DELAY;
           TIEAPUUDI3_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI3_ipd(i),TIEAPUUDI3(i),tipd_TIEAPUUDI3(i));
           end generate TIEAPUUDI3_DELAY;
           TIEAPUUDI4_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI4_ipd(i),TIEAPUUDI4(i),tipd_TIEAPUUDI4(i));
           end generate TIEAPUUDI4_DELAY;
           TIEAPUUDI5_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI5_ipd(i),TIEAPUUDI5(i),tipd_TIEAPUUDI5(i));
           end generate TIEAPUUDI5_DELAY;
           TIEAPUUDI6_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI6_ipd(i),TIEAPUUDI6(i),tipd_TIEAPUUDI6(i));
           end generate TIEAPUUDI6_DELAY;
           TIEAPUUDI7_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI7_ipd(i),TIEAPUUDI7(i),tipd_TIEAPUUDI7(i));
           end generate TIEAPUUDI7_DELAY;
           TIEAPUUDI8_DELAY : for i in 0 to 23 generate
              VitalWireDelay (TIEAPUUDI8_ipd(i),TIEAPUUDI8(i),tipd_TIEAPUUDI8(i));
           end generate TIEAPUUDI8_DELAY;
              VitalWireDelay (TIEC405DETERMINISTICMULT_ipd,TIEC405DETERMINISTICMULT,tipd_TIEC405DETERMINISTICMULT);
              VitalWireDelay (TIEC405DISOPERANDFWD_ipd,TIEC405DISOPERANDFWD,tipd_TIEC405DISOPERANDFWD);
              VitalWireDelay (TIEC405MMUEN_ipd,TIEC405MMUEN,tipd_TIEC405MMUEN);
           TIEDCRADDR_DELAY : for i in 0 to 5 generate
              VitalWireDelay (TIEDCRADDR_ipd(i),TIEDCRADDR(i),tipd_TIEDCRADDR(i));
           end generate TIEDCRADDR_DELAY;
              VitalWireDelay (TIEPVRBIT10_ipd,TIEPVRBIT10,tipd_TIEPVRBIT10);
              VitalWireDelay (TIEPVRBIT11_ipd,TIEPVRBIT11,tipd_TIEPVRBIT11);
              VitalWireDelay (TIEPVRBIT28_ipd,TIEPVRBIT28,tipd_TIEPVRBIT28);
              VitalWireDelay (TIEPVRBIT29_ipd,TIEPVRBIT29,tipd_TIEPVRBIT29);
              VitalWireDelay (TIEPVRBIT30_ipd,TIEPVRBIT30,tipd_TIEPVRBIT30);
              VitalWireDelay (TIEPVRBIT31_ipd,TIEPVRBIT31,tipd_TIEPVRBIT31);
              VitalWireDelay (TIEPVRBIT8_ipd,TIEPVRBIT8,tipd_TIEPVRBIT8);
              VitalWireDelay (TIEPVRBIT9_ipd,TIEPVRBIT9,tipd_TIEPVRBIT9);
              VitalWireDelay (TRCC405TRACEDISABLE_ipd,TRCC405TRACEDISABLE,tipd_TRCC405TRACEDISABLE);
              VitalWireDelay (TRCC405TRIGGEREVENTIN_ipd,TRCC405TRIGGEREVENTIN,tipd_TRCC405TRIGGEREVENTIN);
           EMACDCRDBUS_DELAY : for i in 0 to 31 generate
              VitalWireDelay (EMACDCRDBUS_ipd(i),EMACDCRDBUS(i),tipd_EMACDCRDBUS(i));
           end generate EMACDCRDBUS_DELAY;
              VitalWireDelay (EMACDCRACK_ipd,EMACDCRACK,tipd_EMACDCRACK);
              VitalWireDelay (GSR_ipd,GSR,tipd_GSR);
       end block;

   SignalDelay : block
       begin
           BRAMDSOCMRDDBUS_DELAY : for i in 0 to 31 generate
              VitalSignalDelay (BRAMDSOCMRDDBUS_dly(i),BRAMDSOCMRDDBUS_ipd(i),tisd_BRAMDSOCMRDDBUS(i));
           end generate BRAMDSOCMRDDBUS_DELAY;
           BRAMISOCMDCRRDDBUS_DELAY : for i in 0 to 31 generate
              VitalSignalDelay (BRAMISOCMDCRRDDBUS_dly(i),BRAMISOCMDCRRDDBUS_ipd(i),tisd_BRAMISOCMDCRRDDBUS(i));
           end generate BRAMISOCMDCRRDDBUS_DELAY;
           BRAMISOCMRDDBUS_DELAY : for i in 0 to 63 generate
              VitalSignalDelay (BRAMISOCMRDDBUS_dly(i),BRAMISOCMRDDBUS_ipd(i),tisd_BRAMISOCMRDDBUS(i));
           end generate BRAMISOCMRDDBUS_DELAY;
              VitalSignalDelay (CPMC405CORECLKINACTIVE_dly,CPMC405CORECLKINACTIVE_ipd,tisd_CPMC405CORECLKINACTIVE);
              VitalSignalDelay (CPMC405CPUCLKEN_dly,CPMC405CPUCLKEN_ipd,tisd_CPMC405CPUCLKEN);
              VitalSignalDelay (CPMC405JTAGCLKEN_dly,CPMC405JTAGCLKEN_ipd,tisd_CPMC405JTAGCLKEN);
              VitalSignalDelay (CPMC405TIMERCLKEN_dly,CPMC405TIMERCLKEN_ipd,tisd_CPMC405TIMERCLKEN);
              VitalSignalDelay (CPMC405TIMERTICK_dly,CPMC405TIMERTICK_ipd,tisd_CPMC405TIMERTICK);
              VitalSignalDelay (DBGC405DEBUGHALT_dly,DBGC405DEBUGHALT_ipd,tisd_DBGC405DEBUGHALT);
              VitalSignalDelay (DBGC405EXTBUSHOLDACK_dly,DBGC405EXTBUSHOLDACK_ipd,tisd_DBGC405EXTBUSHOLDACK);
              VitalSignalDelay (DBGC405UNCONDDEBUGEVENT_dly,DBGC405UNCONDDEBUGEVENT_ipd,tisd_DBGC405UNCONDDEBUGEVENT);
              VitalSignalDelay (DSOCMRWCOMPLETE_dly,DSOCMRWCOMPLETE_ipd,tisd_DSOCMRWCOMPLETE);
              VitalSignalDelay (EICC405CRITINPUTIRQ_dly,EICC405CRITINPUTIRQ_ipd,tisd_EICC405CRITINPUTIRQ);
              VitalSignalDelay (EICC405EXTINPUTIRQ_dly,EICC405EXTINPUTIRQ_ipd,tisd_EICC405EXTINPUTIRQ);
              VitalSignalDelay (EXTDCRACK_dly,EXTDCRACK_ipd,tisd_EXTDCRACK);
           EXTDCRDBUSIN_DELAY : for i in 0 to 31 generate
              VitalSignalDelay (EXTDCRDBUSIN_dly(i),EXTDCRDBUSIN_ipd(i),tisd_EXTDCRDBUSIN(i));
           end generate EXTDCRDBUSIN_DELAY;
           FCMAPUCR_DELAY : for i in 0 to 3 generate
              VitalSignalDelay (FCMAPUCR_dly(i),FCMAPUCR_ipd(i),tisd_FCMAPUCR(i));
           end generate FCMAPUCR_DELAY;
              VitalSignalDelay (FCMAPUDCDCREN_dly,FCMAPUDCDCREN_ipd,tisd_FCMAPUDCDCREN);
              VitalSignalDelay (FCMAPUDCDFORCEALIGN_dly,FCMAPUDCDFORCEALIGN_ipd,tisd_FCMAPUDCDFORCEALIGN);
              VitalSignalDelay (FCMAPUDCDFORCEBESTEERING_dly,FCMAPUDCDFORCEBESTEERING_ipd,tisd_FCMAPUDCDFORCEBESTEERING);
              VitalSignalDelay (FCMAPUDCDFPUOP_dly,FCMAPUDCDFPUOP_ipd,tisd_FCMAPUDCDFPUOP);
              VitalSignalDelay (FCMAPUDCDGPRWRITE_dly,FCMAPUDCDGPRWRITE_ipd,tisd_FCMAPUDCDGPRWRITE);
              VitalSignalDelay (FCMAPUDCDLDSTBYTE_dly,FCMAPUDCDLDSTBYTE_ipd,tisd_FCMAPUDCDLDSTBYTE);
              VitalSignalDelay (FCMAPUDCDLDSTDW_dly,FCMAPUDCDLDSTDW_ipd,tisd_FCMAPUDCDLDSTDW);
              VitalSignalDelay (FCMAPUDCDLDSTHW_dly,FCMAPUDCDLDSTHW_ipd,tisd_FCMAPUDCDLDSTHW);
              VitalSignalDelay (FCMAPUDCDLDSTQW_dly,FCMAPUDCDLDSTQW_ipd,tisd_FCMAPUDCDLDSTQW);
              VitalSignalDelay (FCMAPUDCDLDSTWD_dly,FCMAPUDCDLDSTWD_ipd,tisd_FCMAPUDCDLDSTWD);
              VitalSignalDelay (FCMAPUDCDLOAD_dly,FCMAPUDCDLOAD_ipd,tisd_FCMAPUDCDLOAD);
              VitalSignalDelay (FCMAPUDCDPRIVOP_dly,FCMAPUDCDPRIVOP_ipd,tisd_FCMAPUDCDPRIVOP);
              VitalSignalDelay (FCMAPUDCDRAEN_dly,FCMAPUDCDRAEN_ipd,tisd_FCMAPUDCDRAEN);
              VitalSignalDelay (FCMAPUDCDRBEN_dly,FCMAPUDCDRBEN_ipd,tisd_FCMAPUDCDRBEN);
              VitalSignalDelay (FCMAPUDCDSTORE_dly,FCMAPUDCDSTORE_ipd,tisd_FCMAPUDCDSTORE);
              VitalSignalDelay (FCMAPUDCDTRAPBE_dly,FCMAPUDCDTRAPBE_ipd,tisd_FCMAPUDCDTRAPBE);
              VitalSignalDelay (FCMAPUDCDTRAPLE_dly,FCMAPUDCDTRAPLE_ipd,tisd_FCMAPUDCDTRAPLE);
              VitalSignalDelay (FCMAPUDCDUPDATE_dly,FCMAPUDCDUPDATE_ipd,tisd_FCMAPUDCDUPDATE);
              VitalSignalDelay (FCMAPUDCDXERCAEN_dly,FCMAPUDCDXERCAEN_ipd,tisd_FCMAPUDCDXERCAEN);
              VitalSignalDelay (FCMAPUDCDXEROVEN_dly,FCMAPUDCDXEROVEN_ipd,tisd_FCMAPUDCDXEROVEN);
              VitalSignalDelay (FCMAPUDECODEBUSY_dly,FCMAPUDECODEBUSY_ipd,tisd_FCMAPUDECODEBUSY);
              VitalSignalDelay (FCMAPUDONE_dly,FCMAPUDONE_ipd,tisd_FCMAPUDONE);
              VitalSignalDelay (FCMAPUEXCEPTION_dly,FCMAPUEXCEPTION_ipd,tisd_FCMAPUEXCEPTION);
              VitalSignalDelay (FCMAPUEXEBLOCKINGMCO_dly,FCMAPUEXEBLOCKINGMCO_ipd,tisd_FCMAPUEXEBLOCKINGMCO);
           FCMAPUEXECRFIELD_DELAY : for i in 0 to 2 generate
              VitalSignalDelay (FCMAPUEXECRFIELD_dly(i),FCMAPUEXECRFIELD_ipd(i),tisd_FCMAPUEXECRFIELD(i));
           end generate FCMAPUEXECRFIELD_DELAY;
              VitalSignalDelay (FCMAPUEXENONBLOCKINGMCO_dly,FCMAPUEXENONBLOCKINGMCO_ipd,tisd_FCMAPUEXENONBLOCKINGMCO);
              VitalSignalDelay (FCMAPUINSTRACK_dly,FCMAPUINSTRACK_ipd,tisd_FCMAPUINSTRACK);
              VitalSignalDelay (FCMAPULOADWAIT_dly,FCMAPULOADWAIT_ipd,tisd_FCMAPULOADWAIT);
           FCMAPURESULT_DELAY : for i in 0 to 31 generate
              VitalSignalDelay (FCMAPURESULT_dly(i),FCMAPURESULT_ipd(i),tisd_FCMAPURESULT(i));
           end generate FCMAPURESULT_DELAY;
              VitalSignalDelay (FCMAPURESULTVALID_dly,FCMAPURESULTVALID_ipd,tisd_FCMAPURESULTVALID);
              VitalSignalDelay (FCMAPUSLEEPNOTREADY_dly,FCMAPUSLEEPNOTREADY_ipd,tisd_FCMAPUSLEEPNOTREADY);
              VitalSignalDelay (FCMAPUXERCA_dly,FCMAPUXERCA_ipd,tisd_FCMAPUXERCA);
              VitalSignalDelay (FCMAPUXEROV_dly,FCMAPUXEROV_ipd,tisd_FCMAPUXEROV);
              VitalSignalDelay (JTGC405BNDSCANTDO_dly,JTGC405BNDSCANTDO_ipd,tisd_JTGC405BNDSCANTDO);
              VitalSignalDelay (JTGC405TDI_dly,JTGC405TDI_ipd,tisd_JTGC405TDI);
              VitalSignalDelay (JTGC405TMS_dly,JTGC405TMS_ipd,tisd_JTGC405TMS);
              VitalSignalDelay (JTGC405TRSTNEG_dly,JTGC405TRSTNEG_ipd,tisd_JTGC405TRSTNEG);
              VitalSignalDelay (PLBC405DCUADDRACK_dly,PLBC405DCUADDRACK_ipd,tisd_PLBC405DCUADDRACK);
              VitalSignalDelay (PLBC405DCUBUSY_dly,PLBC405DCUBUSY_ipd,tisd_PLBC405DCUBUSY);
              VitalSignalDelay (PLBC405DCUERR_dly,PLBC405DCUERR_ipd,tisd_PLBC405DCUERR);
              VitalSignalDelay (PLBC405DCURDDACK_dly,PLBC405DCURDDACK_ipd,tisd_PLBC405DCURDDACK);
           PLBC405DCURDDBUS_DELAY : for i in 0 to 63 generate
              VitalSignalDelay (PLBC405DCURDDBUS_dly(i),PLBC405DCURDDBUS_ipd(i),tisd_PLBC405DCURDDBUS(i));
           end generate PLBC405DCURDDBUS_DELAY;
           PLBC405DCURDWDADDR_DELAY : for i in 1 to 3 generate
              VitalSignalDelay (PLBC405DCURDWDADDR_dly(i),PLBC405DCURDWDADDR_ipd(i),tisd_PLBC405DCURDWDADDR(i));
           end generate PLBC405DCURDWDADDR_DELAY;           
           PLBC405ICURDWDADDR_DELAY : for i in 1 to 3 generate
              VitalSignalDelay (PLBC405ICURDWDADDR_dly(i),PLBC405ICURDWDADDR_ipd(i),tisd_PLBC405ICURDWDADDR(i));
           end generate PLBC405ICURDWDADDR_DELAY;
           
              VitalSignalDelay (PLBC405DCUSSIZE1_dly,PLBC405DCUSSIZE1_ipd,tisd_PLBC405DCUSSIZE1);
              VitalSignalDelay (PLBC405DCUWRDACK_dly,PLBC405DCUWRDACK_ipd,tisd_PLBC405DCUWRDACK);
              VitalSignalDelay (PLBC405ICUADDRACK_dly,PLBC405ICUADDRACK_ipd,tisd_PLBC405ICUADDRACK);
              VitalSignalDelay (PLBC405ICUBUSY_dly,PLBC405ICUBUSY_ipd,tisd_PLBC405ICUBUSY);
              VitalSignalDelay (PLBC405ICUERR_dly,PLBC405ICUERR_ipd,tisd_PLBC405ICUERR);
              VitalSignalDelay (PLBC405ICURDDACK_dly,PLBC405ICURDDACK_ipd,tisd_PLBC405ICURDDACK);
           PLBC405ICURDDBUS_DELAY : for i in 0 to 63 generate
              VitalSignalDelay (PLBC405ICURDDBUS_dly(i),PLBC405ICURDDBUS_ipd(i),tisd_PLBC405ICURDDBUS(i));
           end generate PLBC405ICURDDBUS_DELAY;
              VitalSignalDelay (PLBC405ICUSSIZE1_dly,PLBC405ICUSSIZE1_ipd,tisd_PLBC405ICUSSIZE1);
              VitalSignalDelay (RSTC405RESETCHIP_dly,RSTC405RESETCHIP_ipd,tisd_RSTC405RESETCHIP);
              VitalSignalDelay (RSTC405RESETCORE_dly,RSTC405RESETCORE_ipd,tisd_RSTC405RESETCORE);
              VitalSignalDelay (RSTC405RESETSYS_dly,RSTC405RESETSYS_ipd,tisd_RSTC405RESETSYS);
              VitalSignalDelay (TRCC405TRACEDISABLE_dly,TRCC405TRACEDISABLE_ipd,tisd_TRCC405TRACEDISABLE);
              VitalSignalDelay (TRCC405TRIGGEREVENTIN_dly,TRCC405TRIGGEREVENTIN_ipd,tisd_TRCC405TRIGGEREVENTIN);

              VitalSignalDelay (BRAMDSOCMCLK_dly,BRAMDSOCMCLK_ipd,ticd_BRAMDSOCMCLK);
              VitalSignalDelay (BRAMISOCMCLK_dly,BRAMISOCMCLK_ipd,ticd_BRAMISOCMCLK);
              VitalSignalDelay (CPMC405CLOCK_dly,CPMC405CLOCK_ipd,ticd_CPMC405CLOCK);
              VitalSignalDelay (CPMDCRCLK_dly,CPMDCRCLK_ipd,ticd_CPMDCRCLK);
              VitalSignalDelay (CPMFCMCLK_dly,CPMFCMCLK_ipd,ticd_CPMFCMCLK);
              VitalSignalDelay (JTGC405TCK_dly,JTGC405TCK_ipd,ticd_JTGC405TCK);
              VitalSignalDelay (PLBCLK_dly,PLBCLK_ipd,ticd_PLBCLK);
           
       end block;

   CPMC405SYNCBYPASS_dly <= CPMC405SYNCBYPASS_ipd;
   DSARCVALUE_dly <= DSARCVALUE_ipd;
   DSCNTLVALUE_dly <= DSCNTLVALUE_ipd;
   ISARCVALUE_dly <= ISARCVALUE_ipd;
   ISCNTLVALUE_dly <= ISCNTLVALUE_ipd;
   MCBCPUCLKEN_dly <= MCBCPUCLKEN_ipd;
   MCBJTAGEN_dly <= MCBJTAGEN_ipd;
   MCBTIMEREN_dly <= MCBTIMEREN_ipd;
   MCPPCRST_dly <= MCPPCRST_ipd;
   TIEAPUCONTROL_dly <= TIEAPUCONTROL_ipd;
   TIEAPUUDI1_dly <= TIEAPUUDI1_ipd;
   TIEAPUUDI2_dly <= TIEAPUUDI2_ipd;
   TIEAPUUDI3_dly <= TIEAPUUDI3_ipd;
   TIEAPUUDI4_dly <= TIEAPUUDI4_ipd;
   TIEAPUUDI5_dly <= TIEAPUUDI5_ipd;
   TIEAPUUDI6_dly <= TIEAPUUDI6_ipd;
   TIEAPUUDI7_dly <= TIEAPUUDI7_ipd;
   TIEAPUUDI8_dly <= TIEAPUUDI8_ipd;
   TIEC405DETERMINISTICMULT_dly <= TIEC405DETERMINISTICMULT_ipd;
   TIEC405DISOPERANDFWD_dly <= TIEC405DISOPERANDFWD_ipd;
   TIEC405MMUEN_dly <= TIEC405MMUEN_ipd;
   TIEDCRADDR_dly <= TIEDCRADDR_ipd;
   TIEPVRBIT10_dly <= TIEPVRBIT10_ipd;
   TIEPVRBIT11_dly <= TIEPVRBIT11_ipd;
   TIEPVRBIT28_dly <= TIEPVRBIT28_ipd;
   TIEPVRBIT29_dly <= TIEPVRBIT29_ipd;
   TIEPVRBIT30_dly <= TIEPVRBIT30_ipd;
   TIEPVRBIT31_dly <= TIEPVRBIT31_ipd;
   TIEPVRBIT8_dly <= TIEPVRBIT8_ipd;
   TIEPVRBIT9_dly <= TIEPVRBIT9_ipd;
   EMACDCRDBUS_dly <= EMACDCRDBUS_ipd;
   EMACDCRACK_dly <= EMACDCRACK_ipd;
   PLBC405DCURDWDADDR_dly <= PLBC405DCURDWDADDR_ipd;
   PLBC405ICURDWDADDR_dly <= PLBC405ICURDWDADDR_ipd;

GSR_dly_1 <= GSR_dly after in_delay;
BRAMDSOCMCLK_dly_1 <= BRAMDSOCMCLK_dly;
BRAMDSOCMRDDBUS_dly_1 <= BRAMDSOCMRDDBUS_dly after in_delay;
BRAMISOCMCLK_dly_1 <= BRAMISOCMCLK_dly;
BRAMISOCMDCRRDDBUS_dly_1 <= BRAMISOCMDCRRDDBUS_dly after in_delay;
BRAMISOCMRDDBUS_dly_1 <= BRAMISOCMRDDBUS_dly after in_delay;
CPMC405CLOCK_dly_1 <= CPMC405CLOCK_dly;
CPMC405CORECLKINACTIVE_dly_1 <= CPMC405CORECLKINACTIVE_dly after in_delay;
CPMC405CPUCLKEN_dly_1 <= CPMC405CPUCLKEN_dly after in_delay;
CPMC405JTAGCLKEN_dly_1 <= CPMC405JTAGCLKEN_dly after in_delay;
CPMC405SYNCBYPASS_dly_1 <= CPMC405SYNCBYPASS_dly after in_delay;
CPMC405TIMERCLKEN_dly_1 <= CPMC405TIMERCLKEN_dly after in_delay;
CPMC405TIMERTICK_dly_1 <= CPMC405TIMERTICK_dly after in_delay;
CPMDCRCLK_dly_1 <= CPMDCRCLK_dly;
CPMFCMCLK_dly_1 <= CPMFCMCLK_dly;
DBGC405DEBUGHALT_dly_1 <= DBGC405DEBUGHALT_dly after in_delay;
DBGC405EXTBUSHOLDACK_dly_1 <= DBGC405EXTBUSHOLDACK_dly after in_delay;
DBGC405UNCONDDEBUGEVENT_dly_1 <= DBGC405UNCONDDEBUGEVENT_dly after in_delay;
DSARCVALUE_dly_1 <= DSARCVALUE_dly after in_delay;
DSCNTLVALUE_dly_1 <= DSCNTLVALUE_dly after in_delay;
DSOCMRWCOMPLETE_dly_1 <= DSOCMRWCOMPLETE_dly after in_delay;
EICC405CRITINPUTIRQ_dly_1 <= EICC405CRITINPUTIRQ_dly after in_delay;
EICC405EXTINPUTIRQ_dly_1 <= EICC405EXTINPUTIRQ_dly after in_delay;
EXTDCRACK_dly_1 <= EXTDCRACK_dly after in_delay;
EXTDCRDBUSIN_dly_1 <= EXTDCRDBUSIN_dly after in_delay;
FCMAPUCR_dly_1 <= FCMAPUCR_dly after in_delay;
FCMAPUDCDCREN_dly_1 <= FCMAPUDCDCREN_dly after in_delay;
FCMAPUDCDFORCEALIGN_dly_1 <= FCMAPUDCDFORCEALIGN_dly after in_delay;
FCMAPUDCDFORCEBESTEERING_dly_1 <= FCMAPUDCDFORCEBESTEERING_dly after in_delay;
FCMAPUDCDFPUOP_dly_1 <= FCMAPUDCDFPUOP_dly after in_delay;
FCMAPUDCDGPRWRITE_dly_1 <= FCMAPUDCDGPRWRITE_dly after in_delay;
FCMAPUDCDLDSTBYTE_dly_1 <= FCMAPUDCDLDSTBYTE_dly after in_delay;
FCMAPUDCDLDSTDW_dly_1 <= FCMAPUDCDLDSTDW_dly after in_delay;
FCMAPUDCDLDSTHW_dly_1 <= FCMAPUDCDLDSTHW_dly after in_delay;
FCMAPUDCDLDSTQW_dly_1 <= FCMAPUDCDLDSTQW_dly after in_delay;
FCMAPUDCDLDSTWD_dly_1 <= FCMAPUDCDLDSTWD_dly after in_delay;
FCMAPUDCDLOAD_dly_1 <= FCMAPUDCDLOAD_dly after in_delay;
FCMAPUDCDPRIVOP_dly_1 <= FCMAPUDCDPRIVOP_dly after in_delay;
FCMAPUDCDRAEN_dly_1 <= FCMAPUDCDRAEN_dly after in_delay;
FCMAPUDCDRBEN_dly_1 <= FCMAPUDCDRBEN_dly after in_delay;
FCMAPUDCDSTORE_dly_1 <= FCMAPUDCDSTORE_dly after in_delay;
FCMAPUDCDTRAPBE_dly_1 <= FCMAPUDCDTRAPBE_dly after in_delay;
FCMAPUDCDTRAPLE_dly_1 <= FCMAPUDCDTRAPLE_dly after in_delay;
FCMAPUDCDUPDATE_dly_1 <= FCMAPUDCDUPDATE_dly after in_delay;
FCMAPUDCDXERCAEN_dly_1 <= FCMAPUDCDXERCAEN_dly after in_delay;
FCMAPUDCDXEROVEN_dly_1 <= FCMAPUDCDXEROVEN_dly after in_delay;
FCMAPUDECODEBUSY_dly_1 <= FCMAPUDECODEBUSY_dly after in_delay;
FCMAPUDONE_dly_1 <= FCMAPUDONE_dly after in_delay;
FCMAPUEXCEPTION_dly_1 <= FCMAPUEXCEPTION_dly after in_delay;
FCMAPUEXEBLOCKINGMCO_dly_1 <= FCMAPUEXEBLOCKINGMCO_dly after in_delay;
FCMAPUEXECRFIELD_dly_1 <= FCMAPUEXECRFIELD_dly after in_delay;
FCMAPUEXENONBLOCKINGMCO_dly_1 <= FCMAPUEXENONBLOCKINGMCO_dly after in_delay;
FCMAPUINSTRACK_dly_1 <= FCMAPUINSTRACK_dly after in_delay;
FCMAPULOADWAIT_dly_1 <= FCMAPULOADWAIT_dly after in_delay;
FCMAPURESULT_dly_1 <= FCMAPURESULT_dly after in_delay;
FCMAPURESULTVALID_dly_1 <= FCMAPURESULTVALID_dly after in_delay;
FCMAPUSLEEPNOTREADY_dly_1 <= FCMAPUSLEEPNOTREADY_dly after in_delay;
FCMAPUXERCA_dly_1 <= FCMAPUXERCA_dly after in_delay;
FCMAPUXEROV_dly_1 <= FCMAPUXEROV_dly after in_delay;
ISARCVALUE_dly_1 <= ISARCVALUE_dly after in_delay;
ISCNTLVALUE_dly_1 <= ISCNTLVALUE_dly after in_delay;
JTGC405BNDSCANTDO_dly_1 <= JTGC405BNDSCANTDO_dly after in_delay;
JTGC405TCK_dly_1 <= JTGC405TCK_dly;
JTGC405TDI_dly_1 <= JTGC405TDI_dly after in_delay;
JTGC405TMS_dly_1 <= JTGC405TMS_dly after in_delay;
JTGC405TRSTNEG_dly_1 <= JTGC405TRSTNEG_dly after in_delay;
MCBCPUCLKEN_dly_1 <= MCBCPUCLKEN_dly after in_delay;
MCBJTAGEN_dly_1 <= MCBJTAGEN_dly after in_delay;
MCBTIMEREN_dly_1 <= MCBTIMEREN_dly after in_delay;
MCPPCRST_dly_1 <= MCPPCRST_dly after in_delay;
PLBC405DCUADDRACK_dly_1 <= PLBC405DCUADDRACK_dly after in_delay;
PLBC405DCUBUSY_dly_1 <= PLBC405DCUBUSY_dly after in_delay;
PLBC405DCUERR_dly_1 <= PLBC405DCUERR_dly after in_delay;
PLBC405DCURDDACK_dly_1 <= PLBC405DCURDDACK_dly after in_delay;
PLBC405DCURDDBUS_dly_1 <= PLBC405DCURDDBUS_dly after in_delay;
PLBC405DCURDWDADDR_dly_1 <= PLBC405DCURDWDADDR_dly after in_delay;
PLBC405DCUSSIZE1_dly_1 <= PLBC405DCUSSIZE1_dly after in_delay;
PLBC405DCUWRDACK_dly_1 <= PLBC405DCUWRDACK_dly after in_delay;
PLBC405ICUADDRACK_dly_1 <= PLBC405ICUADDRACK_dly after in_delay;
PLBC405ICUBUSY_dly_1 <= PLBC405ICUBUSY_dly after in_delay;
PLBC405ICUERR_dly_1 <= PLBC405ICUERR_dly after in_delay;
PLBC405ICURDDACK_dly_1 <= PLBC405ICURDDACK_dly after in_delay;
PLBC405ICURDDBUS_dly_1 <= PLBC405ICURDDBUS_dly after in_delay;
PLBC405ICURDWDADDR_dly_1 <= PLBC405ICURDWDADDR_dly after in_delay;
PLBC405ICUSSIZE1_dly_1 <= PLBC405ICUSSIZE1_dly after in_delay;
PLBCLK_dly_1 <= PLBCLK_dly after in_delay;
RSTC405RESETCHIP_dly_1 <= RSTC405RESETCHIP_dly after in_delay;
RSTC405RESETCORE_dly_1 <= RSTC405RESETCORE_dly after in_delay;
RSTC405RESETSYS_dly_1 <= RSTC405RESETSYS_dly after in_delay;
TIEAPUCONTROL_dly_1 <= TIEAPUCONTROL_dly after in_delay;
TIEAPUUDI1_dly_1 <= TIEAPUUDI1_dly after in_delay;
TIEAPUUDI2_dly_1 <= TIEAPUUDI2_dly after in_delay;
TIEAPUUDI3_dly_1 <= TIEAPUUDI3_dly after in_delay;
TIEAPUUDI4_dly_1 <= TIEAPUUDI4_dly after in_delay;
TIEAPUUDI5_dly_1 <= TIEAPUUDI5_dly after in_delay;
TIEAPUUDI6_dly_1 <= TIEAPUUDI6_dly after in_delay;
TIEAPUUDI7_dly_1 <= TIEAPUUDI7_dly after in_delay;
TIEAPUUDI8_dly_1 <= TIEAPUUDI8_dly after in_delay;
TIEC405DETERMINISTICMULT_dly_1 <= TIEC405DETERMINISTICMULT_dly after in_delay;
TIEC405DISOPERANDFWD_dly_1 <= TIEC405DISOPERANDFWD_dly after in_delay;
TIEC405MMUEN_dly_1 <= TIEC405MMUEN_dly after in_delay;
TIEDCRADDR_dly_1 <= TIEDCRADDR_dly after in_delay;
TIEPVRBIT10_dly_1 <= TIEPVRBIT10_dly after in_delay;
TIEPVRBIT11_dly_1 <= TIEPVRBIT11_dly after in_delay;
TIEPVRBIT28_dly_1 <= TIEPVRBIT28_dly after in_delay;
TIEPVRBIT29_dly_1 <= TIEPVRBIT29_dly after in_delay;
TIEPVRBIT30_dly_1 <= TIEPVRBIT30_dly after in_delay;
TIEPVRBIT31_dly_1 <= TIEPVRBIT31_dly after in_delay;
TIEPVRBIT8_dly_1 <= TIEPVRBIT8_dly after in_delay;
TIEPVRBIT9_dly_1 <= TIEPVRBIT9_dly after in_delay;
TRCC405TRACEDISABLE_dly_1 <= TRCC405TRACEDISABLE_dly after in_delay;
TRCC405TRIGGEREVENTIN_dly_1 <= TRCC405TRIGGEREVENTIN_dly after in_delay;
EMACDCRDBUS_dly_1 <= EMACDCRDBUS_dly after in_delay;
EMACDCRACK_dly_1 <= EMACDCRACK_dly after in_delay;

   ppc405_adv_swift_bw_1 : PPC405_ADV_SWIFT_BUS
      port map (
            CFG_MCLK => FPGA_CCLK,
            BUS_RESET => FPGA_BUS_RESET_delay,
            GSR => GSR_delay,
            GWE => FPGA_GWE_delay,
            GHIGHB => FPGA_GHIGHB_delay,
            
            CPMC405CPUCLKEN => CPMC405CPUCLKEN_dly_1,
            CPMC405JTAGCLKEN => CPMC405JTAGCLKEN_dly_1,
            CPMC405TIMERCLKEN => CPMC405TIMERCLKEN_dly_1,
            C405JTGPGMOUT => C405JTGPGMOUT_out,
            MCBCPUCLKEN => MCBCPUCLKEN_dly_1,
            MCBJTAGEN => MCBJTAGEN_dly_1,
            MCBTIMEREN => MCBTIMEREN_dly_1,
            MCPPCRST => MCPPCRST_dly_1,
            C405TRCODDEXECUTIONSTATUS => C405TRCODDEXECUTIONSTATUS_out,
            C405TRCEVENEXECUTIONSTATUS => C405TRCEVENEXECUTIONSTATUS_out,
            CPMC405CLOCK => CPMC405CLOCK_dly_1,
            CPMC405CORECLKINACTIVE => CPMC405CORECLKINACTIVE_dly_1,
            PLBCLK => PLBCLK_dly_1,
            CPMFCMCLK => CPMFCMCLK_dly_1,
            CPMDCRCLK => CPMDCRCLK_dly_1,
            CPMC405SYNCBYPASS => CPMC405SYNCBYPASS_dly_1,
            CPMC405TIMERTICK => CPMC405TIMERTICK_dly_1,
            C405CPMMSREE => C405CPMMSREE_out,
            C405CPMMSRCE => C405CPMMSRCE_out,
            C405CPMTIMERIRQ => C405CPMTIMERIRQ_out,
            C405CPMTIMERRESETREQ => C405CPMTIMERRESETREQ_out,
            C405CPMCORESLEEPREQ => C405CPMCORESLEEPREQ_out,
            TIEC405DISOPERANDFWD => TIEC405DISOPERANDFWD_dly_1,
            TIEC405DETERMINISTICMULT => TIEC405DETERMINISTICMULT_dly_1,
            TIEC405MMUEN => TIEC405MMUEN_dly_1,
            TIEPVRBIT8 => TIEPVRBIT8_dly_1,
            TIEPVRBIT9 => TIEPVRBIT9_dly_1,
            TIEPVRBIT10 => TIEPVRBIT10_dly_1,
            TIEPVRBIT11 => TIEPVRBIT11_dly_1,
            TIEPVRBIT28 => TIEPVRBIT28_dly_1,
            TIEPVRBIT29 => TIEPVRBIT29_dly_1,
            TIEPVRBIT30 => TIEPVRBIT30_dly_1,
            TIEPVRBIT31 => TIEPVRBIT31_dly_1,
            C405XXXMACHINECHECK => C405XXXMACHINECHECK_out,
            DCREMACENABLER => DCREMACENABLER_out,
            DCREMACCLK => DCREMACCLK_out,
            DCREMACWRITE => DCREMACWRITE_out,
            DCREMACREAD => DCREMACREAD_out,
            DCREMACDBUS => DCREMACDBUS_out,
            DCREMACABUS => DCREMACABUS_out,
            EMACDCRDBUS => EMACDCRDBUS_dly_1,
            EMACDCRACK => EMACDCRACK_dly_1,
            C405RSTCHIPRESETREQ => C405RSTCHIPRESETREQ_out,
            C405RSTCORERESETREQ => C405RSTCORERESETREQ_out,
            C405RSTSYSRESETREQ => C405RSTSYSRESETREQ_out,
            RSTC405RESETCHIP => RSTC405RESETCHIP_dly_1,
            RSTC405RESETCORE => RSTC405RESETCORE_dly_1,
            RSTC405RESETSYS => RSTC405RESETSYS_dly_1,
            C405PLBICUREQUEST => C405PLBICUREQUEST_out,
            C405PLBICUPRIORITY => C405PLBICUPRIORITY_out,
            C405PLBICUCACHEABLE => C405PLBICUCACHEABLE_out,
            C405PLBICUABUS => C405PLBICUABUS_out,
            C405PLBICUSIZE => C405PLBICUSIZE_out,
            C405PLBICUABORT => C405PLBICUABORT_out,
            C405PLBICUU0ATTR => C405PLBICUU0ATTR_out,
            PLBC405ICUADDRACK => PLBC405ICUADDRACK_dly_1,
            PLBC405ICUBUSY => PLBC405ICUBUSY_dly_1,
            PLBC405ICUERR => PLBC405ICUERR_dly_1,
            PLBC405ICURDDACK => PLBC405ICURDDACK_dly_1,
            PLBC405ICURDDBUS => PLBC405ICURDDBUS_dly_1,
            PLBC405ICUSSIZE1 => PLBC405ICUSSIZE1_dly_1,
            PLBC405ICURDWDADDR => PLBC405ICURDWDADDR_dly_1,
            C405PLBDCUREQUEST => C405PLBDCUREQUEST_out,
            C405PLBDCURNW => C405PLBDCURNW_out,
            C405PLBDCUABUS => C405PLBDCUABUS_out,
            C405PLBDCUBE => C405PLBDCUBE_out,
            C405PLBDCUCACHEABLE => C405PLBDCUCACHEABLE_out,
            C405PLBDCUGUARDED => C405PLBDCUGUARDED_out,
            C405PLBDCUPRIORITY => C405PLBDCUPRIORITY_out,
            C405PLBDCUSIZE2 => C405PLBDCUSIZE2_out,
            C405PLBDCUABORT => C405PLBDCUABORT_out,
            C405PLBDCUWRDBUS => C405PLBDCUWRDBUS_out,
            C405PLBDCUU0ATTR => C405PLBDCUU0ATTR_out,
            C405PLBDCUWRITETHRU => C405PLBDCUWRITETHRU_out,
            PLBC405DCUADDRACK => PLBC405DCUADDRACK_dly_1,
            PLBC405DCUBUSY => PLBC405DCUBUSY_dly_1,
            PLBC405DCUERR => PLBC405DCUERR_dly_1,
            PLBC405DCURDDACK => PLBC405DCURDDACK_dly_1,
            PLBC405DCURDDBUS => PLBC405DCURDDBUS_dly_1,
            PLBC405DCURDWDADDR => PLBC405DCURDWDADDR_dly_1,
            PLBC405DCUSSIZE1 => PLBC405DCUSSIZE1_dly_1,
            PLBC405DCUWRDACK => PLBC405DCUWRDACK_dly_1,
            ISOCMBRAMRDABUS => ISOCMBRAMRDABUS_out,
            ISOCMBRAMWRABUS => ISOCMBRAMWRABUS_out,
            ISOCMBRAMEN => ISOCMBRAMEN_out,
            ISOCMBRAMODDWRITEEN => ISOCMBRAMODDWRITEEN_out,
            ISOCMBRAMEVENWRITEEN => ISOCMBRAMEVENWRITEEN_out,
            ISOCMBRAMWRDBUS => ISOCMBRAMWRDBUS_out,
            ISOCMDCRBRAMEVENEN => ISOCMDCRBRAMEVENEN_out,
            ISOCMDCRBRAMODDEN => ISOCMDCRBRAMODDEN_out,
            ISOCMDCRBRAMRDSELECT => ISOCMDCRBRAMRDSELECT_out,
            BRAMISOCMDCRRDDBUS => BRAMISOCMDCRRDDBUS_dly_1,
            BRAMISOCMRDDBUS => BRAMISOCMRDDBUS_dly_1,
            ISARCVALUE => ISARCVALUE_dly_1,
            ISCNTLVALUE => ISCNTLVALUE_dly_1,
            BRAMISOCMCLK => BRAMISOCMCLK_dly_1,
            DSOCMBRAMABUS => DSOCMBRAMABUS_out,
            DSOCMBRAMBYTEWRITE => DSOCMBRAMBYTEWRITE_out,
            DSOCMBRAMEN => DSOCMBRAMEN_out,
            DSOCMBRAMWRDBUS => DSOCMBRAMWRDBUS_out,
            BRAMDSOCMRDDBUS => BRAMDSOCMRDDBUS_dly_1,
            DSOCMRWCOMPLETE => DSOCMRWCOMPLETE_dly_1,
            DSOCMBUSY => DSOCMBUSY_out,
            DSOCMWRADDRVALID => DSOCMWRADDRVALID_out,
            DSOCMRDADDRVALID => DSOCMRDADDRVALID_out,
            TIEDCRADDR => TIEDCRADDR_dly_1,
            DSARCVALUE => DSARCVALUE_dly_1,
            DSCNTLVALUE => DSCNTLVALUE_dly_1,
            BRAMDSOCMCLK => BRAMDSOCMCLK_dly_1,
            EXTDCRREAD => EXTDCRREAD_out,
            EXTDCRWRITE => EXTDCRWRITE_out,
            EXTDCRABUS => EXTDCRABUS_out,
            EXTDCRDBUSOUT => EXTDCRDBUSOUT_out,
            EXTDCRACK => EXTDCRACK_dly_1,
            EXTDCRDBUSIN => EXTDCRDBUSIN_dly_1,
            EICC405EXTINPUTIRQ => EICC405EXTINPUTIRQ_dly_1,
            EICC405CRITINPUTIRQ => EICC405CRITINPUTIRQ_dly_1,
            JTGC405BNDSCANTDO => JTGC405BNDSCANTDO_dly_1,
            JTGC405TCK => JTGC405TCK_dly_1,
            JTGC405TDI => JTGC405TDI_dly_1,
            JTGC405TMS => JTGC405TMS,
            JTGC405TRSTNEG => JTGC405TRSTNEG_dly_1,
            C405JTGTDO => C405JTGTDO_out,
            C405JTGTDOEN => C405JTGTDOEN_out,
            C405JTGEXTEST => C405JTGEXTEST_out,
            C405JTGCAPTUREDR => C405JTGCAPTUREDR_out,
            C405JTGSHIFTDR => C405JTGSHIFTDR_out,
            C405JTGUPDATEDR => C405JTGUPDATEDR_out,
            DBGC405DEBUGHALT => DBGC405DEBUGHALT_dly_1,
            DBGC405UNCONDDEBUGEVENT => DBGC405UNCONDDEBUGEVENT_dly_1,
            DBGC405EXTBUSHOLDACK => DBGC405EXTBUSHOLDACK_dly_1,
            C405DBGMSRWE => C405DBGMSRWE_out,
            C405DBGSTOPACK => C405DBGSTOPACK_out,
            C405DBGWBCOMPLETE => C405DBGWBCOMPLETE_out,
            C405DBGWBFULL => C405DBGWBFULL_out,
            C405DBGWBIAR => C405DBGWBIAR_out,
            C405TRCTRIGGEREVENTOUT => C405TRCTRIGGEREVENTOUT_out,
            C405TRCTRIGGEREVENTTYPE => C405TRCTRIGGEREVENTTYPE_out,
            C405TRCCYCLE => C405TRCCYCLE_out,
            C405TRCTRACESTATUS => C405TRCTRACESTATUS_out,
            TRCC405TRACEDISABLE => TRCC405TRACEDISABLE_dly_1,
            TRCC405TRIGGEREVENTIN => TRCC405TRIGGEREVENTIN_dly_1,
            C405DBGLOADDATAONAPUDBUS => C405DBGLOADDATAONAPUDBUS_out,
            APUFCMINSTRUCTION => APUFCMINSTRUCTION_out,
            APUFCMRADATA => APUFCMRADATA_out,
            APUFCMRBDATA => APUFCMRBDATA_out,
            APUFCMINSTRVALID => APUFCMINSTRVALID_out,
            APUFCMLOADDATA => APUFCMLOADDATA_out,
            APUFCMOPERANDVALID => APUFCMOPERANDVALID_out,
            APUFCMLOADDVALID => APUFCMLOADDVALID_out,
            APUFCMFLUSH => APUFCMFLUSH_out,
            APUFCMWRITEBACKOK => APUFCMWRITEBACKOK_out,
            APUFCMLOADBYTEEN => APUFCMLOADBYTEEN_out,
            APUFCMENDIAN => APUFCMENDIAN_out,
            APUFCMXERCA => APUFCMXERCA_out,
            APUFCMDECODED => APUFCMDECODED_out,
            APUFCMDECUDI => APUFCMDECUDI_out,
            APUFCMDECUDIVALID => APUFCMDECUDIVALID_out,
            FCMAPUDONE => FCMAPUDONE_dly_1,
            FCMAPURESULT => FCMAPURESULT_dly_1,
            FCMAPURESULTVALID => FCMAPURESULTVALID_dly_1,
            FCMAPUINSTRACK => FCMAPUINSTRACK_dly_1,
            FCMAPUEXCEPTION => FCMAPUEXCEPTION_dly_1,
            FCMAPUXERCA => FCMAPUXERCA_dly_1,
            FCMAPUXEROV => FCMAPUXEROV_dly_1,
            FCMAPUCR => FCMAPUCR_dly_1,
            FCMAPUDCDFPUOP => FCMAPUDCDFPUOP_dly_1,
            FCMAPUDCDGPRWRITE => FCMAPUDCDGPRWRITE_dly_1,
            FCMAPUDCDRAEN => FCMAPUDCDRAEN_dly_1,
            FCMAPUDCDRBEN => FCMAPUDCDRBEN_dly_1,
            FCMAPUDCDLOAD => FCMAPUDCDLOAD_dly_1,
            FCMAPUDCDSTORE => FCMAPUDCDSTORE_dly_1,
            FCMAPUDCDXERCAEN => FCMAPUDCDXERCAEN_dly_1,
            FCMAPUDCDXEROVEN => FCMAPUDCDXEROVEN_dly_1,
            FCMAPUDCDPRIVOP => FCMAPUDCDPRIVOP_dly_1,
            FCMAPUDCDCREN => FCMAPUDCDCREN_dly_1,
            FCMAPUEXECRFIELD => FCMAPUEXECRFIELD_dly_1,
            FCMAPUDCDUPDATE => FCMAPUDCDUPDATE_dly_1,
            FCMAPUDCDFORCEALIGN => FCMAPUDCDFORCEALIGN_dly_1,
            FCMAPUDCDFORCEBESTEERING => FCMAPUDCDFORCEBESTEERING_dly_1,
            FCMAPUDCDLDSTBYTE => FCMAPUDCDLDSTBYTE_dly_1,
            FCMAPUDCDLDSTHW => FCMAPUDCDLDSTHW_dly_1,
            FCMAPUDCDLDSTWD => FCMAPUDCDLDSTWD_dly_1,
            FCMAPUDCDLDSTDW => FCMAPUDCDLDSTDW_dly_1,
            FCMAPUDCDLDSTQW => FCMAPUDCDLDSTQW_dly_1,
            FCMAPUDCDTRAPBE => FCMAPUDCDTRAPBE_dly_1,
            FCMAPUDCDTRAPLE => FCMAPUDCDTRAPLE_dly_1,
            FCMAPUEXEBLOCKINGMCO => FCMAPUEXEBLOCKINGMCO_dly_1,
            FCMAPUEXENONBLOCKINGMCO => FCMAPUEXENONBLOCKINGMCO_dly_1,
            FCMAPUSLEEPNOTREADY => FCMAPUSLEEPNOTREADY_dly_1,
            FCMAPULOADWAIT => FCMAPULOADWAIT_dly_1,
            FCMAPUDECODEBUSY => FCMAPUDECODEBUSY_dly_1,
            TIEAPUCONTROL => TIEAPUCONTROL_dly_1,
            TIEAPUUDI1 => TIEAPUUDI1_dly_1,
            TIEAPUUDI2 => TIEAPUUDI2_dly_1,
            TIEAPUUDI3 => TIEAPUUDI3_dly_1,
            TIEAPUUDI4 => TIEAPUUDI4_dly_1,
            TIEAPUUDI5 => TIEAPUUDI5_dly_1,
            TIEAPUUDI6 => TIEAPUUDI6_dly_1,
            TIEAPUUDI7 => TIEAPUUDI7_dly_1,
            TIEAPUUDI8 => TIEAPUUDI8_dly_1

      );

start_blk : fpga_startup_virtex4
  port map (
    bus_reset => FPGA_BUS_RESET,
    ghigh_b => FPGA_GHIGHB,
    gsr => FPGA_GSR,
    gwe => FPGA_GWE,
    shutdown => FPGA_SHUTDOWN,
    
    cclk => FPGA_CCLK,
    por => FPGA_POR);

  GSR_OR <= FPGA_GSR or GSR;
  FPGA_POR <= '0' after 1000 ps;
  FPGA_CCLK <= NOT(FPGA_CCLK) after 5000 ps;                                       

        FPGA_BUS_RESET_delay <= FPGA_BUS_RESET after 10 ps ;
        GSR_delay <= GSR_OR after 10 ps;
        FPGA_GWE_delay <= FPGA_GWE after 10 ps;
        FPGA_GHIGHB_delay <= FPGA_GHIGHB after 10 ps;

       
   TIMING : process

--  Pin timing violations (clock input pins)

--  Pin Timing Violations (all input pins)
     variable Tviol_BRAMDSOCMRDDBUS0_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS0_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS1_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS1_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS2_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS2_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS3_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS3_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS4_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS4_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS5_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS5_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS6_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS6_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS7_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS7_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS8_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS8_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS9_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS9_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS10_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS10_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS11_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS11_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS12_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS12_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS13_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS13_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS14_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS14_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS15_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS15_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS16_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS16_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS17_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS17_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS18_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS18_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS19_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS19_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS20_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS20_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS21_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS21_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS22_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS22_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS23_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS23_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS24_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS24_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS25_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS25_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS26_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS26_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS27_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS27_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS28_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS28_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS29_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS29_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS30_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS30_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMDSOCMRDDBUS31_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMDSOCMRDDBUS31_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS0_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS0_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS1_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS1_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS2_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS2_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS3_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS3_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS4_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS4_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS5_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS5_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS6_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS6_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS7_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS7_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS8_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS8_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS9_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS9_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS10_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS10_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS11_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS11_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS12_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS12_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS13_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS13_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS14_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS14_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS15_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS15_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS16_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS16_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS17_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS17_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS18_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS18_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS19_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS19_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS20_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS20_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS21_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS21_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS22_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS22_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS23_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS23_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS24_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS24_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS25_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS25_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS26_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS26_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS27_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS27_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS28_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS28_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS29_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS29_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS30_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS30_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMDCRRDDBUS31_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMDCRRDDBUS31_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS0_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS0_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS1_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS1_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS2_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS2_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS3_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS3_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS4_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS4_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS5_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS5_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS6_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS6_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS7_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS7_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS8_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS8_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS9_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS9_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS10_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS10_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS11_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS11_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS12_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS12_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS13_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS13_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS14_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS14_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS15_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS15_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS16_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS16_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS17_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS17_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS18_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS18_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS19_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS19_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS20_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS20_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS21_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS21_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS22_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS22_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS23_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS23_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS24_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS24_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS25_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS25_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS26_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS26_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS27_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS27_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS28_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS28_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS29_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS29_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS30_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS30_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS31_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS31_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS32_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS32_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS33_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS33_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS34_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS34_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS35_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS35_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS36_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS36_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS37_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS37_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS38_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS38_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS39_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS39_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS40_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS40_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS41_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS41_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS42_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS42_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS43_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS43_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS44_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS44_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS45_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS45_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS46_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS46_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS47_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS47_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS48_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS48_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS49_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS49_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS50_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS50_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS51_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS51_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS52_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS52_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS53_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS53_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS54_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS54_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS55_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS55_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS56_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS56_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS57_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS57_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS58_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS58_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS59_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS59_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS60_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS60_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS61_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS61_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS62_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS62_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_BRAMISOCMRDDBUS63_BRAMISOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_BRAMISOCMRDDBUS63_BRAMISOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CPMC405CPUCLKEN_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CPMC405CPUCLKEN_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_CPMC405TIMERTICK_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_CPMC405TIMERTICK_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DBGC405DEBUGHALT_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DBGC405DEBUGHALT_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRACK_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRACK_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN0_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN0_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN1_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN1_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN2_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN2_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN3_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN3_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN4_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN4_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN5_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN5_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN6_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN6_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN7_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN7_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN8_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN8_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN9_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN9_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN10_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN10_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN11_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN11_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN12_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN12_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN13_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN13_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN14_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN14_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN15_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN15_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN16_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN16_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN17_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN17_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN18_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN18_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN19_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN19_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN20_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN20_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN21_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN21_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN22_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN22_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN23_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN23_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN24_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN24_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN25_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN25_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN26_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN26_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN27_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN27_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN28_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN28_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN29_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN29_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN30_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN30_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_EXTDCRDBUSIN31_CPMDCRCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_EXTDCRDBUSIN31_CPMDCRCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUCR0_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUCR0_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUCR1_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUCR1_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUCR2_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUCR2_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUCR3_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUCR3_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDCREN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDCREN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDFPUOP_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDFPUOP_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDLOAD_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDLOAD_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDRAEN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDRAEN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDRBEN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDRBEN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDSTORE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDSTORE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDUPDATE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDUPDATE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDECODEBUSY_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDECODEBUSY_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUDONE_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUDONE_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXCEPTION_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXCEPTION_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXECRFIELD0_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXECRFIELD0_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXECRFIELD1_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXECRFIELD1_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXECRFIELD2_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXECRFIELD2_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUINSTRACK_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUINSTRACK_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPULOADWAIT_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPULOADWAIT_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT0_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT0_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT1_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT1_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT2_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT2_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT3_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT3_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT4_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT4_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT5_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT5_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT6_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT6_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT7_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT7_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT8_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT8_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT9_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT9_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT10_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT10_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT11_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT11_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT12_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT12_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT13_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT13_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT14_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT14_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT15_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT15_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT16_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT16_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT17_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT17_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT18_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT18_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT19_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT19_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT20_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT20_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT21_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT21_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT22_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT22_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT23_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT23_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT24_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT24_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT25_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT25_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT26_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT26_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT27_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT27_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT28_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT28_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT29_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT29_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT30_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT30_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULT31_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULT31_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPURESULTVALID_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPURESULTVALID_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUXERCA_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUXERCA_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_FCMAPUXEROV_CPMFCMCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_FCMAPUXEROV_CPMFCMCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_JTGC405BNDSCANTDO_JTGC405TCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_JTGC405BNDSCANTDO_JTGC405TCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_JTGC405TDI_JTGC405TCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_JTGC405TDI_JTGC405TCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_JTGC405TMS_JTGC405TCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_JTGC405TMS_JTGC405TCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_JTGC405TRSTNEG_JTGC405TCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_JTGC405TRSTNEG_JTGC405TCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCUADDRACK_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCUADDRACK_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCUBUSY_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCUBUSY_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCUERR_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCUERR_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDACK_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDACK_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS0_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS0_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS2_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS2_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS3_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS3_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS4_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS4_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS5_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS5_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS6_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS6_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS7_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS7_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS8_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS8_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS9_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS9_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS10_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS10_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS11_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS11_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS12_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS12_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS13_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS13_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS14_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS14_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS15_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS15_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS16_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS16_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS17_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS17_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS18_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS18_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS19_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS19_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS20_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS20_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS21_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS21_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS22_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS22_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS23_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS23_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS24_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS24_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS25_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS25_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS26_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS26_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS27_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS27_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS28_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS28_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS29_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS29_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS30_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS30_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS31_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS31_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS32_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS32_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS33_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS33_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS34_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS34_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS35_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS35_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS36_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS36_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS37_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS37_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS38_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS38_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS39_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS39_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS40_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS40_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS41_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS41_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS42_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS42_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS43_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS43_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS44_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS44_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS45_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS45_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS46_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS46_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS47_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS47_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS48_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS48_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS49_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS49_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS50_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS50_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS51_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS51_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS52_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS52_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS53_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS53_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS54_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS54_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS55_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS55_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS56_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS56_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS57_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS57_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS58_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS58_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS59_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS59_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS60_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS60_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS61_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS61_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS62_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS62_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDDBUS63_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDDBUS63_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDWDADDR1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDWDADDR1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDWDADDR2_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDWDADDR2_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCURDWDADDR3_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCURDWDADDR3_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCUSSIZE1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCUSSIZE1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405DCUWRDACK_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405DCUWRDACK_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICUADDRACK_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICUADDRACK_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICUBUSY_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICUBUSY_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICUERR_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICUERR_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDACK_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDACK_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS0_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS0_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS2_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS2_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS3_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS3_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS4_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS4_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS5_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS5_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS6_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS6_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS7_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS7_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS8_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS8_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS9_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS9_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS10_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS10_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS11_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS11_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS12_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS12_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS13_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS13_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS14_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS14_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS15_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS15_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS16_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS16_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS17_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS17_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS18_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS18_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS19_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS19_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS20_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS20_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS21_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS21_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS22_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS22_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS23_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS23_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS24_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS24_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS25_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS25_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS26_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS26_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS27_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS27_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS28_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS28_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS29_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS29_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS30_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS30_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS31_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS31_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS32_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS32_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS33_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS33_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS34_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS34_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS35_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS35_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS36_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS36_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS37_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS37_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS38_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS38_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS39_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS39_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS40_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS40_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS41_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS41_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS42_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS42_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS43_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS43_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS44_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS44_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS45_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS45_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS46_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS46_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS47_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS47_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS48_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS48_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS49_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS49_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS50_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS50_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS51_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS51_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS52_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS52_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS53_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS53_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS54_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS54_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS55_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS55_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS56_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS56_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS57_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS57_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS58_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS58_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS59_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS59_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS60_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS60_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS61_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS61_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS62_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS62_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDDBUS63_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDDBUS63_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDWDADDR1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDWDADDR1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDWDADDR2_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDWDADDR2_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICURDWDADDR3_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICURDWDADDR3_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_PLBC405ICUSSIZE1_PLBCLK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_PLBC405ICUSSIZE1_PLBCLK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RSTC405RESETCHIP_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RSTC405RESETCHIP_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RSTC405RESETCORE_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RSTC405RESETCORE_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_RSTC405RESETSYS_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_RSTC405RESETSYS_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;
     variable Tviol_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge : STD_ULOGIC := '0';
     variable  Tmkr_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge : VitalTimingDataType := VitalTimingDataInit;

     variable Pviol_CPMC405CLOCK: STD_ULOGIC := '0';
     variable PInfo_CPMC405CLOCK: VitalPeriodDataType := VitalPeriodDataInit;          

--  Output Pin glitch declaration
     variable  APUFCMDECODED_GlitchData : VitalGlitchDataType;
     variable  APUFCMDECUDI0_GlitchData : VitalGlitchDataType;
     variable  APUFCMDECUDI1_GlitchData : VitalGlitchDataType;
     variable  APUFCMDECUDI2_GlitchData : VitalGlitchDataType;
     variable  APUFCMDECUDIVALID_GlitchData : VitalGlitchDataType;
     variable  APUFCMENDIAN_GlitchData : VitalGlitchDataType;
     variable  APUFCMFLUSH_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION0_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION1_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION2_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION3_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION4_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION5_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION6_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION7_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION8_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION9_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION10_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION11_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION12_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION13_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION14_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION15_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION16_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION17_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION18_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION19_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION20_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION21_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION22_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION23_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION24_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION25_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION26_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION27_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION28_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION29_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION30_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRUCTION31_GlitchData : VitalGlitchDataType;
     variable  APUFCMINSTRVALID_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADBYTEEN0_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADBYTEEN1_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADBYTEEN2_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADBYTEEN3_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA0_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA1_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA2_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA3_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA4_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA5_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA6_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA7_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA8_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA9_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA10_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA11_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA12_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA13_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA14_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA15_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA16_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA17_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA18_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA19_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA20_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA21_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA22_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA23_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA24_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA25_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA26_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA27_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA28_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA29_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA30_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDATA31_GlitchData : VitalGlitchDataType;
     variable  APUFCMLOADDVALID_GlitchData : VitalGlitchDataType;
     variable  APUFCMOPERANDVALID_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA0_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA1_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA2_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA3_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA4_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA5_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA6_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA7_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA8_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA9_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA10_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA11_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA12_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA13_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA14_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA15_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA16_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA17_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA18_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA19_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA20_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA21_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA22_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA23_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA24_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA25_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA26_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA27_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA28_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA29_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA30_GlitchData : VitalGlitchDataType;
     variable  APUFCMRADATA31_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA0_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA1_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA2_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA3_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA4_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA5_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA6_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA7_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA8_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA9_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA10_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA11_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA12_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA13_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA14_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA15_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA16_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA17_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA18_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA19_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA20_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA21_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA22_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA23_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA24_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA25_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA26_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA27_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA28_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA29_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA30_GlitchData : VitalGlitchDataType;
     variable  APUFCMRBDATA31_GlitchData : VitalGlitchDataType;
     variable  APUFCMWRITEBACKOK_GlitchData : VitalGlitchDataType;
     variable  APUFCMXERCA_GlitchData : VitalGlitchDataType;
     variable  C405CPMCORESLEEPREQ_GlitchData : VitalGlitchDataType;
     variable  C405CPMMSRCE_GlitchData : VitalGlitchDataType;
     variable  C405CPMMSREE_GlitchData : VitalGlitchDataType;
     variable  C405CPMTIMERIRQ_GlitchData : VitalGlitchDataType;
     variable  C405CPMTIMERRESETREQ_GlitchData : VitalGlitchDataType;
     variable  C405DBGLOADDATAONAPUDBUS_GlitchData : VitalGlitchDataType;
     variable  C405DBGMSRWE_GlitchData : VitalGlitchDataType;
     variable  C405DBGSTOPACK_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBCOMPLETE_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBFULL_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR0_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR1_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR2_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR3_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR4_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR5_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR6_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR7_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR8_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR9_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR10_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR11_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR12_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR13_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR14_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR15_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR16_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR17_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR18_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR19_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR20_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR21_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR22_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR23_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR24_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR25_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR26_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR27_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR28_GlitchData : VitalGlitchDataType;
     variable  C405DBGWBIAR29_GlitchData : VitalGlitchDataType;
     variable  C405JTGCAPTUREDR_GlitchData : VitalGlitchDataType;
     variable  C405JTGEXTEST_GlitchData : VitalGlitchDataType;
     variable  C405JTGPGMOUT_GlitchData : VitalGlitchDataType;
     variable  C405JTGSHIFTDR_GlitchData : VitalGlitchDataType;
     variable  C405JTGTDO_GlitchData : VitalGlitchDataType;
     variable  C405JTGTDOEN_GlitchData : VitalGlitchDataType;
     variable  C405JTGUPDATEDR_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABORT_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS0_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS1_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS2_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS3_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS4_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS5_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS6_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS7_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS8_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS9_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS10_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS11_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS12_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS13_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS14_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS15_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS16_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS17_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS18_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS19_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS20_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS21_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS22_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS23_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS24_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS25_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS26_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS27_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS28_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS29_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS30_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUABUS31_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE0_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE1_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE2_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE3_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE4_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE5_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE6_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUBE7_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUCACHEABLE_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUGUARDED_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUPRIORITY0_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUPRIORITY1_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUREQUEST_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCURNW_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUSIZE2_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUU0ATTR_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS0_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS1_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS2_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS3_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS4_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS5_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS6_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS7_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS8_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS9_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS10_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS11_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS12_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS13_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS14_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS15_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS16_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS17_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS18_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS19_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS20_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS21_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS22_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS23_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS24_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS25_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS26_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS27_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS28_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS29_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS30_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS31_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS32_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS33_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS34_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS35_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS36_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS37_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS38_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS39_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS40_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS41_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS42_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS43_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS44_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS45_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS46_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS47_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS48_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS49_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS50_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS51_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS52_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS53_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS54_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS55_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS56_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS57_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS58_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS59_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS60_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS61_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS62_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRDBUS63_GlitchData : VitalGlitchDataType;
     variable  C405PLBDCUWRITETHRU_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABORT_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS0_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS1_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS2_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS3_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS4_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS5_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS6_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS7_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS8_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS9_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS10_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS11_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS12_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS13_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS14_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS15_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS16_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS17_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS18_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS19_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS20_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS21_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS22_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS23_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS24_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS25_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS26_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS27_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS28_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUABUS29_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUCACHEABLE_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUPRIORITY0_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUPRIORITY1_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUREQUEST_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUSIZE2_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUSIZE3_GlitchData : VitalGlitchDataType;
     variable  C405PLBICUU0ATTR_GlitchData : VitalGlitchDataType;
     variable  C405RSTCHIPRESETREQ_GlitchData : VitalGlitchDataType;
     variable  C405RSTCORERESETREQ_GlitchData : VitalGlitchDataType;
     variable  C405RSTSYSRESETREQ_GlitchData : VitalGlitchDataType;
     variable  C405TRCCYCLE_GlitchData : VitalGlitchDataType;
     variable  C405TRCEVENEXECUTIONSTATUS0_GlitchData : VitalGlitchDataType;
     variable  C405TRCEVENEXECUTIONSTATUS1_GlitchData : VitalGlitchDataType;
     variable  C405TRCODDEXECUTIONSTATUS0_GlitchData : VitalGlitchDataType;
     variable  C405TRCODDEXECUTIONSTATUS1_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRACESTATUS0_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRACESTATUS1_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRACESTATUS2_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRACESTATUS3_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTOUT_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE0_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE1_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE2_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE3_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE4_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE5_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE6_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE7_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE8_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE9_GlitchData : VitalGlitchDataType;
     variable  C405TRCTRIGGEREVENTTYPE10_GlitchData : VitalGlitchDataType;
     variable  C405XXXMACHINECHECK_GlitchData : VitalGlitchDataType;
     variable  DCREMACENABLER_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS8_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS9_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS10_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS11_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS12_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS13_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS14_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS15_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS16_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS17_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS18_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS19_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS20_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS21_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS22_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS23_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS24_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS25_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS26_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS27_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS28_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMABUS29_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMBYTEWRITE0_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMBYTEWRITE1_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMBYTEWRITE2_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMBYTEWRITE3_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMEN_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS0_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS1_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS2_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS3_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS4_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS5_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS6_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS7_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS8_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS9_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS10_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS11_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS12_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS13_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS14_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS15_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS16_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS17_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS18_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS19_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS20_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS21_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS22_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS23_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS24_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS25_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS26_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS27_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS28_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS29_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS30_GlitchData : VitalGlitchDataType;
     variable  DSOCMBRAMWRDBUS31_GlitchData : VitalGlitchDataType;
     variable  DSOCMBUSY_GlitchData : VitalGlitchDataType;
     variable  DSOCMRDADDRVALID_GlitchData : VitalGlitchDataType;
     variable  DSOCMWRADDRVALID_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS0_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS1_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS2_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS3_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS4_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS5_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS6_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS7_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS8_GlitchData : VitalGlitchDataType;
     variable  EXTDCRABUS9_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT0_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT1_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT2_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT3_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT4_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT5_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT6_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT7_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT8_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT9_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT10_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT11_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT12_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT13_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT14_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT15_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT16_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT17_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT18_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT19_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT20_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT21_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT22_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT23_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT24_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT25_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT26_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT27_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT28_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT29_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT30_GlitchData : VitalGlitchDataType;
     variable  EXTDCRDBUSOUT31_GlitchData : VitalGlitchDataType;
     variable  EXTDCRREAD_GlitchData : VitalGlitchDataType;
     variable  EXTDCRWRITE_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMEN_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMEVENWRITEEN_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMODDWRITEEN_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS8_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS9_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS10_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS11_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS12_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS13_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS14_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS15_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS16_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS17_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS18_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS19_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS20_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS21_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS22_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS23_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS24_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS25_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS26_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS27_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMRDABUS28_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS8_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS9_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS10_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS11_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS12_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS13_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS14_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS15_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS16_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS17_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS18_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS19_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS20_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS21_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS22_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS23_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS24_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS25_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS26_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS27_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRABUS28_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS0_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS1_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS2_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS3_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS4_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS5_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS6_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS7_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS8_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS9_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS10_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS11_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS12_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS13_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS14_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS15_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS16_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS17_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS18_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS19_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS20_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS21_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS22_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS23_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS24_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS25_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS26_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS27_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS28_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS29_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS30_GlitchData : VitalGlitchDataType;
     variable  ISOCMBRAMWRDBUS31_GlitchData : VitalGlitchDataType;
     variable  ISOCMDCRBRAMEVENEN_GlitchData : VitalGlitchDataType;
     variable  ISOCMDCRBRAMODDEN_GlitchData : VitalGlitchDataType;
     variable  ISOCMDCRBRAMRDSELECT_GlitchData : VitalGlitchDataType;
     variable  DCREMACWRITE_GlitchData : VitalGlitchDataType;
     variable  DCREMACREAD_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS0_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS1_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS2_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS3_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS4_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS5_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS6_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS7_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS8_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS9_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS10_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS11_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS12_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS13_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS14_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS15_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS16_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS17_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS18_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS19_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS20_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS21_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS22_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS23_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS24_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS25_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS26_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS27_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS28_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS29_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS30_GlitchData : VitalGlitchDataType;
     variable  DCREMACDBUS31_GlitchData : VitalGlitchDataType;
     variable  DCREMACABUS8_GlitchData : VitalGlitchDataType;
     variable  DCREMACABUS9_GlitchData : VitalGlitchDataType;
     variable  DCREMACCLK_GlitchData : VitalGlitchDataType;

begin

--  Setup/Hold Check Violations (all input pins)

     if (TimingChecksOn) then
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS0_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS0_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(0),
         TestSignalName => "BRAMDSOCMRDDBUS(0)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(0),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(0),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(0),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS1_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS1_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(1),
         TestSignalName => "BRAMDSOCMRDDBUS(1)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(1),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(1),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(1),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS2_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS2_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(2),
         TestSignalName => "BRAMDSOCMRDDBUS(2)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(2),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(2),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(2),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS3_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS3_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(3),
         TestSignalName => "BRAMDSOCMRDDBUS(3)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(3),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(3),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(3),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(3),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS4_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS4_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(4),
         TestSignalName => "BRAMDSOCMRDDBUS(4)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(4),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(4),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(4),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(4),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS5_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS5_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(5),
         TestSignalName => "BRAMDSOCMRDDBUS(5)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(5),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(5),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(5),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(5),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS6_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS6_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(6),
         TestSignalName => "BRAMDSOCMRDDBUS(6)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(6),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(6),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(6),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(6),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS7_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS7_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(7),
         TestSignalName => "BRAMDSOCMRDDBUS(7)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(7),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(7),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(7),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(7),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS8_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS8_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(8),
         TestSignalName => "BRAMDSOCMRDDBUS(8)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(8),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(8),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(8),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(8),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS9_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS9_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(9),
         TestSignalName => "BRAMDSOCMRDDBUS(9)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(9),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(9),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(9),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(9),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS10_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS10_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(10),
         TestSignalName => "BRAMDSOCMRDDBUS(10)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(10),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(10),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(10),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(10),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS11_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS11_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(11),
         TestSignalName => "BRAMDSOCMRDDBUS(11)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(11),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(11),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(11),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(11),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS12_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS12_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(12),
         TestSignalName => "BRAMDSOCMRDDBUS(12)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(12),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(12),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(12),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(12),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS13_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS13_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(13),
         TestSignalName => "BRAMDSOCMRDDBUS(13)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(13),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(13),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(13),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(13),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS14_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS14_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(14),
         TestSignalName => "BRAMDSOCMRDDBUS(14)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(14),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(14),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(14),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(14),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS15_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS15_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(15),
         TestSignalName => "BRAMDSOCMRDDBUS(15)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(15),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(15),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(15),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(15),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS16_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS16_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(16),
         TestSignalName => "BRAMDSOCMRDDBUS(16)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(16),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(16),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(16),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(16),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS17_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS17_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(17),
         TestSignalName => "BRAMDSOCMRDDBUS(17)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(17),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(17),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(17),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(17),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS18_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS18_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(18),
         TestSignalName => "BRAMDSOCMRDDBUS(18)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(18),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(18),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(18),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(18),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS19_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS19_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(19),
         TestSignalName => "BRAMDSOCMRDDBUS(19)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(19),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(19),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(19),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(19),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS20_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS20_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(20),
         TestSignalName => "BRAMDSOCMRDDBUS(20)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(20),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(20),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(20),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(20),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS21_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS21_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(21),
         TestSignalName => "BRAMDSOCMRDDBUS(21)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(21),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(21),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(21),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(21),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS22_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS22_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(22),
         TestSignalName => "BRAMDSOCMRDDBUS(22)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(22),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(22),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(22),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(22),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS23_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS23_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(23),
         TestSignalName => "BRAMDSOCMRDDBUS(23)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(23),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(23),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(23),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(23),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS24_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS24_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(24),
         TestSignalName => "BRAMDSOCMRDDBUS(24)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(24),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(24),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(24),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(24),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS25_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS25_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(25),
         TestSignalName => "BRAMDSOCMRDDBUS(25)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(25),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(25),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(25),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(25),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS26_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS26_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(26),
         TestSignalName => "BRAMDSOCMRDDBUS(26)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(26),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(26),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(26),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(26),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS27_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS27_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(27),
         TestSignalName => "BRAMDSOCMRDDBUS(27)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(27),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(27),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(27),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(27),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS28_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS28_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(28),
         TestSignalName => "BRAMDSOCMRDDBUS(28)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(28),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(28),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(28),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(28),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS29_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS29_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(29),
         TestSignalName => "BRAMDSOCMRDDBUS(29)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(29),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(29),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(29),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(29),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS30_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS30_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(30),
         TestSignalName => "BRAMDSOCMRDDBUS(30)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(30),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(30),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(30),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(30),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMDSOCMRDDBUS31_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_BRAMDSOCMRDDBUS31_BRAMDSOCMCLK_posedge,
         TestSignal     => BRAMDSOCMRDDBUS_dly(31),
         TestSignalName => "BRAMDSOCMRDDBUS(31)",
         TestDelay      => tisd_BRAMDSOCMRDDBUS(31),
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => ticd_BRAMDSOCMCLK,
         SetupHigh      => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(31),
         SetupLow       => tsetup_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(31),
         HoldLow        => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_posedge_posedge(31),
         HoldHigh       => thold_BRAMDSOCMRDDBUS_BRAMDSOCMCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS0_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS0_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(0),
         TestSignalName => "BRAMISOCMDCRRDDBUS(0)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(0),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(0),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(0),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS1_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS1_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(1),
         TestSignalName => "BRAMISOCMDCRRDDBUS(1)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(1),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(1),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(1),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS2_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS2_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(2),
         TestSignalName => "BRAMISOCMDCRRDDBUS(2)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(2),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(2),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(2),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS3_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS3_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(3),
         TestSignalName => "BRAMISOCMDCRRDDBUS(3)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(3),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(3),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(3),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(3),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS4_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS4_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(4),
         TestSignalName => "BRAMISOCMDCRRDDBUS(4)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(4),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(4),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(4),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(4),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS5_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS5_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(5),
         TestSignalName => "BRAMISOCMDCRRDDBUS(5)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(5),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(5),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(5),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(5),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS6_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS6_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(6),
         TestSignalName => "BRAMISOCMDCRRDDBUS(6)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(6),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(6),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(6),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(6),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS7_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS7_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(7),
         TestSignalName => "BRAMISOCMDCRRDDBUS(7)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(7),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(7),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(7),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(7),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS8_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS8_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(8),
         TestSignalName => "BRAMISOCMDCRRDDBUS(8)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(8),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(8),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(8),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(8),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS9_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS9_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(9),
         TestSignalName => "BRAMISOCMDCRRDDBUS(9)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(9),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(9),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(9),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(9),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS10_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS10_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(10),
         TestSignalName => "BRAMISOCMDCRRDDBUS(10)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(10),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(10),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(10),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(10),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS11_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS11_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(11),
         TestSignalName => "BRAMISOCMDCRRDDBUS(11)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(11),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(11),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(11),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(11),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS12_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS12_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(12),
         TestSignalName => "BRAMISOCMDCRRDDBUS(12)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(12),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(12),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(12),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(12),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS13_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS13_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(13),
         TestSignalName => "BRAMISOCMDCRRDDBUS(13)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(13),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(13),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(13),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(13),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS14_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS14_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(14),
         TestSignalName => "BRAMISOCMDCRRDDBUS(14)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(14),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(14),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(14),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(14),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS15_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS15_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(15),
         TestSignalName => "BRAMISOCMDCRRDDBUS(15)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(15),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(15),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(15),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(15),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS16_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS16_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(16),
         TestSignalName => "BRAMISOCMDCRRDDBUS(16)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(16),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(16),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(16),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(16),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS17_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS17_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(17),
         TestSignalName => "BRAMISOCMDCRRDDBUS(17)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(17),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(17),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(17),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(17),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS18_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS18_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(18),
         TestSignalName => "BRAMISOCMDCRRDDBUS(18)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(18),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(18),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(18),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(18),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS19_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS19_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(19),
         TestSignalName => "BRAMISOCMDCRRDDBUS(19)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(19),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(19),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(19),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(19),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS20_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS20_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(20),
         TestSignalName => "BRAMISOCMDCRRDDBUS(20)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(20),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(20),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(20),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(20),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS21_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS21_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(21),
         TestSignalName => "BRAMISOCMDCRRDDBUS(21)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(21),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(21),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(21),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(21),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS22_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS22_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(22),
         TestSignalName => "BRAMISOCMDCRRDDBUS(22)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(22),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(22),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(22),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(22),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS23_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS23_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(23),
         TestSignalName => "BRAMISOCMDCRRDDBUS(23)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(23),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(23),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(23),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(23),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS24_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS24_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(24),
         TestSignalName => "BRAMISOCMDCRRDDBUS(24)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(24),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(24),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(24),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(24),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS25_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS25_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(25),
         TestSignalName => "BRAMISOCMDCRRDDBUS(25)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(25),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(25),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(25),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(25),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS26_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS26_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(26),
         TestSignalName => "BRAMISOCMDCRRDDBUS(26)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(26),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(26),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(26),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(26),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS27_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS27_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(27),
         TestSignalName => "BRAMISOCMDCRRDDBUS(27)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(27),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(27),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(27),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(27),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS28_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS28_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(28),
         TestSignalName => "BRAMISOCMDCRRDDBUS(28)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(28),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(28),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(28),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(28),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS29_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS29_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(29),
         TestSignalName => "BRAMISOCMDCRRDDBUS(29)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(29),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(29),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(29),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(29),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS30_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS30_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(30),
         TestSignalName => "BRAMISOCMDCRRDDBUS(30)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(30),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(30),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(30),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(30),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMDCRRDDBUS31_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMDCRRDDBUS31_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMDCRRDDBUS_dly(31),
         TestSignalName => "BRAMISOCMDCRRDDBUS(31)",
         TestDelay      => tisd_BRAMISOCMDCRRDDBUS(31),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(31),
         SetupLow       => tsetup_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(31),
         HoldLow        => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_posedge_posedge(31),
         HoldHigh       => thold_BRAMISOCMDCRRDDBUS_BRAMISOCMCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS0_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS0_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(0),
         TestSignalName => "BRAMISOCMRDDBUS(0)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(0),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(0),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(0),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS1_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS1_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(1),
         TestSignalName => "BRAMISOCMRDDBUS(1)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(1),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(1),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(1),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS2_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS2_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(2),
         TestSignalName => "BRAMISOCMRDDBUS(2)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(2),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(2),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(2),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS3_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS3_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(3),
         TestSignalName => "BRAMISOCMRDDBUS(3)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(3),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(3),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(3),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(3),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS4_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS4_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(4),
         TestSignalName => "BRAMISOCMRDDBUS(4)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(4),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(4),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(4),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(4),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS5_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS5_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(5),
         TestSignalName => "BRAMISOCMRDDBUS(5)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(5),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(5),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(5),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(5),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS6_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS6_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(6),
         TestSignalName => "BRAMISOCMRDDBUS(6)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(6),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(6),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(6),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(6),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS7_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS7_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(7),
         TestSignalName => "BRAMISOCMRDDBUS(7)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(7),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(7),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(7),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(7),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS8_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS8_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(8),
         TestSignalName => "BRAMISOCMRDDBUS(8)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(8),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(8),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(8),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(8),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS9_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS9_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(9),
         TestSignalName => "BRAMISOCMRDDBUS(9)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(9),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(9),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(9),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(9),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS10_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS10_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(10),
         TestSignalName => "BRAMISOCMRDDBUS(10)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(10),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(10),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(10),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(10),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS11_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS11_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(11),
         TestSignalName => "BRAMISOCMRDDBUS(11)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(11),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(11),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(11),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(11),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS12_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS12_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(12),
         TestSignalName => "BRAMISOCMRDDBUS(12)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(12),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(12),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(12),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(12),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS13_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS13_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(13),
         TestSignalName => "BRAMISOCMRDDBUS(13)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(13),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(13),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(13),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(13),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS14_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS14_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(14),
         TestSignalName => "BRAMISOCMRDDBUS(14)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(14),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(14),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(14),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(14),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS15_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS15_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(15),
         TestSignalName => "BRAMISOCMRDDBUS(15)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(15),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(15),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(15),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(15),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS16_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS16_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(16),
         TestSignalName => "BRAMISOCMRDDBUS(16)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(16),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(16),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(16),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(16),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS17_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS17_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(17),
         TestSignalName => "BRAMISOCMRDDBUS(17)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(17),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(17),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(17),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(17),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS18_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS18_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(18),
         TestSignalName => "BRAMISOCMRDDBUS(18)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(18),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(18),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(18),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(18),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS19_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS19_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(19),
         TestSignalName => "BRAMISOCMRDDBUS(19)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(19),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(19),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(19),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(19),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS20_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS20_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(20),
         TestSignalName => "BRAMISOCMRDDBUS(20)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(20),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(20),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(20),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(20),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS21_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS21_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(21),
         TestSignalName => "BRAMISOCMRDDBUS(21)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(21),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(21),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(21),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(21),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS22_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS22_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(22),
         TestSignalName => "BRAMISOCMRDDBUS(22)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(22),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(22),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(22),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(22),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS23_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS23_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(23),
         TestSignalName => "BRAMISOCMRDDBUS(23)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(23),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(23),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(23),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(23),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS24_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS24_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(24),
         TestSignalName => "BRAMISOCMRDDBUS(24)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(24),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(24),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(24),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(24),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS25_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS25_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(25),
         TestSignalName => "BRAMISOCMRDDBUS(25)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(25),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(25),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(25),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(25),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS26_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS26_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(26),
         TestSignalName => "BRAMISOCMRDDBUS(26)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(26),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(26),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(26),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(26),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS27_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS27_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(27),
         TestSignalName => "BRAMISOCMRDDBUS(27)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(27),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(27),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(27),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(27),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS28_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS28_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(28),
         TestSignalName => "BRAMISOCMRDDBUS(28)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(28),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(28),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(28),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(28),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS29_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS29_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(29),
         TestSignalName => "BRAMISOCMRDDBUS(29)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(29),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(29),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(29),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(29),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS30_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS30_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(30),
         TestSignalName => "BRAMISOCMRDDBUS(30)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(30),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(30),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(30),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(30),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS31_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS31_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(31),
         TestSignalName => "BRAMISOCMRDDBUS(31)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(31),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(31),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(31),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(31),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS32_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS32_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(32),
         TestSignalName => "BRAMISOCMRDDBUS(32)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(32),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(32),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(32),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(32),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS33_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS33_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(33),
         TestSignalName => "BRAMISOCMRDDBUS(33)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(33),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(33),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(33),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(33),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS34_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS34_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(34),
         TestSignalName => "BRAMISOCMRDDBUS(34)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(34),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(34),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(34),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(34),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS35_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS35_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(35),
         TestSignalName => "BRAMISOCMRDDBUS(35)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(35),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(35),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(35),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(35),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS36_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS36_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(36),
         TestSignalName => "BRAMISOCMRDDBUS(36)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(36),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(36),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(36),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(36),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS37_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS37_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(37),
         TestSignalName => "BRAMISOCMRDDBUS(37)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(37),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(37),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(37),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(37),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS38_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS38_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(38),
         TestSignalName => "BRAMISOCMRDDBUS(38)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(38),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(38),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(38),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(38),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS39_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS39_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(39),
         TestSignalName => "BRAMISOCMRDDBUS(39)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(39),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(39),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(39),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(39),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS40_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS40_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(40),
         TestSignalName => "BRAMISOCMRDDBUS(40)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(40),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(40),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(40),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(40),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS41_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS41_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(41),
         TestSignalName => "BRAMISOCMRDDBUS(41)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(41),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(41),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(41),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(41),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS42_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS42_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(42),
         TestSignalName => "BRAMISOCMRDDBUS(42)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(42),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(42),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(42),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(42),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS43_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS43_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(43),
         TestSignalName => "BRAMISOCMRDDBUS(43)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(43),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(43),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(43),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(43),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS44_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS44_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(44),
         TestSignalName => "BRAMISOCMRDDBUS(44)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(44),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(44),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(44),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(44),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS45_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS45_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(45),
         TestSignalName => "BRAMISOCMRDDBUS(45)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(45),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(45),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(45),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(45),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS46_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS46_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(46),
         TestSignalName => "BRAMISOCMRDDBUS(46)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(46),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(46),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(46),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(46),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS47_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS47_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(47),
         TestSignalName => "BRAMISOCMRDDBUS(47)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(47),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(47),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(47),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(47),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS48_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS48_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(48),
         TestSignalName => "BRAMISOCMRDDBUS(48)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(48),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(48),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(48),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(48),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS49_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS49_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(49),
         TestSignalName => "BRAMISOCMRDDBUS(49)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(49),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(49),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(49),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(49),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS50_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS50_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(50),
         TestSignalName => "BRAMISOCMRDDBUS(50)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(50),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(50),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(50),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(50),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS51_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS51_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(51),
         TestSignalName => "BRAMISOCMRDDBUS(51)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(51),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(51),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(51),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(51),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS52_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS52_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(52),
         TestSignalName => "BRAMISOCMRDDBUS(52)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(52),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(52),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(52),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(52),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS53_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS53_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(53),
         TestSignalName => "BRAMISOCMRDDBUS(53)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(53),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(53),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(53),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(53),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS54_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS54_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(54),
         TestSignalName => "BRAMISOCMRDDBUS(54)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(54),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(54),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(54),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(54),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS55_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS55_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(55),
         TestSignalName => "BRAMISOCMRDDBUS(55)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(55),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(55),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(55),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(55),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS56_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS56_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(56),
         TestSignalName => "BRAMISOCMRDDBUS(56)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(56),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(56),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(56),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(56),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS57_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS57_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(57),
         TestSignalName => "BRAMISOCMRDDBUS(57)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(57),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(57),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(57),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(57),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS58_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS58_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(58),
         TestSignalName => "BRAMISOCMRDDBUS(58)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(58),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(58),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(58),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(58),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS59_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS59_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(59),
         TestSignalName => "BRAMISOCMRDDBUS(59)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(59),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(59),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(59),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(59),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS60_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS60_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(60),
         TestSignalName => "BRAMISOCMRDDBUS(60)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(60),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(60),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(60),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(60),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS61_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS61_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(61),
         TestSignalName => "BRAMISOCMRDDBUS(61)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(61),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(61),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(61),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(61),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS62_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS62_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(62),
         TestSignalName => "BRAMISOCMRDDBUS(62)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(62),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(62),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(62),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(62),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_BRAMISOCMRDDBUS63_BRAMISOCMCLK_posedge,
         TimingData     => Tmkr_BRAMISOCMRDDBUS63_BRAMISOCMCLK_posedge,
         TestSignal     => BRAMISOCMRDDBUS_dly(63),
         TestSignalName => "BRAMISOCMRDDBUS(63)",
         TestDelay      => tisd_BRAMISOCMRDDBUS(63),
         RefSignal      => BRAMISOCMCLK_dly,
         RefSignalName  => "BRAMISOCMCLK",
         RefDelay       => ticd_BRAMISOCMCLK,
         SetupHigh      => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(63),
         SetupLow       => tsetup_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(63),
         HoldLow        => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_posedge_posedge(63),
         HoldHigh       => thold_BRAMISOCMRDDBUS_BRAMISOCMCLK_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge,
         TestSignal     => CPMC405CORECLKINACTIVE,
         TestSignalName => "CPMC405CORECLKINACTIVE",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_CPMC405CORECLKINACTIVE_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CPMC405CPUCLKEN_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_CPMC405CPUCLKEN_CPMC405CLOCK_posedge,
         TestSignal     => CPMC405CPUCLKEN,
         TestSignalName => "CPMC405CPUCLKEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_CPMC405CPUCLKEN_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_CPMC405CPUCLKEN_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge,
         TestSignal     => CPMC405JTAGCLKEN,
         TestSignalName => "CPMC405JTAGCLKEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_CPMC405JTAGCLKEN_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_CPMC405JTAGCLKEN_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge,
         TestSignal     => CPMC405TIMERCLKEN,
         TestSignalName => "CPMC405TIMERCLKEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_CPMC405TIMERCLKEN_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_CPMC405TIMERCLKEN_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_CPMC405TIMERTICK_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_CPMC405TIMERTICK_CPMC405CLOCK_posedge,
         TestSignal     => CPMC405TIMERTICK,
         TestSignalName => "CPMC405TIMERTICK",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_CPMC405TIMERTICK_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_CPMC405TIMERTICK_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DBGC405DEBUGHALT_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_DBGC405DEBUGHALT_CPMC405CLOCK_posedge,
         TestSignal     => DBGC405DEBUGHALT,
         TestSignalName => "DBGC405DEBUGHALT",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_DBGC405DEBUGHALT_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_DBGC405DEBUGHALT_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge,
         TestSignal     => DBGC405EXTBUSHOLDACK,
         TestSignalName => "DBGC405EXTBUSHOLDACK",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_DBGC405EXTBUSHOLDACK_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge,
         TestSignal     => DBGC405UNCONDDEBUGEVENT,
         TestSignalName => "DBGC405UNCONDDEBUGEVENT",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_DBGC405UNCONDDEBUGEVENT_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge,
         TimingData     => Tmkr_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge,
         TestSignal     => DSOCMRWCOMPLETE,
         TestSignalName => "DSOCMRWCOMPLETE",
         TestDelay      => 0 ns,
         RefSignal      => BRAMDSOCMCLK_dly,
         RefSignalName  => "BRAMDSOCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge,
         SetupLow       => tsetup_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge,
         HoldLow        => thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_posedge_posedge,
         HoldHigh       => thold_DSOCMRWCOMPLETE_BRAMDSOCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge,
         TestSignal     => EICC405CRITINPUTIRQ,
         TestSignalName => "EICC405CRITINPUTIRQ",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_EICC405CRITINPUTIRQ_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge,
         TestSignal     => EICC405EXTINPUTIRQ,
         TestSignalName => "EICC405EXTINPUTIRQ",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_EICC405EXTINPUTIRQ_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRACK_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRACK_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRACK,
         TestSignalName => "EXTDCRACK",
         TestDelay      => 0 ns,
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_EXTDCRACK_CPMDCRCLK_posedge_posedge,
         SetupLow       => tsetup_EXTDCRACK_CPMDCRCLK_negedge_posedge,
         HoldLow        => thold_EXTDCRACK_CPMDCRCLK_posedge_posedge,
         HoldHigh       => thold_EXTDCRACK_CPMDCRCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN0_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN0_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(0),
         TestSignalName => "EXTDCRDBUSIN(0)",
         TestDelay      => tisd_EXTDCRDBUSIN(0),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(0),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(0),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(0),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN1_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN1_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(1),
         TestSignalName => "EXTDCRDBUSIN(1)",
         TestDelay      => tisd_EXTDCRDBUSIN(1),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(1),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(1),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(1),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN2_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN2_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(2),
         TestSignalName => "EXTDCRDBUSIN(2)",
         TestDelay      => tisd_EXTDCRDBUSIN(2),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(2),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(2),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(2),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN3_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN3_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(3),
         TestSignalName => "EXTDCRDBUSIN(3)",
         TestDelay      => tisd_EXTDCRDBUSIN(3),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(3),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(3),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(3),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN4_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN4_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(4),
         TestSignalName => "EXTDCRDBUSIN(4)",
         TestDelay      => tisd_EXTDCRDBUSIN(4),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(4),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(4),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(4),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN5_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN5_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(5),
         TestSignalName => "EXTDCRDBUSIN(5)",
         TestDelay      => tisd_EXTDCRDBUSIN(5),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(5),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(5),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(5),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN6_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN6_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(6),
         TestSignalName => "EXTDCRDBUSIN(6)",
         TestDelay      => tisd_EXTDCRDBUSIN(6),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(6),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(6),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(6),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN7_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN7_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(7),
         TestSignalName => "EXTDCRDBUSIN(7)",
         TestDelay      => tisd_EXTDCRDBUSIN(7),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(7),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(7),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(7),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN8_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN8_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(8),
         TestSignalName => "EXTDCRDBUSIN(8)",
         TestDelay      => tisd_EXTDCRDBUSIN(8),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(8),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(8),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(8),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN9_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN9_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(9),
         TestSignalName => "EXTDCRDBUSIN(9)",
         TestDelay      => tisd_EXTDCRDBUSIN(9),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(9),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(9),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(9),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN10_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN10_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(10),
         TestSignalName => "EXTDCRDBUSIN(10)",
         TestDelay      => tisd_EXTDCRDBUSIN(10),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(10),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(10),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(10),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN11_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN11_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(11),
         TestSignalName => "EXTDCRDBUSIN(11)",
         TestDelay      => tisd_EXTDCRDBUSIN(11),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(11),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(11),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(11),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN12_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN12_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(12),
         TestSignalName => "EXTDCRDBUSIN(12)",
         TestDelay      => tisd_EXTDCRDBUSIN(12),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(12),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(12),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(12),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN13_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN13_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(13),
         TestSignalName => "EXTDCRDBUSIN(13)",
         TestDelay      => tisd_EXTDCRDBUSIN(13),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(13),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(13),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(13),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN14_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN14_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(14),
         TestSignalName => "EXTDCRDBUSIN(14)",
         TestDelay      => tisd_EXTDCRDBUSIN(14),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(14),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(14),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(14),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN15_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN15_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(15),
         TestSignalName => "EXTDCRDBUSIN(15)",
         TestDelay      => tisd_EXTDCRDBUSIN(15),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(15),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(15),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(15),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN16_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN16_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(16),
         TestSignalName => "EXTDCRDBUSIN(16)",
         TestDelay      => tisd_EXTDCRDBUSIN(16),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(16),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(16),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(16),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN17_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN17_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(17),
         TestSignalName => "EXTDCRDBUSIN(17)",
         TestDelay      => tisd_EXTDCRDBUSIN(17),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(17),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(17),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(17),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN18_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN18_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(18),
         TestSignalName => "EXTDCRDBUSIN(18)",
         TestDelay      => tisd_EXTDCRDBUSIN(18),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(18),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(18),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(18),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN19_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN19_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(19),
         TestSignalName => "EXTDCRDBUSIN(19)",
         TestDelay      => tisd_EXTDCRDBUSIN(19),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(19),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(19),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(19),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN20_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN20_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(20),
         TestSignalName => "EXTDCRDBUSIN(20)",
         TestDelay      => tisd_EXTDCRDBUSIN(20),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(20),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(20),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(20),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN21_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN21_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(21),
         TestSignalName => "EXTDCRDBUSIN(21)",
         TestDelay      => tisd_EXTDCRDBUSIN(21),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(21),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(21),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(21),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN22_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN22_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(22),
         TestSignalName => "EXTDCRDBUSIN(22)",
         TestDelay      => tisd_EXTDCRDBUSIN(22),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(22),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(22),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(22),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN23_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN23_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(23),
         TestSignalName => "EXTDCRDBUSIN(23)",
         TestDelay      => tisd_EXTDCRDBUSIN(23),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(23),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(23),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(23),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN24_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN24_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(24),
         TestSignalName => "EXTDCRDBUSIN(24)",
         TestDelay      => tisd_EXTDCRDBUSIN(24),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(24),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(24),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(24),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN25_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN25_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(25),
         TestSignalName => "EXTDCRDBUSIN(25)",
         TestDelay      => tisd_EXTDCRDBUSIN(25),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(25),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(25),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(25),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN26_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN26_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(26),
         TestSignalName => "EXTDCRDBUSIN(26)",
         TestDelay      => tisd_EXTDCRDBUSIN(26),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(26),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(26),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(26),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN27_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN27_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(27),
         TestSignalName => "EXTDCRDBUSIN(27)",
         TestDelay      => tisd_EXTDCRDBUSIN(27),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(27),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(27),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(27),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN28_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN28_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(28),
         TestSignalName => "EXTDCRDBUSIN(28)",
         TestDelay      => tisd_EXTDCRDBUSIN(28),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(28),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(28),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(28),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN29_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN29_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(29),
         TestSignalName => "EXTDCRDBUSIN(29)",
         TestDelay      => tisd_EXTDCRDBUSIN(29),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(29),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(29),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(29),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN30_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN30_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(30),
         TestSignalName => "EXTDCRDBUSIN(30)",
         TestDelay      => tisd_EXTDCRDBUSIN(30),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(30),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(30),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(30),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_EXTDCRDBUSIN31_CPMDCRCLK_posedge,
         TimingData     => Tmkr_EXTDCRDBUSIN31_CPMDCRCLK_posedge,
         TestSignal     => EXTDCRDBUSIN_dly(31),
         TestSignalName => "EXTDCRDBUSIN(31)",
         TestDelay      => tisd_EXTDCRDBUSIN(31),
         RefSignal      => CPMDCRCLK_dly,
         RefSignalName  => "CPMDCRCLK",
         RefDelay       => ticd_CPMDCRCLK,
         SetupHigh      => tsetup_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(31),
         SetupLow       => tsetup_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(31),
         HoldLow        => thold_EXTDCRDBUSIN_CPMDCRCLK_posedge_posedge(31),
         HoldHigh       => thold_EXTDCRDBUSIN_CPMDCRCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUCR0_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUCR0_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUCR_dly(0),
         TestSignalName => "FCMAPUCR(0)",
         TestDelay      => tisd_FCMAPUCR(0),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge(0),
         HoldLow        => thold_FCMAPUCR_CPMFCMCLK_posedge_posedge(0),
         HoldHigh       => thold_FCMAPUCR_CPMFCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUCR1_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUCR1_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUCR_dly(1),
         TestSignalName => "FCMAPUCR(1)",
         TestDelay      => tisd_FCMAPUCR(1),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge(1),
         HoldLow        => thold_FCMAPUCR_CPMFCMCLK_posedge_posedge(1),
         HoldHigh       => thold_FCMAPUCR_CPMFCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUCR2_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUCR2_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUCR_dly(2),
         TestSignalName => "FCMAPUCR(2)",
         TestDelay      => tisd_FCMAPUCR(2),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge(2),
         HoldLow        => thold_FCMAPUCR_CPMFCMCLK_posedge_posedge(2),
         HoldHigh       => thold_FCMAPUCR_CPMFCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUCR3_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUCR3_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUCR_dly(3),
         TestSignalName => "FCMAPUCR(3)",
         TestDelay      => tisd_FCMAPUCR(3),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUCR_CPMFCMCLK_posedge_posedge(3),
         SetupLow       => tsetup_FCMAPUCR_CPMFCMCLK_negedge_posedge(3),
         HoldLow        => thold_FCMAPUCR_CPMFCMCLK_posedge_posedge(3),
         HoldHigh       => thold_FCMAPUCR_CPMFCMCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDCREN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDCREN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDCREN,
         TestSignalName => "FCMAPUDCDCREN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDCREN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDCREN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDFORCEALIGN,
         TestSignalName => "FCMAPUDCDFORCEALIGN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDFORCEALIGN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDFORCEBESTEERING,
         TestSignalName => "FCMAPUDCDFORCEBESTEERING",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDFORCEBESTEERING_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDFPUOP_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDFPUOP_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDFPUOP,
         TestSignalName => "FCMAPUDCDFPUOP",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDFPUOP_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDFPUOP_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDGPRWRITE,
         TestSignalName => "FCMAPUDCDGPRWRITE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDGPRWRITE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLDSTBYTE,
         TestSignalName => "FCMAPUDCDLDSTBYTE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLDSTBYTE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLDSTDW,
         TestSignalName => "FCMAPUDCDLDSTDW",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLDSTDW_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLDSTDW_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLDSTHW,
         TestSignalName => "FCMAPUDCDLDSTHW",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLDSTHW_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLDSTHW_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLDSTQW,
         TestSignalName => "FCMAPUDCDLDSTQW",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLDSTQW_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLDSTQW_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLDSTWD,
         TestSignalName => "FCMAPUDCDLDSTWD",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLDSTWD_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLDSTWD_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDLOAD_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDLOAD_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDLOAD,
         TestSignalName => "FCMAPUDCDLOAD",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDLOAD_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDLOAD_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDPRIVOP,
         TestSignalName => "FCMAPUDCDPRIVOP",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDPRIVOP_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDPRIVOP_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDRAEN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDRAEN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDRAEN,
         TestSignalName => "FCMAPUDCDRAEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDRAEN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDRAEN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDRBEN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDRBEN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDRBEN,
         TestSignalName => "FCMAPUDCDRBEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDRBEN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDRBEN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDSTORE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDSTORE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDSTORE,
         TestSignalName => "FCMAPUDCDSTORE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDSTORE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDSTORE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDTRAPBE,
         TestSignalName => "FCMAPUDCDTRAPBE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDTRAPBE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDTRAPBE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDTRAPLE,
         TestSignalName => "FCMAPUDCDTRAPLE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDTRAPLE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDTRAPLE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDUPDATE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDUPDATE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDUPDATE,
         TestSignalName => "FCMAPUDCDUPDATE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDUPDATE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDUPDATE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDXERCAEN,
         TestSignalName => "FCMAPUDCDXERCAEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDXERCAEN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDXERCAEN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDCDXEROVEN,
         TestSignalName => "FCMAPUDCDXEROVEN",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDCDXEROVEN_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDCDXEROVEN_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDECODEBUSY_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDECODEBUSY_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDECODEBUSY,
         TestSignalName => "FCMAPUDECODEBUSY",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDECODEBUSY_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDECODEBUSY_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUDONE_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUDONE_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUDONE,
         TestSignalName => "FCMAPUDONE",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUDONE_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUDONE_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUDONE_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUDONE_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXCEPTION_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXCEPTION_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXCEPTION,
         TestSignalName => "FCMAPUEXCEPTION",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUEXCEPTION_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUEXCEPTION_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXEBLOCKINGMCO,
         TestSignalName => "FCMAPUEXEBLOCKINGMCO",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUEXEBLOCKINGMCO_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXECRFIELD0_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXECRFIELD0_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXECRFIELD_dly(0),
         TestSignalName => "FCMAPUEXECRFIELD(0)",
         TestDelay      => tisd_FCMAPUEXECRFIELD(0),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(0),
         HoldLow        => thold_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(0),
         HoldHigh       => thold_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXECRFIELD1_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXECRFIELD1_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXECRFIELD_dly(1),
         TestSignalName => "FCMAPUEXECRFIELD(1)",
         TestDelay      => tisd_FCMAPUEXECRFIELD(1),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(1),
         HoldLow        => thold_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(1),
         HoldHigh       => thold_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXECRFIELD2_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXECRFIELD2_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXECRFIELD_dly(2),
         TestSignalName => "FCMAPUEXECRFIELD(2)",
         TestDelay      => tisd_FCMAPUEXECRFIELD(2),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(2),
         HoldLow        => thold_FCMAPUEXECRFIELD_CPMFCMCLK_posedge_posedge(2),
         HoldHigh       => thold_FCMAPUEXECRFIELD_CPMFCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUEXENONBLOCKINGMCO,
         TestSignalName => "FCMAPUEXENONBLOCKINGMCO",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUEXENONBLOCKINGMCO_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUINSTRACK_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUINSTRACK_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUINSTRACK,
         TestSignalName => "FCMAPUINSTRACK",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUINSTRACK_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUINSTRACK_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPULOADWAIT_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPULOADWAIT_CPMFCMCLK_posedge,
         TestSignal     => FCMAPULOADWAIT,
         TestSignalName => "FCMAPULOADWAIT",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPULOADWAIT_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPULOADWAIT_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT0_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT0_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(0),
         TestSignalName => "FCMAPURESULT(0)",
         TestDelay      => tisd_FCMAPURESULT(0),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(0),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(0),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(0),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT1_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT1_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(1),
         TestSignalName => "FCMAPURESULT(1)",
         TestDelay      => tisd_FCMAPURESULT(1),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(1),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(1),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(1),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT2_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT2_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(2),
         TestSignalName => "FCMAPURESULT(2)",
         TestDelay      => tisd_FCMAPURESULT(2),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(2),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(2),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(2),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT3_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT3_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(3),
         TestSignalName => "FCMAPURESULT(3)",
         TestDelay      => tisd_FCMAPURESULT(3),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(3),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(3),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(3),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT4_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT4_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(4),
         TestSignalName => "FCMAPURESULT(4)",
         TestDelay      => tisd_FCMAPURESULT(4),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(4),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(4),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(4),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT5_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT5_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(5),
         TestSignalName => "FCMAPURESULT(5)",
         TestDelay      => tisd_FCMAPURESULT(5),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(5),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(5),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(5),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT6_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT6_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(6),
         TestSignalName => "FCMAPURESULT(6)",
         TestDelay      => tisd_FCMAPURESULT(6),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(6),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(6),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(6),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT7_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT7_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(7),
         TestSignalName => "FCMAPURESULT(7)",
         TestDelay      => tisd_FCMAPURESULT(7),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(7),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(7),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(7),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT8_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT8_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(8),
         TestSignalName => "FCMAPURESULT(8)",
         TestDelay      => tisd_FCMAPURESULT(8),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(8),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(8),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(8),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT9_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT9_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(9),
         TestSignalName => "FCMAPURESULT(9)",
         TestDelay      => tisd_FCMAPURESULT(9),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(9),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(9),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(9),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT10_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT10_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(10),
         TestSignalName => "FCMAPURESULT(10)",
         TestDelay      => tisd_FCMAPURESULT(10),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(10),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(10),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(10),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT11_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT11_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(11),
         TestSignalName => "FCMAPURESULT(11)",
         TestDelay      => tisd_FCMAPURESULT(11),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(11),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(11),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(11),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT12_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT12_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(12),
         TestSignalName => "FCMAPURESULT(12)",
         TestDelay      => tisd_FCMAPURESULT(12),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(12),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(12),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(12),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT13_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT13_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(13),
         TestSignalName => "FCMAPURESULT(13)",
         TestDelay      => tisd_FCMAPURESULT(13),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(13),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(13),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(13),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT14_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT14_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(14),
         TestSignalName => "FCMAPURESULT(14)",
         TestDelay      => tisd_FCMAPURESULT(14),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(14),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(14),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(14),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT15_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT15_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(15),
         TestSignalName => "FCMAPURESULT(15)",
         TestDelay      => tisd_FCMAPURESULT(15),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(15),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(15),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(15),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT16_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT16_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(16),
         TestSignalName => "FCMAPURESULT(16)",
         TestDelay      => tisd_FCMAPURESULT(16),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(16),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(16),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(16),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT17_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT17_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(17),
         TestSignalName => "FCMAPURESULT(17)",
         TestDelay      => tisd_FCMAPURESULT(17),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(17),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(17),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(17),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT18_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT18_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(18),
         TestSignalName => "FCMAPURESULT(18)",
         TestDelay      => tisd_FCMAPURESULT(18),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(18),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(18),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(18),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT19_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT19_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(19),
         TestSignalName => "FCMAPURESULT(19)",
         TestDelay      => tisd_FCMAPURESULT(19),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(19),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(19),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(19),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT20_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT20_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(20),
         TestSignalName => "FCMAPURESULT(20)",
         TestDelay      => tisd_FCMAPURESULT(20),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(20),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(20),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(20),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT21_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT21_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(21),
         TestSignalName => "FCMAPURESULT(21)",
         TestDelay      => tisd_FCMAPURESULT(21),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(21),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(21),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(21),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT22_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT22_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(22),
         TestSignalName => "FCMAPURESULT(22)",
         TestDelay      => tisd_FCMAPURESULT(22),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(22),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(22),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(22),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT23_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT23_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(23),
         TestSignalName => "FCMAPURESULT(23)",
         TestDelay      => tisd_FCMAPURESULT(23),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(23),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(23),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(23),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT24_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT24_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(24),
         TestSignalName => "FCMAPURESULT(24)",
         TestDelay      => tisd_FCMAPURESULT(24),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(24),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(24),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(24),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT25_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT25_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(25),
         TestSignalName => "FCMAPURESULT(25)",
         TestDelay      => tisd_FCMAPURESULT(25),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(25),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(25),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(25),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT26_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT26_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(26),
         TestSignalName => "FCMAPURESULT(26)",
         TestDelay      => tisd_FCMAPURESULT(26),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(26),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(26),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(26),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT27_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT27_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(27),
         TestSignalName => "FCMAPURESULT(27)",
         TestDelay      => tisd_FCMAPURESULT(27),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(27),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(27),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(27),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT28_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT28_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(28),
         TestSignalName => "FCMAPURESULT(28)",
         TestDelay      => tisd_FCMAPURESULT(28),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(28),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(28),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(28),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT29_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT29_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(29),
         TestSignalName => "FCMAPURESULT(29)",
         TestDelay      => tisd_FCMAPURESULT(29),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(29),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(29),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(29),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT30_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT30_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(30),
         TestSignalName => "FCMAPURESULT(30)",
         TestDelay      => tisd_FCMAPURESULT(30),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(30),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(30),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(30),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULT31_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULT31_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULT_dly(31),
         TestSignalName => "FCMAPURESULT(31)",
         TestDelay      => tisd_FCMAPURESULT(31),
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => ticd_CPMFCMCLK,
         SetupHigh      => tsetup_FCMAPURESULT_CPMFCMCLK_posedge_posedge(31),
         SetupLow       => tsetup_FCMAPURESULT_CPMFCMCLK_negedge_posedge(31),
         HoldLow        => thold_FCMAPURESULT_CPMFCMCLK_posedge_posedge(31),
         HoldHigh       => thold_FCMAPURESULT_CPMFCMCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPURESULTVALID_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPURESULTVALID_CPMFCMCLK_posedge,
         TestSignal     => FCMAPURESULTVALID,
         TestSignalName => "FCMAPURESULTVALID",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPURESULTVALID_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPURESULTVALID_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUSLEEPNOTREADY,
         TestSignalName => "FCMAPUSLEEPNOTREADY",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUSLEEPNOTREADY_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUXERCA_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUXERCA_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUXERCA,
         TestSignalName => "FCMAPUXERCA",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUXERCA_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUXERCA_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUXERCA_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUXERCA_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_FCMAPUXEROV_CPMFCMCLK_posedge,
         TimingData     => Tmkr_FCMAPUXEROV_CPMFCMCLK_posedge,
         TestSignal     => FCMAPUXEROV,
         TestSignalName => "FCMAPUXEROV",
         TestDelay      => 0 ns,
         RefSignal      => CPMFCMCLK_dly,
         RefSignalName  => "CPMFCMCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_FCMAPUXEROV_CPMFCMCLK_posedge_posedge,
         SetupLow       => tsetup_FCMAPUXEROV_CPMFCMCLK_negedge_posedge,
         HoldLow        => thold_FCMAPUXEROV_CPMFCMCLK_posedge_posedge,
         HoldHigh       => thold_FCMAPUXEROV_CPMFCMCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_JTGC405BNDSCANTDO_JTGC405TCK_posedge,
         TimingData     => Tmkr_JTGC405BNDSCANTDO_JTGC405TCK_posedge,
         TestSignal     => JTGC405BNDSCANTDO,
         TestSignalName => "JTGC405BNDSCANTDO",
         TestDelay      => 0 ns,
         RefSignal      => JTGC405TCK_dly,
         RefSignalName  => "JTGC405TCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge,
         SetupLow       => tsetup_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge,
         HoldLow        => thold_JTGC405BNDSCANTDO_JTGC405TCK_posedge_posedge,
         HoldHigh       => thold_JTGC405BNDSCANTDO_JTGC405TCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_JTGC405TDI_JTGC405TCK_posedge,
         TimingData     => Tmkr_JTGC405TDI_JTGC405TCK_posedge,
         TestSignal     => JTGC405TDI,
         TestSignalName => "JTGC405TDI",
         TestDelay      => 0 ns,
         RefSignal      => JTGC405TCK_dly,
         RefSignalName  => "JTGC405TCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_JTGC405TDI_JTGC405TCK_posedge_posedge,
         SetupLow       => tsetup_JTGC405TDI_JTGC405TCK_negedge_posedge,
         HoldLow        => thold_JTGC405TDI_JTGC405TCK_posedge_posedge,
         HoldHigh       => thold_JTGC405TDI_JTGC405TCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_JTGC405TMS_JTGC405TCK_posedge,
         TimingData     => Tmkr_JTGC405TMS_JTGC405TCK_posedge,
         TestSignal     => JTGC405TMS,
         TestSignalName => "JTGC405TMS",
         TestDelay      => 0 ns,
         RefSignal      => JTGC405TCK_dly,
         RefSignalName  => "JTGC405TCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_JTGC405TMS_JTGC405TCK_posedge_posedge,
         SetupLow       => tsetup_JTGC405TMS_JTGC405TCK_negedge_posedge,
         HoldLow        => thold_JTGC405TMS_JTGC405TCK_posedge_posedge,
         HoldHigh       => thold_JTGC405TMS_JTGC405TCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_JTGC405TRSTNEG_JTGC405TCK_posedge,
         TimingData     => Tmkr_JTGC405TRSTNEG_JTGC405TCK_posedge,
         TestSignal     => JTGC405TRSTNEG,
         TestSignalName => "JTGC405TRSTNEG",
         TestDelay      => 0 ns,
         RefSignal      => JTGC405TCK_dly,
         RefSignalName  => "JTGC405TCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge,
         SetupLow       => tsetup_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge,
         HoldLow        => thold_JTGC405TRSTNEG_JTGC405TCK_posedge_posedge,
         HoldHigh       => thold_JTGC405TRSTNEG_JTGC405TCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCUADDRACK_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCUADDRACK_PLBCLK_posedge,
         TestSignal     => PLBC405DCUADDRACK,
         TestSignalName => "PLBC405DCUADDRACK",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCUADDRACK_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCUADDRACK_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCUADDRACK_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCUADDRACK_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCUBUSY_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCUBUSY_PLBCLK_posedge,
         TestSignal     => PLBC405DCUBUSY,
         TestSignalName => "PLBC405DCUBUSY",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCUBUSY_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCUBUSY_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCUBUSY_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCUBUSY_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCUERR_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCUERR_PLBCLK_posedge,
         TestSignal     => PLBC405DCUERR,
         TestSignalName => "PLBC405DCUERR",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCUERR_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCUERR_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCUERR_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCUERR_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDACK_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDACK_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDACK,
         TestSignalName => "PLBC405DCURDDACK",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCURDDACK_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCURDDACK_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCURDDACK_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCURDDACK_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS0_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS0_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(0),
         TestSignalName => "PLBC405DCURDDBUS(0)",
         TestDelay      => tisd_PLBC405DCURDDBUS(0),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(0),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(0),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(0),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS1_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(1),
         TestSignalName => "PLBC405DCURDDBUS(1)",
         TestDelay      => tisd_PLBC405DCURDDBUS(1),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(1),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(1),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(1),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS2_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS2_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(2),
         TestSignalName => "PLBC405DCURDDBUS(2)",
         TestDelay      => tisd_PLBC405DCURDDBUS(2),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(2),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(2),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(2),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS3_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS3_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(3),
         TestSignalName => "PLBC405DCURDDBUS(3)",
         TestDelay      => tisd_PLBC405DCURDDBUS(3),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(3),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(3),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(3),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS4_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS4_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(4),
         TestSignalName => "PLBC405DCURDDBUS(4)",
         TestDelay      => tisd_PLBC405DCURDDBUS(4),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(4),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(4),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(4),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS5_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS5_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(5),
         TestSignalName => "PLBC405DCURDDBUS(5)",
         TestDelay      => tisd_PLBC405DCURDDBUS(5),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(5),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(5),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(5),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS6_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS6_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(6),
         TestSignalName => "PLBC405DCURDDBUS(6)",
         TestDelay      => tisd_PLBC405DCURDDBUS(6),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(6),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(6),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(6),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS7_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS7_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(7),
         TestSignalName => "PLBC405DCURDDBUS(7)",
         TestDelay      => tisd_PLBC405DCURDDBUS(7),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(7),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(7),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(7),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS8_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS8_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(8),
         TestSignalName => "PLBC405DCURDDBUS(8)",
         TestDelay      => tisd_PLBC405DCURDDBUS(8),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(8),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(8),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(8),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS9_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS9_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(9),
         TestSignalName => "PLBC405DCURDDBUS(9)",
         TestDelay      => tisd_PLBC405DCURDDBUS(9),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(9),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(9),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(9),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS10_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS10_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(10),
         TestSignalName => "PLBC405DCURDDBUS(10)",
         TestDelay      => tisd_PLBC405DCURDDBUS(10),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(10),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(10),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(10),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS11_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS11_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(11),
         TestSignalName => "PLBC405DCURDDBUS(11)",
         TestDelay      => tisd_PLBC405DCURDDBUS(11),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(11),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(11),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(11),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS12_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS12_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(12),
         TestSignalName => "PLBC405DCURDDBUS(12)",
         TestDelay      => tisd_PLBC405DCURDDBUS(12),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(12),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(12),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(12),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS13_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS13_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(13),
         TestSignalName => "PLBC405DCURDDBUS(13)",
         TestDelay      => tisd_PLBC405DCURDDBUS(13),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(13),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(13),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(13),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS14_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS14_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(14),
         TestSignalName => "PLBC405DCURDDBUS(14)",
         TestDelay      => tisd_PLBC405DCURDDBUS(14),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(14),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(14),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(14),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS15_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS15_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(15),
         TestSignalName => "PLBC405DCURDDBUS(15)",
         TestDelay      => tisd_PLBC405DCURDDBUS(15),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(15),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(15),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(15),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS16_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS16_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(16),
         TestSignalName => "PLBC405DCURDDBUS(16)",
         TestDelay      => tisd_PLBC405DCURDDBUS(16),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(16),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(16),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(16),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS17_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS17_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(17),
         TestSignalName => "PLBC405DCURDDBUS(17)",
         TestDelay      => tisd_PLBC405DCURDDBUS(17),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(17),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(17),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(17),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS18_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS18_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(18),
         TestSignalName => "PLBC405DCURDDBUS(18)",
         TestDelay      => tisd_PLBC405DCURDDBUS(18),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(18),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(18),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(18),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS19_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS19_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(19),
         TestSignalName => "PLBC405DCURDDBUS(19)",
         TestDelay      => tisd_PLBC405DCURDDBUS(19),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(19),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(19),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(19),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS20_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS20_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(20),
         TestSignalName => "PLBC405DCURDDBUS(20)",
         TestDelay      => tisd_PLBC405DCURDDBUS(20),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(20),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(20),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(20),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS21_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS21_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(21),
         TestSignalName => "PLBC405DCURDDBUS(21)",
         TestDelay      => tisd_PLBC405DCURDDBUS(21),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(21),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(21),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(21),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS22_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS22_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(22),
         TestSignalName => "PLBC405DCURDDBUS(22)",
         TestDelay      => tisd_PLBC405DCURDDBUS(22),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(22),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(22),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(22),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS23_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS23_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(23),
         TestSignalName => "PLBC405DCURDDBUS(23)",
         TestDelay      => tisd_PLBC405DCURDDBUS(23),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(23),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(23),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(23),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS24_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS24_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(24),
         TestSignalName => "PLBC405DCURDDBUS(24)",
         TestDelay      => tisd_PLBC405DCURDDBUS(24),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(24),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(24),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(24),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS25_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS25_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(25),
         TestSignalName => "PLBC405DCURDDBUS(25)",
         TestDelay      => tisd_PLBC405DCURDDBUS(25),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(25),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(25),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(25),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS26_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS26_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(26),
         TestSignalName => "PLBC405DCURDDBUS(26)",
         TestDelay      => tisd_PLBC405DCURDDBUS(26),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(26),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(26),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(26),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS27_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS27_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(27),
         TestSignalName => "PLBC405DCURDDBUS(27)",
         TestDelay      => tisd_PLBC405DCURDDBUS(27),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(27),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(27),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(27),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS28_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS28_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(28),
         TestSignalName => "PLBC405DCURDDBUS(28)",
         TestDelay      => tisd_PLBC405DCURDDBUS(28),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(28),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(28),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(28),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS29_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS29_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(29),
         TestSignalName => "PLBC405DCURDDBUS(29)",
         TestDelay      => tisd_PLBC405DCURDDBUS(29),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(29),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(29),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(29),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS30_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS30_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(30),
         TestSignalName => "PLBC405DCURDDBUS(30)",
         TestDelay      => tisd_PLBC405DCURDDBUS(30),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(30),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(30),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(30),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS31_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS31_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(31),
         TestSignalName => "PLBC405DCURDDBUS(31)",
         TestDelay      => tisd_PLBC405DCURDDBUS(31),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(31),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(31),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(31),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS32_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS32_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(32),
         TestSignalName => "PLBC405DCURDDBUS(32)",
         TestDelay      => tisd_PLBC405DCURDDBUS(32),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(32),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(32),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(32),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS33_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS33_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(33),
         TestSignalName => "PLBC405DCURDDBUS(33)",
         TestDelay      => tisd_PLBC405DCURDDBUS(33),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(33),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(33),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(33),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS34_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS34_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(34),
         TestSignalName => "PLBC405DCURDDBUS(34)",
         TestDelay      => tisd_PLBC405DCURDDBUS(34),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(34),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(34),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(34),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS35_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS35_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(35),
         TestSignalName => "PLBC405DCURDDBUS(35)",
         TestDelay      => tisd_PLBC405DCURDDBUS(35),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(35),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(35),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(35),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS36_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS36_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(36),
         TestSignalName => "PLBC405DCURDDBUS(36)",
         TestDelay      => tisd_PLBC405DCURDDBUS(36),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(36),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(36),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(36),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS37_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS37_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(37),
         TestSignalName => "PLBC405DCURDDBUS(37)",
         TestDelay      => tisd_PLBC405DCURDDBUS(37),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(37),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(37),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(37),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS38_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS38_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(38),
         TestSignalName => "PLBC405DCURDDBUS(38)",
         TestDelay      => tisd_PLBC405DCURDDBUS(38),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(38),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(38),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(38),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS39_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS39_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(39),
         TestSignalName => "PLBC405DCURDDBUS(39)",
         TestDelay      => tisd_PLBC405DCURDDBUS(39),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(39),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(39),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(39),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS40_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS40_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(40),
         TestSignalName => "PLBC405DCURDDBUS(40)",
         TestDelay      => tisd_PLBC405DCURDDBUS(40),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(40),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(40),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(40),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS41_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS41_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(41),
         TestSignalName => "PLBC405DCURDDBUS(41)",
         TestDelay      => tisd_PLBC405DCURDDBUS(41),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(41),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(41),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(41),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS42_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS42_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(42),
         TestSignalName => "PLBC405DCURDDBUS(42)",
         TestDelay      => tisd_PLBC405DCURDDBUS(42),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(42),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(42),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(42),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS43_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS43_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(43),
         TestSignalName => "PLBC405DCURDDBUS(43)",
         TestDelay      => tisd_PLBC405DCURDDBUS(43),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(43),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(43),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(43),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS44_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS44_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(44),
         TestSignalName => "PLBC405DCURDDBUS(44)",
         TestDelay      => tisd_PLBC405DCURDDBUS(44),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(44),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(44),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(44),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS45_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS45_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(45),
         TestSignalName => "PLBC405DCURDDBUS(45)",
         TestDelay      => tisd_PLBC405DCURDDBUS(45),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(45),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(45),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(45),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS46_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS46_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(46),
         TestSignalName => "PLBC405DCURDDBUS(46)",
         TestDelay      => tisd_PLBC405DCURDDBUS(46),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(46),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(46),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(46),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS47_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS47_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(47),
         TestSignalName => "PLBC405DCURDDBUS(47)",
         TestDelay      => tisd_PLBC405DCURDDBUS(47),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(47),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(47),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(47),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS48_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS48_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(48),
         TestSignalName => "PLBC405DCURDDBUS(48)",
         TestDelay      => tisd_PLBC405DCURDDBUS(48),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(48),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(48),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(48),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS49_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS49_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(49),
         TestSignalName => "PLBC405DCURDDBUS(49)",
         TestDelay      => tisd_PLBC405DCURDDBUS(49),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(49),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(49),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(49),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS50_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS50_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(50),
         TestSignalName => "PLBC405DCURDDBUS(50)",
         TestDelay      => tisd_PLBC405DCURDDBUS(50),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(50),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(50),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(50),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS51_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS51_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(51),
         TestSignalName => "PLBC405DCURDDBUS(51)",
         TestDelay      => tisd_PLBC405DCURDDBUS(51),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(51),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(51),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(51),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS52_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS52_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(52),
         TestSignalName => "PLBC405DCURDDBUS(52)",
         TestDelay      => tisd_PLBC405DCURDDBUS(52),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(52),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(52),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(52),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS53_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS53_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(53),
         TestSignalName => "PLBC405DCURDDBUS(53)",
         TestDelay      => tisd_PLBC405DCURDDBUS(53),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(53),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(53),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(53),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS54_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS54_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(54),
         TestSignalName => "PLBC405DCURDDBUS(54)",
         TestDelay      => tisd_PLBC405DCURDDBUS(54),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(54),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(54),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(54),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS55_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS55_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(55),
         TestSignalName => "PLBC405DCURDDBUS(55)",
         TestDelay      => tisd_PLBC405DCURDDBUS(55),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(55),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(55),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(55),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS56_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS56_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(56),
         TestSignalName => "PLBC405DCURDDBUS(56)",
         TestDelay      => tisd_PLBC405DCURDDBUS(56),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(56),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(56),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(56),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS57_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS57_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(57),
         TestSignalName => "PLBC405DCURDDBUS(57)",
         TestDelay      => tisd_PLBC405DCURDDBUS(57),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(57),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(57),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(57),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS58_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS58_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(58),
         TestSignalName => "PLBC405DCURDDBUS(58)",
         TestDelay      => tisd_PLBC405DCURDDBUS(58),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(58),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(58),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(58),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS59_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS59_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(59),
         TestSignalName => "PLBC405DCURDDBUS(59)",
         TestDelay      => tisd_PLBC405DCURDDBUS(59),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(59),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(59),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(59),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS60_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS60_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(60),
         TestSignalName => "PLBC405DCURDDBUS(60)",
         TestDelay      => tisd_PLBC405DCURDDBUS(60),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(60),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(60),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(60),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS61_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS61_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(61),
         TestSignalName => "PLBC405DCURDDBUS(61)",
         TestDelay      => tisd_PLBC405DCURDDBUS(61),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(61),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(61),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(61),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS62_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS62_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(62),
         TestSignalName => "PLBC405DCURDDBUS(62)",
         TestDelay      => tisd_PLBC405DCURDDBUS(62),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(62),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(62),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(62),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDDBUS63_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDDBUS63_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDDBUS_dly(63),
         TestSignalName => "PLBC405DCURDDBUS(63)",
         TestDelay      => tisd_PLBC405DCURDDBUS(63),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(63),
         SetupLow       => tsetup_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(63),
         HoldLow        => thold_PLBC405DCURDDBUS_PLBCLK_posedge_posedge(63),
         HoldHigh       => thold_PLBC405DCURDDBUS_PLBCLK_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDWDADDR1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDWDADDR1_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDWDADDR_dly(1),
         TestSignalName => "PLBC405DCURDWDADDR(1)",
         TestDelay      => tisd_PLBC405DCURDWDADDR(1),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(1),
         SetupLow       => tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(1),
         HoldLow        => thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(1),
         HoldHigh       => thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDWDADDR2_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDWDADDR2_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDWDADDR_dly(2),
         TestSignalName => "PLBC405DCURDWDADDR(2)",
         TestDelay      => tisd_PLBC405DCURDWDADDR(2),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(2),
         SetupLow       => tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(2),
         HoldLow        => thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(2),
         HoldHigh       => thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCURDWDADDR3_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCURDWDADDR3_PLBCLK_posedge,
         TestSignal     => PLBC405DCURDWDADDR_dly(3),
         TestSignalName => "PLBC405DCURDWDADDR(3)",
         TestDelay      => tisd_PLBC405DCURDWDADDR(3),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(3),
         SetupLow       => tsetup_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(3),
         HoldLow        => thold_PLBC405DCURDWDADDR_PLBCLK_posedge_posedge(3),
         HoldHigh       => thold_PLBC405DCURDWDADDR_PLBCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCUSSIZE1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCUSSIZE1_PLBCLK_posedge,
         TestSignal     => PLBC405DCUSSIZE1,
         TestSignalName => "PLBC405DCUSSIZE1",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCUSSIZE1_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCUSSIZE1_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405DCUWRDACK_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405DCUWRDACK_PLBCLK_posedge,
         TestSignal     => PLBC405DCUWRDACK,
         TestSignalName => "PLBC405DCUWRDACK",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405DCUWRDACK_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405DCUWRDACK_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405DCUWRDACK_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405DCUWRDACK_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICUADDRACK_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICUADDRACK_PLBCLK_posedge,
         TestSignal     => PLBC405ICUADDRACK,
         TestSignalName => "PLBC405ICUADDRACK",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405ICUADDRACK_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405ICUADDRACK_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405ICUADDRACK_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405ICUADDRACK_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICUBUSY_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICUBUSY_PLBCLK_posedge,
         TestSignal     => PLBC405ICUBUSY,
         TestSignalName => "PLBC405ICUBUSY",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405ICUBUSY_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405ICUBUSY_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405ICUBUSY_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405ICUBUSY_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICUERR_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICUERR_PLBCLK_posedge,
         TestSignal     => PLBC405ICUERR,
         TestSignalName => "PLBC405ICUERR",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405ICUERR_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405ICUERR_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405ICUERR_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405ICUERR_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDACK_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDACK_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDACK,
         TestSignalName => "PLBC405ICURDDACK",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405ICURDDACK_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405ICURDDACK_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405ICURDDACK_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405ICURDDACK_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS0_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS0_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(0),
         TestSignalName => "PLBC405ICURDDBUS(0)",
         TestDelay      => tisd_PLBC405ICURDDBUS(0),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(0),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(0),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(0),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(0),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS1_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(1),
         TestSignalName => "PLBC405ICURDDBUS(1)",
         TestDelay      => tisd_PLBC405ICURDDBUS(1),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(1),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(1),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(1),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS2_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS2_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(2),
         TestSignalName => "PLBC405ICURDDBUS(2)",
         TestDelay      => tisd_PLBC405ICURDDBUS(2),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(2),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(2),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(2),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS3_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS3_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(3),
         TestSignalName => "PLBC405ICURDDBUS(3)",
         TestDelay      => tisd_PLBC405ICURDDBUS(3),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(3),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(3),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(3),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS4_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS4_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(4),
         TestSignalName => "PLBC405ICURDDBUS(4)",
         TestDelay      => tisd_PLBC405ICURDDBUS(4),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(4),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(4),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(4),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(4),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS5_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS5_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(5),
         TestSignalName => "PLBC405ICURDDBUS(5)",
         TestDelay      => tisd_PLBC405ICURDDBUS(5),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(5),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(5),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(5),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(5),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS6_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS6_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(6),
         TestSignalName => "PLBC405ICURDDBUS(6)",
         TestDelay      => tisd_PLBC405ICURDDBUS(6),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(6),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(6),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(6),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(6),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS7_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS7_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(7),
         TestSignalName => "PLBC405ICURDDBUS(7)",
         TestDelay      => tisd_PLBC405ICURDDBUS(7),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(7),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(7),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(7),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(7),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS8_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS8_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(8),
         TestSignalName => "PLBC405ICURDDBUS(8)",
         TestDelay      => tisd_PLBC405ICURDDBUS(8),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(8),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(8),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(8),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(8),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS9_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS9_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(9),
         TestSignalName => "PLBC405ICURDDBUS(9)",
         TestDelay      => tisd_PLBC405ICURDDBUS(9),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(9),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(9),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(9),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(9),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS10_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS10_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(10),
         TestSignalName => "PLBC405ICURDDBUS(10)",
         TestDelay      => tisd_PLBC405ICURDDBUS(10),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(10),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(10),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(10),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(10),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS11_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS11_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(11),
         TestSignalName => "PLBC405ICURDDBUS(11)",
         TestDelay      => tisd_PLBC405ICURDDBUS(11),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(11),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(11),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(11),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(11),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS12_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS12_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(12),
         TestSignalName => "PLBC405ICURDDBUS(12)",
         TestDelay      => tisd_PLBC405ICURDDBUS(12),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(12),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(12),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(12),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(12),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS13_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS13_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(13),
         TestSignalName => "PLBC405ICURDDBUS(13)",
         TestDelay      => tisd_PLBC405ICURDDBUS(13),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(13),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(13),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(13),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(13),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS14_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS14_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(14),
         TestSignalName => "PLBC405ICURDDBUS(14)",
         TestDelay      => tisd_PLBC405ICURDDBUS(14),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(14),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(14),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(14),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(14),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS15_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS15_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(15),
         TestSignalName => "PLBC405ICURDDBUS(15)",
         TestDelay      => tisd_PLBC405ICURDDBUS(15),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(15),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(15),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(15),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(15),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS16_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS16_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(16),
         TestSignalName => "PLBC405ICURDDBUS(16)",
         TestDelay      => tisd_PLBC405ICURDDBUS(16),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(16),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(16),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(16),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(16),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS17_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS17_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(17),
         TestSignalName => "PLBC405ICURDDBUS(17)",
         TestDelay      => tisd_PLBC405ICURDDBUS(17),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(17),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(17),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(17),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(17),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS18_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS18_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(18),
         TestSignalName => "PLBC405ICURDDBUS(18)",
         TestDelay      => tisd_PLBC405ICURDDBUS(18),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(18),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(18),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(18),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(18),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS19_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS19_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(19),
         TestSignalName => "PLBC405ICURDDBUS(19)",
         TestDelay      => tisd_PLBC405ICURDDBUS(19),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(19),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(19),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(19),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(19),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS20_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS20_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(20),
         TestSignalName => "PLBC405ICURDDBUS(20)",
         TestDelay      => tisd_PLBC405ICURDDBUS(20),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(20),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(20),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(20),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(20),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS21_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS21_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(21),
         TestSignalName => "PLBC405ICURDDBUS(21)",
         TestDelay      => tisd_PLBC405ICURDDBUS(21),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(21),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(21),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(21),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(21),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS22_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS22_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(22),
         TestSignalName => "PLBC405ICURDDBUS(22)",
         TestDelay      => tisd_PLBC405ICURDDBUS(22),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(22),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(22),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(22),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(22),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS23_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS23_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(23),
         TestSignalName => "PLBC405ICURDDBUS(23)",
         TestDelay      => tisd_PLBC405ICURDDBUS(23),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(23),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(23),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(23),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(23),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS24_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS24_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(24),
         TestSignalName => "PLBC405ICURDDBUS(24)",
         TestDelay      => tisd_PLBC405ICURDDBUS(24),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(24),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(24),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(24),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(24),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS25_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS25_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(25),
         TestSignalName => "PLBC405ICURDDBUS(25)",
         TestDelay      => tisd_PLBC405ICURDDBUS(25),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(25),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(25),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(25),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(25),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS26_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS26_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(26),
         TestSignalName => "PLBC405ICURDDBUS(26)",
         TestDelay      => tisd_PLBC405ICURDDBUS(26),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(26),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(26),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(26),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(26),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS27_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS27_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(27),
         TestSignalName => "PLBC405ICURDDBUS(27)",
         TestDelay      => tisd_PLBC405ICURDDBUS(27),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(27),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(27),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(27),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(27),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS28_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS28_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(28),
         TestSignalName => "PLBC405ICURDDBUS(28)",
         TestDelay      => tisd_PLBC405ICURDDBUS(28),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(28),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(28),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(28),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(28),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS29_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS29_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(29),
         TestSignalName => "PLBC405ICURDDBUS(29)",
         TestDelay      => tisd_PLBC405ICURDDBUS(29),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(29),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(29),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(29),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(29),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS30_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS30_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(30),
         TestSignalName => "PLBC405ICURDDBUS(30)",
         TestDelay      => tisd_PLBC405ICURDDBUS(30),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(30),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(30),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(30),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(30),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS31_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS31_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(31),
         TestSignalName => "PLBC405ICURDDBUS(31)",
         TestDelay      => tisd_PLBC405ICURDDBUS(31),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(31),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(31),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(31),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(31),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS32_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS32_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(32),
         TestSignalName => "PLBC405ICURDDBUS(32)",
         TestDelay      => tisd_PLBC405ICURDDBUS(32),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(32),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(32),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(32),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(32),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS33_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS33_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(33),
         TestSignalName => "PLBC405ICURDDBUS(33)",
         TestDelay      => tisd_PLBC405ICURDDBUS(33),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(33),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(33),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(33),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(33),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS34_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS34_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(34),
         TestSignalName => "PLBC405ICURDDBUS(34)",
         TestDelay      => tisd_PLBC405ICURDDBUS(34),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(34),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(34),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(34),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(34),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS35_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS35_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(35),
         TestSignalName => "PLBC405ICURDDBUS(35)",
         TestDelay      => tisd_PLBC405ICURDDBUS(35),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(35),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(35),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(35),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(35),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS36_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS36_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(36),
         TestSignalName => "PLBC405ICURDDBUS(36)",
         TestDelay      => tisd_PLBC405ICURDDBUS(36),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(36),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(36),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(36),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(36),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS37_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS37_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(37),
         TestSignalName => "PLBC405ICURDDBUS(37)",
         TestDelay      => tisd_PLBC405ICURDDBUS(37),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(37),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(37),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(37),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(37),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS38_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS38_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(38),
         TestSignalName => "PLBC405ICURDDBUS(38)",
         TestDelay      => tisd_PLBC405ICURDDBUS(38),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(38),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(38),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(38),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(38),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS39_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS39_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(39),
         TestSignalName => "PLBC405ICURDDBUS(39)",
         TestDelay      => tisd_PLBC405ICURDDBUS(39),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(39),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(39),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(39),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(39),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS40_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS40_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(40),
         TestSignalName => "PLBC405ICURDDBUS(40)",
         TestDelay      => tisd_PLBC405ICURDDBUS(40),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(40),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(40),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(40),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(40),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS41_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS41_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(41),
         TestSignalName => "PLBC405ICURDDBUS(41)",
         TestDelay      => tisd_PLBC405ICURDDBUS(41),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(41),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(41),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(41),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(41),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS42_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS42_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(42),
         TestSignalName => "PLBC405ICURDDBUS(42)",
         TestDelay      => tisd_PLBC405ICURDDBUS(42),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(42),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(42),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(42),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(42),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS43_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS43_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(43),
         TestSignalName => "PLBC405ICURDDBUS(43)",
         TestDelay      => tisd_PLBC405ICURDDBUS(43),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(43),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(43),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(43),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(43),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS44_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS44_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(44),
         TestSignalName => "PLBC405ICURDDBUS(44)",
         TestDelay      => tisd_PLBC405ICURDDBUS(44),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(44),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(44),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(44),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(44),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS45_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS45_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(45),
         TestSignalName => "PLBC405ICURDDBUS(45)",
         TestDelay      => tisd_PLBC405ICURDDBUS(45),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(45),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(45),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(45),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(45),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS46_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS46_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(46),
         TestSignalName => "PLBC405ICURDDBUS(46)",
         TestDelay      => tisd_PLBC405ICURDDBUS(46),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(46),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(46),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(46),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(46),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS47_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS47_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(47),
         TestSignalName => "PLBC405ICURDDBUS(47)",
         TestDelay      => tisd_PLBC405ICURDDBUS(47),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(47),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(47),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(47),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(47),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS48_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS48_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(48),
         TestSignalName => "PLBC405ICURDDBUS(48)",
         TestDelay      => tisd_PLBC405ICURDDBUS(48),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(48),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(48),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(48),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(48),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS49_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS49_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(49),
         TestSignalName => "PLBC405ICURDDBUS(49)",
         TestDelay      => tisd_PLBC405ICURDDBUS(49),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(49),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(49),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(49),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(49),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS50_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS50_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(50),
         TestSignalName => "PLBC405ICURDDBUS(50)",
         TestDelay      => tisd_PLBC405ICURDDBUS(50),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(50),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(50),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(50),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(50),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS51_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS51_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(51),
         TestSignalName => "PLBC405ICURDDBUS(51)",
         TestDelay      => tisd_PLBC405ICURDDBUS(51),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(51),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(51),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(51),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(51),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS52_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS52_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(52),
         TestSignalName => "PLBC405ICURDDBUS(52)",
         TestDelay      => tisd_PLBC405ICURDDBUS(52),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(52),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(52),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(52),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(52),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS53_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS53_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(53),
         TestSignalName => "PLBC405ICURDDBUS(53)",
         TestDelay      => tisd_PLBC405ICURDDBUS(53),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(53),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(53),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(53),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(53),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS54_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS54_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(54),
         TestSignalName => "PLBC405ICURDDBUS(54)",
         TestDelay      => tisd_PLBC405ICURDDBUS(54),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(54),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(54),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(54),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(54),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS55_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS55_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(55),
         TestSignalName => "PLBC405ICURDDBUS(55)",
         TestDelay      => tisd_PLBC405ICURDDBUS(55),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(55),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(55),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(55),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(55),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS56_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS56_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(56),
         TestSignalName => "PLBC405ICURDDBUS(56)",
         TestDelay      => tisd_PLBC405ICURDDBUS(56),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(56),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(56),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(56),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(56),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS57_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS57_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(57),
         TestSignalName => "PLBC405ICURDDBUS(57)",
         TestDelay      => tisd_PLBC405ICURDDBUS(57),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(57),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(57),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(57),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(57),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS58_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS58_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(58),
         TestSignalName => "PLBC405ICURDDBUS(58)",
         TestDelay      => tisd_PLBC405ICURDDBUS(58),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(58),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(58),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(58),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(58),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS59_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS59_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(59),
         TestSignalName => "PLBC405ICURDDBUS(59)",
         TestDelay      => tisd_PLBC405ICURDDBUS(59),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(59),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(59),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(59),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(59),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS60_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS60_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(60),
         TestSignalName => "PLBC405ICURDDBUS(60)",
         TestDelay      => tisd_PLBC405ICURDDBUS(60),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(60),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(60),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(60),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(60),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS61_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS61_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(61),
         TestSignalName => "PLBC405ICURDDBUS(61)",
         TestDelay      => tisd_PLBC405ICURDDBUS(61),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(61),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(61),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(61),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(61),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS62_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS62_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(62),
         TestSignalName => "PLBC405ICURDDBUS(62)",
         TestDelay      => tisd_PLBC405ICURDDBUS(62),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(62),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(62),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(62),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(62),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDDBUS63_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDDBUS63_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDDBUS_dly(63),
         TestSignalName => "PLBC405ICURDDBUS(63)",
         TestDelay      => tisd_PLBC405ICURDDBUS(63),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(63),
         SetupLow       => tsetup_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(63),
         HoldLow        => thold_PLBC405ICURDDBUS_PLBCLK_posedge_posedge(63),
         HoldHigh       => thold_PLBC405ICURDDBUS_PLBCLK_negedge_posedge(63),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDWDADDR1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDWDADDR1_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDWDADDR_dly(1),
         TestSignalName => "PLBC405ICURDWDADDR(1)",
         TestDelay      => tisd_PLBC405ICURDWDADDR(1),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(1),
         SetupLow       => tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(1),
         HoldLow        => thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(1),
         HoldHigh       => thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(1),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDWDADDR2_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDWDADDR2_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDWDADDR_dly(2),
         TestSignalName => "PLBC405ICURDWDADDR(2)",
         TestDelay      => tisd_PLBC405ICURDWDADDR(2),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(2),
         SetupLow       => tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(2),
         HoldLow        => thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(2),
         HoldHigh       => thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(2),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICURDWDADDR3_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICURDWDADDR3_PLBCLK_posedge,
         TestSignal     => PLBC405ICURDWDADDR_dly(3),
         TestSignalName => "PLBC405ICURDWDADDR(3)",
         TestDelay      => tisd_PLBC405ICURDWDADDR(3),
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => ticd_PLBCLK,
         SetupHigh      => tsetup_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(3),
         SetupLow       => tsetup_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(3),
         HoldLow        => thold_PLBC405ICURDWDADDR_PLBCLK_posedge_posedge(3),
         HoldHigh       => thold_PLBC405ICURDWDADDR_PLBCLK_negedge_posedge(3),
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_PLBC405ICUSSIZE1_PLBCLK_posedge,
         TimingData     => Tmkr_PLBC405ICUSSIZE1_PLBCLK_posedge,
         TestSignal     => PLBC405ICUSSIZE1,
         TestSignalName => "PLBC405ICUSSIZE1",
         TestDelay      => 0 ns,
         RefSignal      => PLBCLK_dly,
         RefSignalName  => "PLBCLK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge,
         SetupLow       => tsetup_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge,
         HoldLow        => thold_PLBC405ICUSSIZE1_PLBCLK_posedge_posedge,
         HoldHigh       => thold_PLBC405ICUSSIZE1_PLBCLK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RSTC405RESETCHIP_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_RSTC405RESETCHIP_CPMC405CLOCK_posedge,
         TestSignal     => RSTC405RESETCHIP,
         TestSignalName => "RSTC405RESETCHIP",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_RSTC405RESETCHIP_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_RSTC405RESETCHIP_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RSTC405RESETCORE_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_RSTC405RESETCORE_CPMC405CLOCK_posedge,
         TestSignal     => RSTC405RESETCORE,
         TestSignalName => "RSTC405RESETCORE",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_RSTC405RESETCORE_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_RSTC405RESETCORE_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_RSTC405RESETSYS_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_RSTC405RESETSYS_CPMC405CLOCK_posedge,
         TestSignal     => RSTC405RESETSYS,
         TestSignalName => "RSTC405RESETSYS",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_RSTC405RESETSYS_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_RSTC405RESETSYS_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge,
         TestSignal     => TRCC405TRACEDISABLE,
         TestSignalName => "TRCC405TRACEDISABLE",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_TRCC405TRACEDISABLE_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_TRCC405TRACEDISABLE_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalSetupHoldCheck
       (
         Violation      => Tviol_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge,
         TimingData     => Tmkr_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge,
         TestSignal     => TRCC405TRIGGEREVENTIN,
         TestSignalName => "TRCC405TRIGGEREVENTIN",
         TestDelay      => 0 ns,
         RefSignal      => CPMC405CLOCK_dly,
         RefSignalName  => "CPMC405CLOCK",
         RefDelay       => 0 ns,
         SetupHigh      => tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge,
         SetupLow       => tsetup_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge,
         HoldLow        => thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_posedge_posedge,
         HoldHigh       => thold_TRCC405TRIGGEREVENTIN_CPMC405CLOCK_negedge_posedge,
         CheckEnabled   => TRUE,
         RefTransition  => 'R',
         HeaderMsg      => InstancePath & "/X_PPC405_ADV",
         Xon            => Xon,
         MsgOn          => MsgOn,
         MsgSeverity    => WARNING
       );
     VitalPeriodPulseCheck
       (
         Violation               => Pviol_CPMC405CLOCK,
         PeriodData              => PInfo_CPMC405CLOCK,
         TestSignal              => CPMC405CLOCK_dly,
         TestSignalName          => "CPMC405CLOCK",
         TestDelay               => 0 ns,
         Period                  => tperiod_CPMC405CLOCK_POSEDGE,
         PulseWidthHigh          => tpw_CPMC405CLOCK_posedge,
         PulseWidthLow           => tpw_CPMC405CLOCK_negedge,
         CheckEnabled            =>  TRUE,
         HeaderMsg               => InstancePath &"/X_PPC405_ADV",
         Xon                     => Xon,
         MsgOn                   => MsgOn,
         MsgSeverity             => WARNING
       );     
     end if;
-- End of (TimingChecksOn)

--  Output-to-Clock path delay
     VitalPathDelay01
       (
         OutSignal     => APUFCMDECODED,
         GlitchData    => APUFCMDECODED_GlitchData,
         OutSignalName => "APUFCMDECODED",
         OutTemp       => APUFCMDECODED_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMDECODED,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMDECUDIVALID,
         GlitchData    => APUFCMDECUDIVALID_GlitchData,
         OutSignalName => "APUFCMDECUDIVALID",
         OutTemp       => APUFCMDECUDIVALID_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMDECUDIVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMENDIAN,
         GlitchData    => APUFCMENDIAN_GlitchData,
         OutSignalName => "APUFCMENDIAN",
         OutTemp       => APUFCMENDIAN_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMENDIAN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMFLUSH,
         GlitchData    => APUFCMFLUSH_GlitchData,
         OutSignalName => "APUFCMFLUSH",
         OutTemp       => APUFCMFLUSH_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMFLUSH,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRVALID,
         GlitchData    => APUFCMINSTRVALID_GlitchData,
         OutSignalName => "APUFCMINSTRVALID",
         OutTemp       => APUFCMINSTRVALID_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDVALID,
         GlitchData    => APUFCMLOADDVALID_GlitchData,
         OutSignalName => "APUFCMLOADDVALID",
         OutTemp       => APUFCMLOADDVALID_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMOPERANDVALID,
         GlitchData    => APUFCMOPERANDVALID_GlitchData,
         OutSignalName => "APUFCMOPERANDVALID",
         OutTemp       => APUFCMOPERANDVALID_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMOPERANDVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMWRITEBACKOK,
         GlitchData    => APUFCMWRITEBACKOK_GlitchData,
         OutSignalName => "APUFCMWRITEBACKOK",
         OutTemp       => APUFCMWRITEBACKOK_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMWRITEBACKOK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMXERCA,
         GlitchData    => APUFCMXERCA_GlitchData,
         OutSignalName => "APUFCMXERCA",
         OutTemp       => APUFCMXERCA_OUT,
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMXERCA,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405CPMCORESLEEPREQ,
         GlitchData    => C405CPMCORESLEEPREQ_GlitchData,
         OutSignalName => "C405CPMCORESLEEPREQ",
         OutTemp       => C405CPMCORESLEEPREQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405CPMCORESLEEPREQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405CPMMSRCE,
         GlitchData    => C405CPMMSRCE_GlitchData,
         OutSignalName => "C405CPMMSRCE",
         OutTemp       => C405CPMMSRCE_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405CPMMSRCE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405CPMMSREE,
         GlitchData    => C405CPMMSREE_GlitchData,
         OutSignalName => "C405CPMMSREE",
         OutTemp       => C405CPMMSREE_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405CPMMSREE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405CPMTIMERIRQ,
         GlitchData    => C405CPMTIMERIRQ_GlitchData,
         OutSignalName => "C405CPMTIMERIRQ",
         OutTemp       => C405CPMTIMERIRQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405CPMTIMERIRQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405CPMTIMERRESETREQ,
         GlitchData    => C405CPMTIMERRESETREQ_GlitchData,
         OutSignalName => "C405CPMTIMERRESETREQ",
         OutTemp       => C405CPMTIMERRESETREQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405CPMTIMERRESETREQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGLOADDATAONAPUDBUS,
         GlitchData    => C405DBGLOADDATAONAPUDBUS_GlitchData,
         OutSignalName => "C405DBGLOADDATAONAPUDBUS",
         OutTemp       => C405DBGLOADDATAONAPUDBUS_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGLOADDATAONAPUDBUS,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGMSRWE,
         GlitchData    => C405DBGMSRWE_GlitchData,
         OutSignalName => "C405DBGMSRWE",
         OutTemp       => C405DBGMSRWE_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGMSRWE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGSTOPACK,
         GlitchData    => C405DBGSTOPACK_GlitchData,
         OutSignalName => "C405DBGSTOPACK",
         OutTemp       => C405DBGSTOPACK_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGSTOPACK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBCOMPLETE,
         GlitchData    => C405DBGWBCOMPLETE_GlitchData,
         OutSignalName => "C405DBGWBCOMPLETE",
         OutTemp       => C405DBGWBCOMPLETE_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBCOMPLETE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBFULL,
         GlitchData    => C405DBGWBFULL_GlitchData,
         OutSignalName => "C405DBGWBFULL",
         OutTemp       => C405DBGWBFULL_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBFULL,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGCAPTUREDR,
         GlitchData    => C405JTGCAPTUREDR_GlitchData,
         OutSignalName => "C405JTGCAPTUREDR",
         OutTemp       => C405JTGCAPTUREDR_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGCAPTUREDR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGEXTEST,
         GlitchData    => C405JTGEXTEST_GlitchData,
         OutSignalName => "C405JTGEXTEST",
         OutTemp       => C405JTGEXTEST_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGEXTEST,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGPGMOUT,
         GlitchData    => C405JTGPGMOUT_GlitchData,
         OutSignalName => "C405JTGPGMOUT",
         OutTemp       => C405JTGPGMOUT_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGPGMOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGSHIFTDR,
         GlitchData    => C405JTGSHIFTDR_GlitchData,
         OutSignalName => "C405JTGSHIFTDR",
         OutTemp       => C405JTGSHIFTDR_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGSHIFTDR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGTDO,
         GlitchData    => C405JTGTDO_GlitchData,
         OutSignalName => "C405JTGTDO",
         OutTemp       => C405JTGTDO_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGTDO,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGTDOEN,
         GlitchData    => C405JTGTDOEN_GlitchData,
         OutSignalName => "C405JTGTDOEN",
         OutTemp       => C405JTGTDOEN_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGTDOEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405JTGUPDATEDR,
         GlitchData    => C405JTGUPDATEDR_GlitchData,
         OutSignalName => "C405JTGUPDATEDR",
         OutTemp       => C405JTGUPDATEDR_OUT,
         Paths         => (0 => (JTGC405TCK_dly'last_event, tpd_JTGC405TCK_C405JTGUPDATEDR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABORT,
         GlitchData    => C405PLBDCUABORT_GlitchData,
         OutSignalName => "C405PLBDCUABORT",
         OutTemp       => C405PLBDCUABORT_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABORT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUCACHEABLE,
         GlitchData    => C405PLBDCUCACHEABLE_GlitchData,
         OutSignalName => "C405PLBDCUCACHEABLE",
         OutTemp       => C405PLBDCUCACHEABLE_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUCACHEABLE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUGUARDED,
         GlitchData    => C405PLBDCUGUARDED_GlitchData,
         OutSignalName => "C405PLBDCUGUARDED",
         OutTemp       => C405PLBDCUGUARDED_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUGUARDED,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUREQUEST,
         GlitchData    => C405PLBDCUREQUEST_GlitchData,
         OutSignalName => "C405PLBDCUREQUEST",
         OutTemp       => C405PLBDCUREQUEST_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUREQUEST,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCURNW,
         GlitchData    => C405PLBDCURNW_GlitchData,
         OutSignalName => "C405PLBDCURNW",
         OutTemp       => C405PLBDCURNW_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCURNW,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUSIZE2,
         GlitchData    => C405PLBDCUSIZE2_GlitchData,
         OutSignalName => "C405PLBDCUSIZE2",
         OutTemp       => C405PLBDCUSIZE2_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUSIZE2,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUU0ATTR,
         GlitchData    => C405PLBDCUU0ATTR_GlitchData,
         OutSignalName => "C405PLBDCUU0ATTR",
         OutTemp       => C405PLBDCUU0ATTR_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUU0ATTR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRITETHRU,
         GlitchData    => C405PLBDCUWRITETHRU_GlitchData,
         OutSignalName => "C405PLBDCUWRITETHRU",
         OutTemp       => C405PLBDCUWRITETHRU_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRITETHRU,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABORT,
         GlitchData    => C405PLBICUABORT_GlitchData,
         OutSignalName => "C405PLBICUABORT",
         OutTemp       => C405PLBICUABORT_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABORT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUCACHEABLE,
         GlitchData    => C405PLBICUCACHEABLE_GlitchData,
         OutSignalName => "C405PLBICUCACHEABLE",
         OutTemp       => C405PLBICUCACHEABLE_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUCACHEABLE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUREQUEST,
         GlitchData    => C405PLBICUREQUEST_GlitchData,
         OutSignalName => "C405PLBICUREQUEST",
         OutTemp       => C405PLBICUREQUEST_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUREQUEST,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUU0ATTR,
         GlitchData    => C405PLBICUU0ATTR_GlitchData,
         OutSignalName => "C405PLBICUU0ATTR",
         OutTemp       => C405PLBICUU0ATTR_OUT,
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUU0ATTR,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405RSTCHIPRESETREQ,
         GlitchData    => C405RSTCHIPRESETREQ_GlitchData,
         OutSignalName => "C405RSTCHIPRESETREQ",
         OutTemp       => C405RSTCHIPRESETREQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405RSTCHIPRESETREQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405RSTCORERESETREQ,
         GlitchData    => C405RSTCORERESETREQ_GlitchData,
         OutSignalName => "C405RSTCORERESETREQ",
         OutTemp       => C405RSTCORERESETREQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405RSTCORERESETREQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405RSTSYSRESETREQ,
         GlitchData    => C405RSTSYSRESETREQ_GlitchData,
         OutSignalName => "C405RSTSYSRESETREQ",
         OutTemp       => C405RSTSYSRESETREQ_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405RSTSYSRESETREQ,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCCYCLE,
         GlitchData    => C405TRCCYCLE_GlitchData,
         OutSignalName => "C405TRCCYCLE",
         OutTemp       => C405TRCCYCLE_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCCYCLE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTOUT,
         GlitchData    => C405TRCTRIGGEREVENTOUT_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTOUT",
         OutTemp       => C405TRCTRIGGEREVENTOUT_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTOUT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405XXXMACHINECHECK,
         GlitchData    => C405XXXMACHINECHECK_GlitchData,
         OutSignalName => "C405XXXMACHINECHECK",
         OutTemp       => C405XXXMACHINECHECK_OUT,
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405XXXMACHINECHECK,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMEN,
         GlitchData    => DSOCMBRAMEN_GlitchData,
         OutSignalName => "DSOCMBRAMEN",
         OutTemp       => DSOCMBRAMEN_OUT,
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBUSY,
         GlitchData    => DSOCMBUSY_GlitchData,
         OutSignalName => "DSOCMBUSY",
         OutTemp       => DSOCMBUSY_OUT,
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBUSY,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMRDADDRVALID,
         GlitchData    => DSOCMRDADDRVALID_GlitchData,
         OutSignalName => "DSOCMRDADDRVALID",
         OutTemp       => DSOCMRDADDRVALID_OUT,
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMRDADDRVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMWRADDRVALID,
         GlitchData    => DSOCMWRADDRVALID_GlitchData,
         OutSignalName => "DSOCMWRADDRVALID",
         OutTemp       => DSOCMWRADDRVALID_OUT,
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMWRADDRVALID,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRREAD,
         GlitchData    => EXTDCRREAD_GlitchData,
         OutSignalName => "EXTDCRREAD",
         OutTemp       => EXTDCRREAD_OUT,
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRREAD,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRWRITE,
         GlitchData    => EXTDCRWRITE_GlitchData,
         OutSignalName => "EXTDCRWRITE",
         OutTemp       => EXTDCRWRITE_OUT,
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRWRITE,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMEN,
         GlitchData    => ISOCMBRAMEN_GlitchData,
         OutSignalName => "ISOCMBRAMEN",
         OutTemp       => ISOCMBRAMEN_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMEVENWRITEEN,
         GlitchData    => ISOCMBRAMEVENWRITEEN_GlitchData,
         OutSignalName => "ISOCMBRAMEVENWRITEEN",
         OutTemp       => ISOCMBRAMEVENWRITEEN_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMEVENWRITEEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMODDWRITEEN,
         GlitchData    => ISOCMBRAMODDWRITEEN_GlitchData,
         OutSignalName => "ISOCMBRAMODDWRITEEN",
         OutTemp       => ISOCMBRAMODDWRITEEN_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMODDWRITEEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMDCRBRAMEVENEN,
         GlitchData    => ISOCMDCRBRAMEVENEN_GlitchData,
         OutSignalName => "ISOCMDCRBRAMEVENEN",
         OutTemp       => ISOCMDCRBRAMEVENEN_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMDCRBRAMEVENEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMDCRBRAMODDEN,
         GlitchData    => ISOCMDCRBRAMODDEN_GlitchData,
         OutSignalName => "ISOCMDCRBRAMODDEN",
         OutTemp       => ISOCMDCRBRAMODDEN_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMDCRBRAMODDEN,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMDCRBRAMRDSELECT,
         GlitchData    => ISOCMDCRBRAMRDSELECT_GlitchData,
         OutSignalName => "ISOCMDCRBRAMRDSELECT",
         OutTemp       => ISOCMDCRBRAMRDSELECT_OUT,
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMDCRBRAMRDSELECT,TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
---- bused path delays
     VitalPathDelay01
       (
         OutSignal     => APUFCMDECUDI(0),
         GlitchData    => APUFCMDECUDI0_GlitchData,
         OutSignalName => "APUFCMDECUDI(0)",
         OutTemp       => APUFCMDECUDI_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMDECUDI(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMDECUDI(1),
         GlitchData    => APUFCMDECUDI1_GlitchData,
         OutSignalName => "APUFCMDECUDI(1)",
         OutTemp       => APUFCMDECUDI_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMDECUDI(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMDECUDI(2),
         GlitchData    => APUFCMDECUDI2_GlitchData,
         OutSignalName => "APUFCMDECUDI(2)",
         OutTemp       => APUFCMDECUDI_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMDECUDI(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(0),
         GlitchData    => APUFCMINSTRUCTION0_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(0)",
         OutTemp       => APUFCMINSTRUCTION_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(1),
         GlitchData    => APUFCMINSTRUCTION1_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(1)",
         OutTemp       => APUFCMINSTRUCTION_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(2),
         GlitchData    => APUFCMINSTRUCTION2_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(2)",
         OutTemp       => APUFCMINSTRUCTION_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(3),
         GlitchData    => APUFCMINSTRUCTION3_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(3)",
         OutTemp       => APUFCMINSTRUCTION_OUT(3),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(4),
         GlitchData    => APUFCMINSTRUCTION4_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(4)",
         OutTemp       => APUFCMINSTRUCTION_OUT(4),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(5),
         GlitchData    => APUFCMINSTRUCTION5_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(5)",
         OutTemp       => APUFCMINSTRUCTION_OUT(5),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(6),
         GlitchData    => APUFCMINSTRUCTION6_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(6)",
         OutTemp       => APUFCMINSTRUCTION_OUT(6),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(7),
         GlitchData    => APUFCMINSTRUCTION7_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(7)",
         OutTemp       => APUFCMINSTRUCTION_OUT(7),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(8),
         GlitchData    => APUFCMINSTRUCTION8_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(8)",
         OutTemp       => APUFCMINSTRUCTION_OUT(8),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(9),
         GlitchData    => APUFCMINSTRUCTION9_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(9)",
         OutTemp       => APUFCMINSTRUCTION_OUT(9),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(10),
         GlitchData    => APUFCMINSTRUCTION10_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(10)",
         OutTemp       => APUFCMINSTRUCTION_OUT(10),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(11),
         GlitchData    => APUFCMINSTRUCTION11_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(11)",
         OutTemp       => APUFCMINSTRUCTION_OUT(11),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(12),
         GlitchData    => APUFCMINSTRUCTION12_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(12)",
         OutTemp       => APUFCMINSTRUCTION_OUT(12),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(13),
         GlitchData    => APUFCMINSTRUCTION13_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(13)",
         OutTemp       => APUFCMINSTRUCTION_OUT(13),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(14),
         GlitchData    => APUFCMINSTRUCTION14_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(14)",
         OutTemp       => APUFCMINSTRUCTION_OUT(14),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(15),
         GlitchData    => APUFCMINSTRUCTION15_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(15)",
         OutTemp       => APUFCMINSTRUCTION_OUT(15),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(16),
         GlitchData    => APUFCMINSTRUCTION16_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(16)",
         OutTemp       => APUFCMINSTRUCTION_OUT(16),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(17),
         GlitchData    => APUFCMINSTRUCTION17_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(17)",
         OutTemp       => APUFCMINSTRUCTION_OUT(17),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(18),
         GlitchData    => APUFCMINSTRUCTION18_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(18)",
         OutTemp       => APUFCMINSTRUCTION_OUT(18),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(19),
         GlitchData    => APUFCMINSTRUCTION19_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(19)",
         OutTemp       => APUFCMINSTRUCTION_OUT(19),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(20),
         GlitchData    => APUFCMINSTRUCTION20_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(20)",
         OutTemp       => APUFCMINSTRUCTION_OUT(20),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(21),
         GlitchData    => APUFCMINSTRUCTION21_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(21)",
         OutTemp       => APUFCMINSTRUCTION_OUT(21),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(22),
         GlitchData    => APUFCMINSTRUCTION22_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(22)",
         OutTemp       => APUFCMINSTRUCTION_OUT(22),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(23),
         GlitchData    => APUFCMINSTRUCTION23_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(23)",
         OutTemp       => APUFCMINSTRUCTION_OUT(23),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(24),
         GlitchData    => APUFCMINSTRUCTION24_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(24)",
         OutTemp       => APUFCMINSTRUCTION_OUT(24),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(25),
         GlitchData    => APUFCMINSTRUCTION25_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(25)",
         OutTemp       => APUFCMINSTRUCTION_OUT(25),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(26),
         GlitchData    => APUFCMINSTRUCTION26_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(26)",
         OutTemp       => APUFCMINSTRUCTION_OUT(26),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(27),
         GlitchData    => APUFCMINSTRUCTION27_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(27)",
         OutTemp       => APUFCMINSTRUCTION_OUT(27),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(28),
         GlitchData    => APUFCMINSTRUCTION28_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(28)",
         OutTemp       => APUFCMINSTRUCTION_OUT(28),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(29),
         GlitchData    => APUFCMINSTRUCTION29_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(29)",
         OutTemp       => APUFCMINSTRUCTION_OUT(29),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(30),
         GlitchData    => APUFCMINSTRUCTION30_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(30)",
         OutTemp       => APUFCMINSTRUCTION_OUT(30),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMINSTRUCTION(31),
         GlitchData    => APUFCMINSTRUCTION31_GlitchData,
         OutSignalName => "APUFCMINSTRUCTION(31)",
         OutTemp       => APUFCMINSTRUCTION_OUT(31),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMINSTRUCTION(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADBYTEEN(0),
         GlitchData    => APUFCMLOADBYTEEN0_GlitchData,
         OutSignalName => "APUFCMLOADBYTEEN(0)",
         OutTemp       => APUFCMLOADBYTEEN_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADBYTEEN(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADBYTEEN(1),
         GlitchData    => APUFCMLOADBYTEEN1_GlitchData,
         OutSignalName => "APUFCMLOADBYTEEN(1)",
         OutTemp       => APUFCMLOADBYTEEN_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADBYTEEN(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADBYTEEN(2),
         GlitchData    => APUFCMLOADBYTEEN2_GlitchData,
         OutSignalName => "APUFCMLOADBYTEEN(2)",
         OutTemp       => APUFCMLOADBYTEEN_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADBYTEEN(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADBYTEEN(3),
         GlitchData    => APUFCMLOADBYTEEN3_GlitchData,
         OutSignalName => "APUFCMLOADBYTEEN(3)",
         OutTemp       => APUFCMLOADBYTEEN_OUT(3),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADBYTEEN(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(0),
         GlitchData    => APUFCMLOADDATA0_GlitchData,
         OutSignalName => "APUFCMLOADDATA(0)",
         OutTemp       => APUFCMLOADDATA_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(1),
         GlitchData    => APUFCMLOADDATA1_GlitchData,
         OutSignalName => "APUFCMLOADDATA(1)",
         OutTemp       => APUFCMLOADDATA_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(2),
         GlitchData    => APUFCMLOADDATA2_GlitchData,
         OutSignalName => "APUFCMLOADDATA(2)",
         OutTemp       => APUFCMLOADDATA_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(3),
         GlitchData    => APUFCMLOADDATA3_GlitchData,
         OutSignalName => "APUFCMLOADDATA(3)",
         OutTemp       => APUFCMLOADDATA_OUT(3),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(4),
         GlitchData    => APUFCMLOADDATA4_GlitchData,
         OutSignalName => "APUFCMLOADDATA(4)",
         OutTemp       => APUFCMLOADDATA_OUT(4),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(5),
         GlitchData    => APUFCMLOADDATA5_GlitchData,
         OutSignalName => "APUFCMLOADDATA(5)",
         OutTemp       => APUFCMLOADDATA_OUT(5),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(6),
         GlitchData    => APUFCMLOADDATA6_GlitchData,
         OutSignalName => "APUFCMLOADDATA(6)",
         OutTemp       => APUFCMLOADDATA_OUT(6),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(7),
         GlitchData    => APUFCMLOADDATA7_GlitchData,
         OutSignalName => "APUFCMLOADDATA(7)",
         OutTemp       => APUFCMLOADDATA_OUT(7),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(8),
         GlitchData    => APUFCMLOADDATA8_GlitchData,
         OutSignalName => "APUFCMLOADDATA(8)",
         OutTemp       => APUFCMLOADDATA_OUT(8),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(9),
         GlitchData    => APUFCMLOADDATA9_GlitchData,
         OutSignalName => "APUFCMLOADDATA(9)",
         OutTemp       => APUFCMLOADDATA_OUT(9),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(10),
         GlitchData    => APUFCMLOADDATA10_GlitchData,
         OutSignalName => "APUFCMLOADDATA(10)",
         OutTemp       => APUFCMLOADDATA_OUT(10),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(11),
         GlitchData    => APUFCMLOADDATA11_GlitchData,
         OutSignalName => "APUFCMLOADDATA(11)",
         OutTemp       => APUFCMLOADDATA_OUT(11),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(12),
         GlitchData    => APUFCMLOADDATA12_GlitchData,
         OutSignalName => "APUFCMLOADDATA(12)",
         OutTemp       => APUFCMLOADDATA_OUT(12),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(13),
         GlitchData    => APUFCMLOADDATA13_GlitchData,
         OutSignalName => "APUFCMLOADDATA(13)",
         OutTemp       => APUFCMLOADDATA_OUT(13),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(14),
         GlitchData    => APUFCMLOADDATA14_GlitchData,
         OutSignalName => "APUFCMLOADDATA(14)",
         OutTemp       => APUFCMLOADDATA_OUT(14),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(15),
         GlitchData    => APUFCMLOADDATA15_GlitchData,
         OutSignalName => "APUFCMLOADDATA(15)",
         OutTemp       => APUFCMLOADDATA_OUT(15),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(16),
         GlitchData    => APUFCMLOADDATA16_GlitchData,
         OutSignalName => "APUFCMLOADDATA(16)",
         OutTemp       => APUFCMLOADDATA_OUT(16),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(17),
         GlitchData    => APUFCMLOADDATA17_GlitchData,
         OutSignalName => "APUFCMLOADDATA(17)",
         OutTemp       => APUFCMLOADDATA_OUT(17),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(18),
         GlitchData    => APUFCMLOADDATA18_GlitchData,
         OutSignalName => "APUFCMLOADDATA(18)",
         OutTemp       => APUFCMLOADDATA_OUT(18),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(19),
         GlitchData    => APUFCMLOADDATA19_GlitchData,
         OutSignalName => "APUFCMLOADDATA(19)",
         OutTemp       => APUFCMLOADDATA_OUT(19),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(20),
         GlitchData    => APUFCMLOADDATA20_GlitchData,
         OutSignalName => "APUFCMLOADDATA(20)",
         OutTemp       => APUFCMLOADDATA_OUT(20),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(21),
         GlitchData    => APUFCMLOADDATA21_GlitchData,
         OutSignalName => "APUFCMLOADDATA(21)",
         OutTemp       => APUFCMLOADDATA_OUT(21),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(22),
         GlitchData    => APUFCMLOADDATA22_GlitchData,
         OutSignalName => "APUFCMLOADDATA(22)",
         OutTemp       => APUFCMLOADDATA_OUT(22),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(23),
         GlitchData    => APUFCMLOADDATA23_GlitchData,
         OutSignalName => "APUFCMLOADDATA(23)",
         OutTemp       => APUFCMLOADDATA_OUT(23),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(24),
         GlitchData    => APUFCMLOADDATA24_GlitchData,
         OutSignalName => "APUFCMLOADDATA(24)",
         OutTemp       => APUFCMLOADDATA_OUT(24),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(25),
         GlitchData    => APUFCMLOADDATA25_GlitchData,
         OutSignalName => "APUFCMLOADDATA(25)",
         OutTemp       => APUFCMLOADDATA_OUT(25),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(26),
         GlitchData    => APUFCMLOADDATA26_GlitchData,
         OutSignalName => "APUFCMLOADDATA(26)",
         OutTemp       => APUFCMLOADDATA_OUT(26),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(27),
         GlitchData    => APUFCMLOADDATA27_GlitchData,
         OutSignalName => "APUFCMLOADDATA(27)",
         OutTemp       => APUFCMLOADDATA_OUT(27),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(28),
         GlitchData    => APUFCMLOADDATA28_GlitchData,
         OutSignalName => "APUFCMLOADDATA(28)",
         OutTemp       => APUFCMLOADDATA_OUT(28),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(29),
         GlitchData    => APUFCMLOADDATA29_GlitchData,
         OutSignalName => "APUFCMLOADDATA(29)",
         OutTemp       => APUFCMLOADDATA_OUT(29),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(30),
         GlitchData    => APUFCMLOADDATA30_GlitchData,
         OutSignalName => "APUFCMLOADDATA(30)",
         OutTemp       => APUFCMLOADDATA_OUT(30),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMLOADDATA(31),
         GlitchData    => APUFCMLOADDATA31_GlitchData,
         OutSignalName => "APUFCMLOADDATA(31)",
         OutTemp       => APUFCMLOADDATA_OUT(31),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMLOADDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(0),
         GlitchData    => APUFCMRADATA0_GlitchData,
         OutSignalName => "APUFCMRADATA(0)",
         OutTemp       => APUFCMRADATA_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(1),
         GlitchData    => APUFCMRADATA1_GlitchData,
         OutSignalName => "APUFCMRADATA(1)",
         OutTemp       => APUFCMRADATA_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(2),
         GlitchData    => APUFCMRADATA2_GlitchData,
         OutSignalName => "APUFCMRADATA(2)",
         OutTemp       => APUFCMRADATA_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(3),
         GlitchData    => APUFCMRADATA3_GlitchData,
         OutSignalName => "APUFCMRADATA(3)",
         OutTemp       => APUFCMRADATA_OUT(3),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(4),
         GlitchData    => APUFCMRADATA4_GlitchData,
         OutSignalName => "APUFCMRADATA(4)",
         OutTemp       => APUFCMRADATA_OUT(4),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(5),
         GlitchData    => APUFCMRADATA5_GlitchData,
         OutSignalName => "APUFCMRADATA(5)",
         OutTemp       => APUFCMRADATA_OUT(5),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(6),
         GlitchData    => APUFCMRADATA6_GlitchData,
         OutSignalName => "APUFCMRADATA(6)",
         OutTemp       => APUFCMRADATA_OUT(6),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(7),
         GlitchData    => APUFCMRADATA7_GlitchData,
         OutSignalName => "APUFCMRADATA(7)",
         OutTemp       => APUFCMRADATA_OUT(7),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(8),
         GlitchData    => APUFCMRADATA8_GlitchData,
         OutSignalName => "APUFCMRADATA(8)",
         OutTemp       => APUFCMRADATA_OUT(8),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(9),
         GlitchData    => APUFCMRADATA9_GlitchData,
         OutSignalName => "APUFCMRADATA(9)",
         OutTemp       => APUFCMRADATA_OUT(9),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(10),
         GlitchData    => APUFCMRADATA10_GlitchData,
         OutSignalName => "APUFCMRADATA(10)",
         OutTemp       => APUFCMRADATA_OUT(10),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(11),
         GlitchData    => APUFCMRADATA11_GlitchData,
         OutSignalName => "APUFCMRADATA(11)",
         OutTemp       => APUFCMRADATA_OUT(11),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(12),
         GlitchData    => APUFCMRADATA12_GlitchData,
         OutSignalName => "APUFCMRADATA(12)",
         OutTemp       => APUFCMRADATA_OUT(12),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(13),
         GlitchData    => APUFCMRADATA13_GlitchData,
         OutSignalName => "APUFCMRADATA(13)",
         OutTemp       => APUFCMRADATA_OUT(13),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(14),
         GlitchData    => APUFCMRADATA14_GlitchData,
         OutSignalName => "APUFCMRADATA(14)",
         OutTemp       => APUFCMRADATA_OUT(14),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(15),
         GlitchData    => APUFCMRADATA15_GlitchData,
         OutSignalName => "APUFCMRADATA(15)",
         OutTemp       => APUFCMRADATA_OUT(15),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(16),
         GlitchData    => APUFCMRADATA16_GlitchData,
         OutSignalName => "APUFCMRADATA(16)",
         OutTemp       => APUFCMRADATA_OUT(16),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(17),
         GlitchData    => APUFCMRADATA17_GlitchData,
         OutSignalName => "APUFCMRADATA(17)",
         OutTemp       => APUFCMRADATA_OUT(17),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(18),
         GlitchData    => APUFCMRADATA18_GlitchData,
         OutSignalName => "APUFCMRADATA(18)",
         OutTemp       => APUFCMRADATA_OUT(18),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(19),
         GlitchData    => APUFCMRADATA19_GlitchData,
         OutSignalName => "APUFCMRADATA(19)",
         OutTemp       => APUFCMRADATA_OUT(19),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(20),
         GlitchData    => APUFCMRADATA20_GlitchData,
         OutSignalName => "APUFCMRADATA(20)",
         OutTemp       => APUFCMRADATA_OUT(20),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(21),
         GlitchData    => APUFCMRADATA21_GlitchData,
         OutSignalName => "APUFCMRADATA(21)",
         OutTemp       => APUFCMRADATA_OUT(21),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(22),
         GlitchData    => APUFCMRADATA22_GlitchData,
         OutSignalName => "APUFCMRADATA(22)",
         OutTemp       => APUFCMRADATA_OUT(22),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(23),
         GlitchData    => APUFCMRADATA23_GlitchData,
         OutSignalName => "APUFCMRADATA(23)",
         OutTemp       => APUFCMRADATA_OUT(23),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(24),
         GlitchData    => APUFCMRADATA24_GlitchData,
         OutSignalName => "APUFCMRADATA(24)",
         OutTemp       => APUFCMRADATA_OUT(24),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(25),
         GlitchData    => APUFCMRADATA25_GlitchData,
         OutSignalName => "APUFCMRADATA(25)",
         OutTemp       => APUFCMRADATA_OUT(25),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(26),
         GlitchData    => APUFCMRADATA26_GlitchData,
         OutSignalName => "APUFCMRADATA(26)",
         OutTemp       => APUFCMRADATA_OUT(26),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(27),
         GlitchData    => APUFCMRADATA27_GlitchData,
         OutSignalName => "APUFCMRADATA(27)",
         OutTemp       => APUFCMRADATA_OUT(27),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(28),
         GlitchData    => APUFCMRADATA28_GlitchData,
         OutSignalName => "APUFCMRADATA(28)",
         OutTemp       => APUFCMRADATA_OUT(28),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(29),
         GlitchData    => APUFCMRADATA29_GlitchData,
         OutSignalName => "APUFCMRADATA(29)",
         OutTemp       => APUFCMRADATA_OUT(29),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(30),
         GlitchData    => APUFCMRADATA30_GlitchData,
         OutSignalName => "APUFCMRADATA(30)",
         OutTemp       => APUFCMRADATA_OUT(30),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRADATA(31),
         GlitchData    => APUFCMRADATA31_GlitchData,
         OutSignalName => "APUFCMRADATA(31)",
         OutTemp       => APUFCMRADATA_OUT(31),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRADATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(0),
         GlitchData    => APUFCMRBDATA0_GlitchData,
         OutSignalName => "APUFCMRBDATA(0)",
         OutTemp       => APUFCMRBDATA_OUT(0),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(1),
         GlitchData    => APUFCMRBDATA1_GlitchData,
         OutSignalName => "APUFCMRBDATA(1)",
         OutTemp       => APUFCMRBDATA_OUT(1),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(2),
         GlitchData    => APUFCMRBDATA2_GlitchData,
         OutSignalName => "APUFCMRBDATA(2)",
         OutTemp       => APUFCMRBDATA_OUT(2),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(3),
         GlitchData    => APUFCMRBDATA3_GlitchData,
         OutSignalName => "APUFCMRBDATA(3)",
         OutTemp       => APUFCMRBDATA_OUT(3),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(4),
         GlitchData    => APUFCMRBDATA4_GlitchData,
         OutSignalName => "APUFCMRBDATA(4)",
         OutTemp       => APUFCMRBDATA_OUT(4),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(5),
         GlitchData    => APUFCMRBDATA5_GlitchData,
         OutSignalName => "APUFCMRBDATA(5)",
         OutTemp       => APUFCMRBDATA_OUT(5),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(6),
         GlitchData    => APUFCMRBDATA6_GlitchData,
         OutSignalName => "APUFCMRBDATA(6)",
         OutTemp       => APUFCMRBDATA_OUT(6),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(7),
         GlitchData    => APUFCMRBDATA7_GlitchData,
         OutSignalName => "APUFCMRBDATA(7)",
         OutTemp       => APUFCMRBDATA_OUT(7),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(8),
         GlitchData    => APUFCMRBDATA8_GlitchData,
         OutSignalName => "APUFCMRBDATA(8)",
         OutTemp       => APUFCMRBDATA_OUT(8),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(9),
         GlitchData    => APUFCMRBDATA9_GlitchData,
         OutSignalName => "APUFCMRBDATA(9)",
         OutTemp       => APUFCMRBDATA_OUT(9),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(10),
         GlitchData    => APUFCMRBDATA10_GlitchData,
         OutSignalName => "APUFCMRBDATA(10)",
         OutTemp       => APUFCMRBDATA_OUT(10),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(11),
         GlitchData    => APUFCMRBDATA11_GlitchData,
         OutSignalName => "APUFCMRBDATA(11)",
         OutTemp       => APUFCMRBDATA_OUT(11),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(12),
         GlitchData    => APUFCMRBDATA12_GlitchData,
         OutSignalName => "APUFCMRBDATA(12)",
         OutTemp       => APUFCMRBDATA_OUT(12),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(13),
         GlitchData    => APUFCMRBDATA13_GlitchData,
         OutSignalName => "APUFCMRBDATA(13)",
         OutTemp       => APUFCMRBDATA_OUT(13),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(14),
         GlitchData    => APUFCMRBDATA14_GlitchData,
         OutSignalName => "APUFCMRBDATA(14)",
         OutTemp       => APUFCMRBDATA_OUT(14),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(15),
         GlitchData    => APUFCMRBDATA15_GlitchData,
         OutSignalName => "APUFCMRBDATA(15)",
         OutTemp       => APUFCMRBDATA_OUT(15),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(16),
         GlitchData    => APUFCMRBDATA16_GlitchData,
         OutSignalName => "APUFCMRBDATA(16)",
         OutTemp       => APUFCMRBDATA_OUT(16),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(17),
         GlitchData    => APUFCMRBDATA17_GlitchData,
         OutSignalName => "APUFCMRBDATA(17)",
         OutTemp       => APUFCMRBDATA_OUT(17),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(18),
         GlitchData    => APUFCMRBDATA18_GlitchData,
         OutSignalName => "APUFCMRBDATA(18)",
         OutTemp       => APUFCMRBDATA_OUT(18),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(19),
         GlitchData    => APUFCMRBDATA19_GlitchData,
         OutSignalName => "APUFCMRBDATA(19)",
         OutTemp       => APUFCMRBDATA_OUT(19),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(20),
         GlitchData    => APUFCMRBDATA20_GlitchData,
         OutSignalName => "APUFCMRBDATA(20)",
         OutTemp       => APUFCMRBDATA_OUT(20),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(21),
         GlitchData    => APUFCMRBDATA21_GlitchData,
         OutSignalName => "APUFCMRBDATA(21)",
         OutTemp       => APUFCMRBDATA_OUT(21),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(22),
         GlitchData    => APUFCMRBDATA22_GlitchData,
         OutSignalName => "APUFCMRBDATA(22)",
         OutTemp       => APUFCMRBDATA_OUT(22),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(23),
         GlitchData    => APUFCMRBDATA23_GlitchData,
         OutSignalName => "APUFCMRBDATA(23)",
         OutTemp       => APUFCMRBDATA_OUT(23),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(24),
         GlitchData    => APUFCMRBDATA24_GlitchData,
         OutSignalName => "APUFCMRBDATA(24)",
         OutTemp       => APUFCMRBDATA_OUT(24),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(25),
         GlitchData    => APUFCMRBDATA25_GlitchData,
         OutSignalName => "APUFCMRBDATA(25)",
         OutTemp       => APUFCMRBDATA_OUT(25),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(26),
         GlitchData    => APUFCMRBDATA26_GlitchData,
         OutSignalName => "APUFCMRBDATA(26)",
         OutTemp       => APUFCMRBDATA_OUT(26),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(27),
         GlitchData    => APUFCMRBDATA27_GlitchData,
         OutSignalName => "APUFCMRBDATA(27)",
         OutTemp       => APUFCMRBDATA_OUT(27),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(28),
         GlitchData    => APUFCMRBDATA28_GlitchData,
         OutSignalName => "APUFCMRBDATA(28)",
         OutTemp       => APUFCMRBDATA_OUT(28),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(29),
         GlitchData    => APUFCMRBDATA29_GlitchData,
         OutSignalName => "APUFCMRBDATA(29)",
         OutTemp       => APUFCMRBDATA_OUT(29),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(30),
         GlitchData    => APUFCMRBDATA30_GlitchData,
         OutSignalName => "APUFCMRBDATA(30)",
         OutTemp       => APUFCMRBDATA_OUT(30),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => APUFCMRBDATA(31),
         GlitchData    => APUFCMRBDATA31_GlitchData,
         OutSignalName => "APUFCMRBDATA(31)",
         OutTemp       => APUFCMRBDATA_OUT(31),
         Paths         => (0 => (CPMFCMCLK_dly'last_event, tpd_CPMFCMCLK_APUFCMRBDATA(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(0),
         GlitchData    => C405DBGWBIAR0_GlitchData,
         OutSignalName => "C405DBGWBIAR(0)",
         OutTemp       => C405DBGWBIAR_OUT(0),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(1),
         GlitchData    => C405DBGWBIAR1_GlitchData,
         OutSignalName => "C405DBGWBIAR(1)",
         OutTemp       => C405DBGWBIAR_OUT(1),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(2),
         GlitchData    => C405DBGWBIAR2_GlitchData,
         OutSignalName => "C405DBGWBIAR(2)",
         OutTemp       => C405DBGWBIAR_OUT(2),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(3),
         GlitchData    => C405DBGWBIAR3_GlitchData,
         OutSignalName => "C405DBGWBIAR(3)",
         OutTemp       => C405DBGWBIAR_OUT(3),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(4),
         GlitchData    => C405DBGWBIAR4_GlitchData,
         OutSignalName => "C405DBGWBIAR(4)",
         OutTemp       => C405DBGWBIAR_OUT(4),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(5),
         GlitchData    => C405DBGWBIAR5_GlitchData,
         OutSignalName => "C405DBGWBIAR(5)",
         OutTemp       => C405DBGWBIAR_OUT(5),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(6),
         GlitchData    => C405DBGWBIAR6_GlitchData,
         OutSignalName => "C405DBGWBIAR(6)",
         OutTemp       => C405DBGWBIAR_OUT(6),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(7),
         GlitchData    => C405DBGWBIAR7_GlitchData,
         OutSignalName => "C405DBGWBIAR(7)",
         OutTemp       => C405DBGWBIAR_OUT(7),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(8),
         GlitchData    => C405DBGWBIAR8_GlitchData,
         OutSignalName => "C405DBGWBIAR(8)",
         OutTemp       => C405DBGWBIAR_OUT(8),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(9),
         GlitchData    => C405DBGWBIAR9_GlitchData,
         OutSignalName => "C405DBGWBIAR(9)",
         OutTemp       => C405DBGWBIAR_OUT(9),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(10),
         GlitchData    => C405DBGWBIAR10_GlitchData,
         OutSignalName => "C405DBGWBIAR(10)",
         OutTemp       => C405DBGWBIAR_OUT(10),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(11),
         GlitchData    => C405DBGWBIAR11_GlitchData,
         OutSignalName => "C405DBGWBIAR(11)",
         OutTemp       => C405DBGWBIAR_OUT(11),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(12),
         GlitchData    => C405DBGWBIAR12_GlitchData,
         OutSignalName => "C405DBGWBIAR(12)",
         OutTemp       => C405DBGWBIAR_OUT(12),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(13),
         GlitchData    => C405DBGWBIAR13_GlitchData,
         OutSignalName => "C405DBGWBIAR(13)",
         OutTemp       => C405DBGWBIAR_OUT(13),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(14),
         GlitchData    => C405DBGWBIAR14_GlitchData,
         OutSignalName => "C405DBGWBIAR(14)",
         OutTemp       => C405DBGWBIAR_OUT(14),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(15),
         GlitchData    => C405DBGWBIAR15_GlitchData,
         OutSignalName => "C405DBGWBIAR(15)",
         OutTemp       => C405DBGWBIAR_OUT(15),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(16),
         GlitchData    => C405DBGWBIAR16_GlitchData,
         OutSignalName => "C405DBGWBIAR(16)",
         OutTemp       => C405DBGWBIAR_OUT(16),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(17),
         GlitchData    => C405DBGWBIAR17_GlitchData,
         OutSignalName => "C405DBGWBIAR(17)",
         OutTemp       => C405DBGWBIAR_OUT(17),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(18),
         GlitchData    => C405DBGWBIAR18_GlitchData,
         OutSignalName => "C405DBGWBIAR(18)",
         OutTemp       => C405DBGWBIAR_OUT(18),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(19),
         GlitchData    => C405DBGWBIAR19_GlitchData,
         OutSignalName => "C405DBGWBIAR(19)",
         OutTemp       => C405DBGWBIAR_OUT(19),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(20),
         GlitchData    => C405DBGWBIAR20_GlitchData,
         OutSignalName => "C405DBGWBIAR(20)",
         OutTemp       => C405DBGWBIAR_OUT(20),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(21),
         GlitchData    => C405DBGWBIAR21_GlitchData,
         OutSignalName => "C405DBGWBIAR(21)",
         OutTemp       => C405DBGWBIAR_OUT(21),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(22),
         GlitchData    => C405DBGWBIAR22_GlitchData,
         OutSignalName => "C405DBGWBIAR(22)",
         OutTemp       => C405DBGWBIAR_OUT(22),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(23),
         GlitchData    => C405DBGWBIAR23_GlitchData,
         OutSignalName => "C405DBGWBIAR(23)",
         OutTemp       => C405DBGWBIAR_OUT(23),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(24),
         GlitchData    => C405DBGWBIAR24_GlitchData,
         OutSignalName => "C405DBGWBIAR(24)",
         OutTemp       => C405DBGWBIAR_OUT(24),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(25),
         GlitchData    => C405DBGWBIAR25_GlitchData,
         OutSignalName => "C405DBGWBIAR(25)",
         OutTemp       => C405DBGWBIAR_OUT(25),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(26),
         GlitchData    => C405DBGWBIAR26_GlitchData,
         OutSignalName => "C405DBGWBIAR(26)",
         OutTemp       => C405DBGWBIAR_OUT(26),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(27),
         GlitchData    => C405DBGWBIAR27_GlitchData,
         OutSignalName => "C405DBGWBIAR(27)",
         OutTemp       => C405DBGWBIAR_OUT(27),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(28),
         GlitchData    => C405DBGWBIAR28_GlitchData,
         OutSignalName => "C405DBGWBIAR(28)",
         OutTemp       => C405DBGWBIAR_OUT(28),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405DBGWBIAR(29),
         GlitchData    => C405DBGWBIAR29_GlitchData,
         OutSignalName => "C405DBGWBIAR(29)",
         OutTemp       => C405DBGWBIAR_OUT(29),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405DBGWBIAR(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(0),
         GlitchData    => C405PLBDCUABUS0_GlitchData,
         OutSignalName => "C405PLBDCUABUS(0)",
         OutTemp       => C405PLBDCUABUS_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(1),
         GlitchData    => C405PLBDCUABUS1_GlitchData,
         OutSignalName => "C405PLBDCUABUS(1)",
         OutTemp       => C405PLBDCUABUS_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(2),
         GlitchData    => C405PLBDCUABUS2_GlitchData,
         OutSignalName => "C405PLBDCUABUS(2)",
         OutTemp       => C405PLBDCUABUS_OUT(2),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(3),
         GlitchData    => C405PLBDCUABUS3_GlitchData,
         OutSignalName => "C405PLBDCUABUS(3)",
         OutTemp       => C405PLBDCUABUS_OUT(3),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(4),
         GlitchData    => C405PLBDCUABUS4_GlitchData,
         OutSignalName => "C405PLBDCUABUS(4)",
         OutTemp       => C405PLBDCUABUS_OUT(4),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(5),
         GlitchData    => C405PLBDCUABUS5_GlitchData,
         OutSignalName => "C405PLBDCUABUS(5)",
         OutTemp       => C405PLBDCUABUS_OUT(5),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(6),
         GlitchData    => C405PLBDCUABUS6_GlitchData,
         OutSignalName => "C405PLBDCUABUS(6)",
         OutTemp       => C405PLBDCUABUS_OUT(6),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(7),
         GlitchData    => C405PLBDCUABUS7_GlitchData,
         OutSignalName => "C405PLBDCUABUS(7)",
         OutTemp       => C405PLBDCUABUS_OUT(7),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(8),
         GlitchData    => C405PLBDCUABUS8_GlitchData,
         OutSignalName => "C405PLBDCUABUS(8)",
         OutTemp       => C405PLBDCUABUS_OUT(8),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(9),
         GlitchData    => C405PLBDCUABUS9_GlitchData,
         OutSignalName => "C405PLBDCUABUS(9)",
         OutTemp       => C405PLBDCUABUS_OUT(9),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(10),
         GlitchData    => C405PLBDCUABUS10_GlitchData,
         OutSignalName => "C405PLBDCUABUS(10)",
         OutTemp       => C405PLBDCUABUS_OUT(10),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(11),
         GlitchData    => C405PLBDCUABUS11_GlitchData,
         OutSignalName => "C405PLBDCUABUS(11)",
         OutTemp       => C405PLBDCUABUS_OUT(11),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(12),
         GlitchData    => C405PLBDCUABUS12_GlitchData,
         OutSignalName => "C405PLBDCUABUS(12)",
         OutTemp       => C405PLBDCUABUS_OUT(12),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(13),
         GlitchData    => C405PLBDCUABUS13_GlitchData,
         OutSignalName => "C405PLBDCUABUS(13)",
         OutTemp       => C405PLBDCUABUS_OUT(13),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(14),
         GlitchData    => C405PLBDCUABUS14_GlitchData,
         OutSignalName => "C405PLBDCUABUS(14)",
         OutTemp       => C405PLBDCUABUS_OUT(14),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(15),
         GlitchData    => C405PLBDCUABUS15_GlitchData,
         OutSignalName => "C405PLBDCUABUS(15)",
         OutTemp       => C405PLBDCUABUS_OUT(15),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(16),
         GlitchData    => C405PLBDCUABUS16_GlitchData,
         OutSignalName => "C405PLBDCUABUS(16)",
         OutTemp       => C405PLBDCUABUS_OUT(16),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(17),
         GlitchData    => C405PLBDCUABUS17_GlitchData,
         OutSignalName => "C405PLBDCUABUS(17)",
         OutTemp       => C405PLBDCUABUS_OUT(17),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(18),
         GlitchData    => C405PLBDCUABUS18_GlitchData,
         OutSignalName => "C405PLBDCUABUS(18)",
         OutTemp       => C405PLBDCUABUS_OUT(18),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(19),
         GlitchData    => C405PLBDCUABUS19_GlitchData,
         OutSignalName => "C405PLBDCUABUS(19)",
         OutTemp       => C405PLBDCUABUS_OUT(19),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(20),
         GlitchData    => C405PLBDCUABUS20_GlitchData,
         OutSignalName => "C405PLBDCUABUS(20)",
         OutTemp       => C405PLBDCUABUS_OUT(20),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(21),
         GlitchData    => C405PLBDCUABUS21_GlitchData,
         OutSignalName => "C405PLBDCUABUS(21)",
         OutTemp       => C405PLBDCUABUS_OUT(21),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(22),
         GlitchData    => C405PLBDCUABUS22_GlitchData,
         OutSignalName => "C405PLBDCUABUS(22)",
         OutTemp       => C405PLBDCUABUS_OUT(22),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(23),
         GlitchData    => C405PLBDCUABUS23_GlitchData,
         OutSignalName => "C405PLBDCUABUS(23)",
         OutTemp       => C405PLBDCUABUS_OUT(23),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(24),
         GlitchData    => C405PLBDCUABUS24_GlitchData,
         OutSignalName => "C405PLBDCUABUS(24)",
         OutTemp       => C405PLBDCUABUS_OUT(24),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(25),
         GlitchData    => C405PLBDCUABUS25_GlitchData,
         OutSignalName => "C405PLBDCUABUS(25)",
         OutTemp       => C405PLBDCUABUS_OUT(25),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(26),
         GlitchData    => C405PLBDCUABUS26_GlitchData,
         OutSignalName => "C405PLBDCUABUS(26)",
         OutTemp       => C405PLBDCUABUS_OUT(26),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(27),
         GlitchData    => C405PLBDCUABUS27_GlitchData,
         OutSignalName => "C405PLBDCUABUS(27)",
         OutTemp       => C405PLBDCUABUS_OUT(27),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(28),
         GlitchData    => C405PLBDCUABUS28_GlitchData,
         OutSignalName => "C405PLBDCUABUS(28)",
         OutTemp       => C405PLBDCUABUS_OUT(28),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(29),
         GlitchData    => C405PLBDCUABUS29_GlitchData,
         OutSignalName => "C405PLBDCUABUS(29)",
         OutTemp       => C405PLBDCUABUS_OUT(29),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(30),
         GlitchData    => C405PLBDCUABUS30_GlitchData,
         OutSignalName => "C405PLBDCUABUS(30)",
         OutTemp       => C405PLBDCUABUS_OUT(30),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUABUS(31),
         GlitchData    => C405PLBDCUABUS31_GlitchData,
         OutSignalName => "C405PLBDCUABUS(31)",
         OutTemp       => C405PLBDCUABUS_OUT(31),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUABUS(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(0),
         GlitchData    => C405PLBDCUBE0_GlitchData,
         OutSignalName => "C405PLBDCUBE(0)",
         OutTemp       => C405PLBDCUBE_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(1),
         GlitchData    => C405PLBDCUBE1_GlitchData,
         OutSignalName => "C405PLBDCUBE(1)",
         OutTemp       => C405PLBDCUBE_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(2),
         GlitchData    => C405PLBDCUBE2_GlitchData,
         OutSignalName => "C405PLBDCUBE(2)",
         OutTemp       => C405PLBDCUBE_OUT(2),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(3),
         GlitchData    => C405PLBDCUBE3_GlitchData,
         OutSignalName => "C405PLBDCUBE(3)",
         OutTemp       => C405PLBDCUBE_OUT(3),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(4),
         GlitchData    => C405PLBDCUBE4_GlitchData,
         OutSignalName => "C405PLBDCUBE(4)",
         OutTemp       => C405PLBDCUBE_OUT(4),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(5),
         GlitchData    => C405PLBDCUBE5_GlitchData,
         OutSignalName => "C405PLBDCUBE(5)",
         OutTemp       => C405PLBDCUBE_OUT(5),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(6),
         GlitchData    => C405PLBDCUBE6_GlitchData,
         OutSignalName => "C405PLBDCUBE(6)",
         OutTemp       => C405PLBDCUBE_OUT(6),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUBE(7),
         GlitchData    => C405PLBDCUBE7_GlitchData,
         OutSignalName => "C405PLBDCUBE(7)",
         OutTemp       => C405PLBDCUBE_OUT(7),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUBE(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUPRIORITY(0),
         GlitchData    => C405PLBDCUPRIORITY0_GlitchData,
         OutSignalName => "C405PLBDCUPRIORITY(0)",
         OutTemp       => C405PLBDCUPRIORITY_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUPRIORITY(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUPRIORITY(1),
         GlitchData    => C405PLBDCUPRIORITY1_GlitchData,
         OutSignalName => "C405PLBDCUPRIORITY(1)",
         OutTemp       => C405PLBDCUPRIORITY_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUPRIORITY(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(0),
         GlitchData    => C405PLBDCUWRDBUS0_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(0)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(1),
         GlitchData    => C405PLBDCUWRDBUS1_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(1)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(2),
         GlitchData    => C405PLBDCUWRDBUS2_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(2)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(2),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(3),
         GlitchData    => C405PLBDCUWRDBUS3_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(3)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(3),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(4),
         GlitchData    => C405PLBDCUWRDBUS4_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(4)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(4),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(5),
         GlitchData    => C405PLBDCUWRDBUS5_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(5)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(5),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(6),
         GlitchData    => C405PLBDCUWRDBUS6_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(6)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(6),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(7),
         GlitchData    => C405PLBDCUWRDBUS7_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(7)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(7),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(8),
         GlitchData    => C405PLBDCUWRDBUS8_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(8)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(8),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(9),
         GlitchData    => C405PLBDCUWRDBUS9_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(9)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(9),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(10),
         GlitchData    => C405PLBDCUWRDBUS10_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(10)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(10),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(11),
         GlitchData    => C405PLBDCUWRDBUS11_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(11)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(11),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(12),
         GlitchData    => C405PLBDCUWRDBUS12_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(12)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(12),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(13),
         GlitchData    => C405PLBDCUWRDBUS13_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(13)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(13),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(14),
         GlitchData    => C405PLBDCUWRDBUS14_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(14)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(14),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(15),
         GlitchData    => C405PLBDCUWRDBUS15_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(15)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(15),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(16),
         GlitchData    => C405PLBDCUWRDBUS16_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(16)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(16),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(17),
         GlitchData    => C405PLBDCUWRDBUS17_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(17)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(17),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(18),
         GlitchData    => C405PLBDCUWRDBUS18_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(18)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(18),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(19),
         GlitchData    => C405PLBDCUWRDBUS19_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(19)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(19),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(20),
         GlitchData    => C405PLBDCUWRDBUS20_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(20)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(20),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(21),
         GlitchData    => C405PLBDCUWRDBUS21_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(21)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(21),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(22),
         GlitchData    => C405PLBDCUWRDBUS22_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(22)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(22),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(23),
         GlitchData    => C405PLBDCUWRDBUS23_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(23)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(23),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(24),
         GlitchData    => C405PLBDCUWRDBUS24_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(24)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(24),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(25),
         GlitchData    => C405PLBDCUWRDBUS25_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(25)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(25),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(26),
         GlitchData    => C405PLBDCUWRDBUS26_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(26)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(26),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(27),
         GlitchData    => C405PLBDCUWRDBUS27_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(27)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(27),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(28),
         GlitchData    => C405PLBDCUWRDBUS28_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(28)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(28),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(29),
         GlitchData    => C405PLBDCUWRDBUS29_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(29)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(29),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(30),
         GlitchData    => C405PLBDCUWRDBUS30_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(30)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(30),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(31),
         GlitchData    => C405PLBDCUWRDBUS31_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(31)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(31),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(32),
         GlitchData    => C405PLBDCUWRDBUS32_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(32)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(32),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(32),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(33),
         GlitchData    => C405PLBDCUWRDBUS33_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(33)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(33),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(33),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(34),
         GlitchData    => C405PLBDCUWRDBUS34_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(34)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(34),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(34),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(35),
         GlitchData    => C405PLBDCUWRDBUS35_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(35)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(35),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(35),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(36),
         GlitchData    => C405PLBDCUWRDBUS36_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(36)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(36),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(36),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(37),
         GlitchData    => C405PLBDCUWRDBUS37_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(37)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(37),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(37),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(38),
         GlitchData    => C405PLBDCUWRDBUS38_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(38)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(38),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(38),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(39),
         GlitchData    => C405PLBDCUWRDBUS39_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(39)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(39),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(39),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(40),
         GlitchData    => C405PLBDCUWRDBUS40_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(40)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(40),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(40),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(41),
         GlitchData    => C405PLBDCUWRDBUS41_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(41)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(41),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(41),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(42),
         GlitchData    => C405PLBDCUWRDBUS42_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(42)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(42),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(42),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(43),
         GlitchData    => C405PLBDCUWRDBUS43_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(43)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(43),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(43),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(44),
         GlitchData    => C405PLBDCUWRDBUS44_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(44)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(44),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(44),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(45),
         GlitchData    => C405PLBDCUWRDBUS45_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(45)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(45),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(45),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(46),
         GlitchData    => C405PLBDCUWRDBUS46_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(46)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(46),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(46),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(47),
         GlitchData    => C405PLBDCUWRDBUS47_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(47)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(47),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(47),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(48),
         GlitchData    => C405PLBDCUWRDBUS48_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(48)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(48),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(48),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(49),
         GlitchData    => C405PLBDCUWRDBUS49_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(49)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(49),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(49),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(50),
         GlitchData    => C405PLBDCUWRDBUS50_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(50)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(50),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(50),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(51),
         GlitchData    => C405PLBDCUWRDBUS51_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(51)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(51),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(51),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(52),
         GlitchData    => C405PLBDCUWRDBUS52_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(52)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(52),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(52),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(53),
         GlitchData    => C405PLBDCUWRDBUS53_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(53)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(53),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(53),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(54),
         GlitchData    => C405PLBDCUWRDBUS54_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(54)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(54),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(54),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(55),
         GlitchData    => C405PLBDCUWRDBUS55_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(55)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(55),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(55),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(56),
         GlitchData    => C405PLBDCUWRDBUS56_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(56)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(56),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(56),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(57),
         GlitchData    => C405PLBDCUWRDBUS57_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(57)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(57),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(57),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(58),
         GlitchData    => C405PLBDCUWRDBUS58_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(58)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(58),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(58),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(59),
         GlitchData    => C405PLBDCUWRDBUS59_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(59)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(59),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(59),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(60),
         GlitchData    => C405PLBDCUWRDBUS60_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(60)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(60),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(60),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(61),
         GlitchData    => C405PLBDCUWRDBUS61_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(61)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(61),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(61),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(62),
         GlitchData    => C405PLBDCUWRDBUS62_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(62)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(62),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(62),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBDCUWRDBUS(63),
         GlitchData    => C405PLBDCUWRDBUS63_GlitchData,
         OutSignalName => "C405PLBDCUWRDBUS(63)",
         OutTemp       => C405PLBDCUWRDBUS_OUT(63),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBDCUWRDBUS(63),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(0),
         GlitchData    => C405PLBICUABUS0_GlitchData,
         OutSignalName => "C405PLBICUABUS(0)",
         OutTemp       => C405PLBICUABUS_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(1),
         GlitchData    => C405PLBICUABUS1_GlitchData,
         OutSignalName => "C405PLBICUABUS(1)",
         OutTemp       => C405PLBICUABUS_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(2),
         GlitchData    => C405PLBICUABUS2_GlitchData,
         OutSignalName => "C405PLBICUABUS(2)",
         OutTemp       => C405PLBICUABUS_OUT(2),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(3),
         GlitchData    => C405PLBICUABUS3_GlitchData,
         OutSignalName => "C405PLBICUABUS(3)",
         OutTemp       => C405PLBICUABUS_OUT(3),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(4),
         GlitchData    => C405PLBICUABUS4_GlitchData,
         OutSignalName => "C405PLBICUABUS(4)",
         OutTemp       => C405PLBICUABUS_OUT(4),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(5),
         GlitchData    => C405PLBICUABUS5_GlitchData,
         OutSignalName => "C405PLBICUABUS(5)",
         OutTemp       => C405PLBICUABUS_OUT(5),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(6),
         GlitchData    => C405PLBICUABUS6_GlitchData,
         OutSignalName => "C405PLBICUABUS(6)",
         OutTemp       => C405PLBICUABUS_OUT(6),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(7),
         GlitchData    => C405PLBICUABUS7_GlitchData,
         OutSignalName => "C405PLBICUABUS(7)",
         OutTemp       => C405PLBICUABUS_OUT(7),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(8),
         GlitchData    => C405PLBICUABUS8_GlitchData,
         OutSignalName => "C405PLBICUABUS(8)",
         OutTemp       => C405PLBICUABUS_OUT(8),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(9),
         GlitchData    => C405PLBICUABUS9_GlitchData,
         OutSignalName => "C405PLBICUABUS(9)",
         OutTemp       => C405PLBICUABUS_OUT(9),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(10),
         GlitchData    => C405PLBICUABUS10_GlitchData,
         OutSignalName => "C405PLBICUABUS(10)",
         OutTemp       => C405PLBICUABUS_OUT(10),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(11),
         GlitchData    => C405PLBICUABUS11_GlitchData,
         OutSignalName => "C405PLBICUABUS(11)",
         OutTemp       => C405PLBICUABUS_OUT(11),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(12),
         GlitchData    => C405PLBICUABUS12_GlitchData,
         OutSignalName => "C405PLBICUABUS(12)",
         OutTemp       => C405PLBICUABUS_OUT(12),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(13),
         GlitchData    => C405PLBICUABUS13_GlitchData,
         OutSignalName => "C405PLBICUABUS(13)",
         OutTemp       => C405PLBICUABUS_OUT(13),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(14),
         GlitchData    => C405PLBICUABUS14_GlitchData,
         OutSignalName => "C405PLBICUABUS(14)",
         OutTemp       => C405PLBICUABUS_OUT(14),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(15),
         GlitchData    => C405PLBICUABUS15_GlitchData,
         OutSignalName => "C405PLBICUABUS(15)",
         OutTemp       => C405PLBICUABUS_OUT(15),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(16),
         GlitchData    => C405PLBICUABUS16_GlitchData,
         OutSignalName => "C405PLBICUABUS(16)",
         OutTemp       => C405PLBICUABUS_OUT(16),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(17),
         GlitchData    => C405PLBICUABUS17_GlitchData,
         OutSignalName => "C405PLBICUABUS(17)",
         OutTemp       => C405PLBICUABUS_OUT(17),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(18),
         GlitchData    => C405PLBICUABUS18_GlitchData,
         OutSignalName => "C405PLBICUABUS(18)",
         OutTemp       => C405PLBICUABUS_OUT(18),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(19),
         GlitchData    => C405PLBICUABUS19_GlitchData,
         OutSignalName => "C405PLBICUABUS(19)",
         OutTemp       => C405PLBICUABUS_OUT(19),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(20),
         GlitchData    => C405PLBICUABUS20_GlitchData,
         OutSignalName => "C405PLBICUABUS(20)",
         OutTemp       => C405PLBICUABUS_OUT(20),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(21),
         GlitchData    => C405PLBICUABUS21_GlitchData,
         OutSignalName => "C405PLBICUABUS(21)",
         OutTemp       => C405PLBICUABUS_OUT(21),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(22),
         GlitchData    => C405PLBICUABUS22_GlitchData,
         OutSignalName => "C405PLBICUABUS(22)",
         OutTemp       => C405PLBICUABUS_OUT(22),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(23),
         GlitchData    => C405PLBICUABUS23_GlitchData,
         OutSignalName => "C405PLBICUABUS(23)",
         OutTemp       => C405PLBICUABUS_OUT(23),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(24),
         GlitchData    => C405PLBICUABUS24_GlitchData,
         OutSignalName => "C405PLBICUABUS(24)",
         OutTemp       => C405PLBICUABUS_OUT(24),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(25),
         GlitchData    => C405PLBICUABUS25_GlitchData,
         OutSignalName => "C405PLBICUABUS(25)",
         OutTemp       => C405PLBICUABUS_OUT(25),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(26),
         GlitchData    => C405PLBICUABUS26_GlitchData,
         OutSignalName => "C405PLBICUABUS(26)",
         OutTemp       => C405PLBICUABUS_OUT(26),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(27),
         GlitchData    => C405PLBICUABUS27_GlitchData,
         OutSignalName => "C405PLBICUABUS(27)",
         OutTemp       => C405PLBICUABUS_OUT(27),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(28),
         GlitchData    => C405PLBICUABUS28_GlitchData,
         OutSignalName => "C405PLBICUABUS(28)",
         OutTemp       => C405PLBICUABUS_OUT(28),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUABUS(29),
         GlitchData    => C405PLBICUABUS29_GlitchData,
         OutSignalName => "C405PLBICUABUS(29)",
         OutTemp       => C405PLBICUABUS_OUT(29),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUABUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUPRIORITY(0),
         GlitchData    => C405PLBICUPRIORITY0_GlitchData,
         OutSignalName => "C405PLBICUPRIORITY(0)",
         OutTemp       => C405PLBICUPRIORITY_OUT(0),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUPRIORITY(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUPRIORITY(1),
         GlitchData    => C405PLBICUPRIORITY1_GlitchData,
         OutSignalName => "C405PLBICUPRIORITY(1)",
         OutTemp       => C405PLBICUPRIORITY_OUT(1),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUPRIORITY(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUSIZE(2),
         GlitchData    => C405PLBICUSIZE2_GlitchData,
         OutSignalName => "C405PLBICUSIZE(2)",
         OutTemp       => C405PLBICUSIZE_OUT(2),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUSIZE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405PLBICUSIZE(3),
         GlitchData    => C405PLBICUSIZE3_GlitchData,
         OutSignalName => "C405PLBICUSIZE(3)",
         OutTemp       => C405PLBICUSIZE_OUT(3),
         Paths         => (0 => (PLBCLK_dly'last_event, tpd_PLBCLK_C405PLBICUSIZE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCEVENEXECUTIONSTATUS(0),
         GlitchData    => C405TRCEVENEXECUTIONSTATUS0_GlitchData,
         OutSignalName => "C405TRCEVENEXECUTIONSTATUS(0)",
         OutTemp       => C405TRCEVENEXECUTIONSTATUS_OUT(0),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCEVENEXECUTIONSTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCEVENEXECUTIONSTATUS(1),
         GlitchData    => C405TRCEVENEXECUTIONSTATUS1_GlitchData,
         OutSignalName => "C405TRCEVENEXECUTIONSTATUS(1)",
         OutTemp       => C405TRCEVENEXECUTIONSTATUS_OUT(1),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCEVENEXECUTIONSTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCODDEXECUTIONSTATUS(0),
         GlitchData    => C405TRCODDEXECUTIONSTATUS0_GlitchData,
         OutSignalName => "C405TRCODDEXECUTIONSTATUS(0)",
         OutTemp       => C405TRCODDEXECUTIONSTATUS_OUT(0),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCODDEXECUTIONSTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCODDEXECUTIONSTATUS(1),
         GlitchData    => C405TRCODDEXECUTIONSTATUS1_GlitchData,
         OutSignalName => "C405TRCODDEXECUTIONSTATUS(1)",
         OutTemp       => C405TRCODDEXECUTIONSTATUS_OUT(1),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCODDEXECUTIONSTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRACESTATUS(0),
         GlitchData    => C405TRCTRACESTATUS0_GlitchData,
         OutSignalName => "C405TRCTRACESTATUS(0)",
         OutTemp       => C405TRCTRACESTATUS_OUT(0),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRACESTATUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRACESTATUS(1),
         GlitchData    => C405TRCTRACESTATUS1_GlitchData,
         OutSignalName => "C405TRCTRACESTATUS(1)",
         OutTemp       => C405TRCTRACESTATUS_OUT(1),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRACESTATUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRACESTATUS(2),
         GlitchData    => C405TRCTRACESTATUS2_GlitchData,
         OutSignalName => "C405TRCTRACESTATUS(2)",
         OutTemp       => C405TRCTRACESTATUS_OUT(2),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRACESTATUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRACESTATUS(3),
         GlitchData    => C405TRCTRACESTATUS3_GlitchData,
         OutSignalName => "C405TRCTRACESTATUS(3)",
         OutTemp       => C405TRCTRACESTATUS_OUT(3),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRACESTATUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(0),
         GlitchData    => C405TRCTRIGGEREVENTTYPE0_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(0)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(0),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(1),
         GlitchData    => C405TRCTRIGGEREVENTTYPE1_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(1)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(1),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(2),
         GlitchData    => C405TRCTRIGGEREVENTTYPE2_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(2)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(2),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(3),
         GlitchData    => C405TRCTRIGGEREVENTTYPE3_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(3)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(3),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(4),
         GlitchData    => C405TRCTRIGGEREVENTTYPE4_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(4)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(4),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(5),
         GlitchData    => C405TRCTRIGGEREVENTTYPE5_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(5)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(5),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(6),
         GlitchData    => C405TRCTRIGGEREVENTTYPE6_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(6)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(6),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(7),
         GlitchData    => C405TRCTRIGGEREVENTTYPE7_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(7)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(7),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(8),
         GlitchData    => C405TRCTRIGGEREVENTTYPE8_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(8)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(8),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(9),
         GlitchData    => C405TRCTRIGGEREVENTTYPE9_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(9)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(9),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => C405TRCTRIGGEREVENTTYPE(10),
         GlitchData    => C405TRCTRIGGEREVENTTYPE10_GlitchData,
         OutSignalName => "C405TRCTRIGGEREVENTTYPE(10)",
         OutTemp       => C405TRCTRIGGEREVENTTYPE_OUT(10),
         Paths         => (0 => (CPMC405CLOCK_dly'last_event, tpd_CPMC405CLOCK_C405TRCTRIGGEREVENTTYPE(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(8),
         GlitchData    => DSOCMBRAMABUS8_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(8)",
         OutTemp       => DSOCMBRAMABUS_OUT(8),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(9),
         GlitchData    => DSOCMBRAMABUS9_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(9)",
         OutTemp       => DSOCMBRAMABUS_OUT(9),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(10),
         GlitchData    => DSOCMBRAMABUS10_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(10)",
         OutTemp       => DSOCMBRAMABUS_OUT(10),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(11),
         GlitchData    => DSOCMBRAMABUS11_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(11)",
         OutTemp       => DSOCMBRAMABUS_OUT(11),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(12),
         GlitchData    => DSOCMBRAMABUS12_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(12)",
         OutTemp       => DSOCMBRAMABUS_OUT(12),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(13),
         GlitchData    => DSOCMBRAMABUS13_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(13)",
         OutTemp       => DSOCMBRAMABUS_OUT(13),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(14),
         GlitchData    => DSOCMBRAMABUS14_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(14)",
         OutTemp       => DSOCMBRAMABUS_OUT(14),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(15),
         GlitchData    => DSOCMBRAMABUS15_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(15)",
         OutTemp       => DSOCMBRAMABUS_OUT(15),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(16),
         GlitchData    => DSOCMBRAMABUS16_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(16)",
         OutTemp       => DSOCMBRAMABUS_OUT(16),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(17),
         GlitchData    => DSOCMBRAMABUS17_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(17)",
         OutTemp       => DSOCMBRAMABUS_OUT(17),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(18),
         GlitchData    => DSOCMBRAMABUS18_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(18)",
         OutTemp       => DSOCMBRAMABUS_OUT(18),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(19),
         GlitchData    => DSOCMBRAMABUS19_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(19)",
         OutTemp       => DSOCMBRAMABUS_OUT(19),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(20),
         GlitchData    => DSOCMBRAMABUS20_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(20)",
         OutTemp       => DSOCMBRAMABUS_OUT(20),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(21),
         GlitchData    => DSOCMBRAMABUS21_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(21)",
         OutTemp       => DSOCMBRAMABUS_OUT(21),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(22),
         GlitchData    => DSOCMBRAMABUS22_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(22)",
         OutTemp       => DSOCMBRAMABUS_OUT(22),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(23),
         GlitchData    => DSOCMBRAMABUS23_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(23)",
         OutTemp       => DSOCMBRAMABUS_OUT(23),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(24),
         GlitchData    => DSOCMBRAMABUS24_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(24)",
         OutTemp       => DSOCMBRAMABUS_OUT(24),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(25),
         GlitchData    => DSOCMBRAMABUS25_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(25)",
         OutTemp       => DSOCMBRAMABUS_OUT(25),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(26),
         GlitchData    => DSOCMBRAMABUS26_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(26)",
         OutTemp       => DSOCMBRAMABUS_OUT(26),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(27),
         GlitchData    => DSOCMBRAMABUS27_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(27)",
         OutTemp       => DSOCMBRAMABUS_OUT(27),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(28),
         GlitchData    => DSOCMBRAMABUS28_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(28)",
         OutTemp       => DSOCMBRAMABUS_OUT(28),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMABUS(29),
         GlitchData    => DSOCMBRAMABUS29_GlitchData,
         OutSignalName => "DSOCMBRAMABUS(29)",
         OutTemp       => DSOCMBRAMABUS_OUT(29),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMABUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMBYTEWRITE(0),
         GlitchData    => DSOCMBRAMBYTEWRITE0_GlitchData,
         OutSignalName => "DSOCMBRAMBYTEWRITE(0)",
         OutTemp       => DSOCMBRAMBYTEWRITE_OUT(0),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMBYTEWRITE(1),
         GlitchData    => DSOCMBRAMBYTEWRITE1_GlitchData,
         OutSignalName => "DSOCMBRAMBYTEWRITE(1)",
         OutTemp       => DSOCMBRAMBYTEWRITE_OUT(1),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMBYTEWRITE(2),
         GlitchData    => DSOCMBRAMBYTEWRITE2_GlitchData,
         OutSignalName => "DSOCMBRAMBYTEWRITE(2)",
         OutTemp       => DSOCMBRAMBYTEWRITE_OUT(2),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMBYTEWRITE(3),
         GlitchData    => DSOCMBRAMBYTEWRITE3_GlitchData,
         OutSignalName => "DSOCMBRAMBYTEWRITE(3)",
         OutTemp       => DSOCMBRAMBYTEWRITE_OUT(3),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMBYTEWRITE(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(0),
         GlitchData    => DSOCMBRAMWRDBUS0_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(0)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(0),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(1),
         GlitchData    => DSOCMBRAMWRDBUS1_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(1)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(1),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(2),
         GlitchData    => DSOCMBRAMWRDBUS2_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(2)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(2),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(3),
         GlitchData    => DSOCMBRAMWRDBUS3_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(3)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(3),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(4),
         GlitchData    => DSOCMBRAMWRDBUS4_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(4)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(4),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(5),
         GlitchData    => DSOCMBRAMWRDBUS5_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(5)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(5),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(6),
         GlitchData    => DSOCMBRAMWRDBUS6_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(6)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(6),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(7),
         GlitchData    => DSOCMBRAMWRDBUS7_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(7)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(7),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(8),
         GlitchData    => DSOCMBRAMWRDBUS8_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(8)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(8),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(9),
         GlitchData    => DSOCMBRAMWRDBUS9_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(9)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(9),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(10),
         GlitchData    => DSOCMBRAMWRDBUS10_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(10)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(10),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(11),
         GlitchData    => DSOCMBRAMWRDBUS11_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(11)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(11),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(12),
         GlitchData    => DSOCMBRAMWRDBUS12_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(12)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(12),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(13),
         GlitchData    => DSOCMBRAMWRDBUS13_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(13)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(13),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(14),
         GlitchData    => DSOCMBRAMWRDBUS14_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(14)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(14),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(15),
         GlitchData    => DSOCMBRAMWRDBUS15_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(15)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(15),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(16),
         GlitchData    => DSOCMBRAMWRDBUS16_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(16)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(16),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(17),
         GlitchData    => DSOCMBRAMWRDBUS17_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(17)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(17),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(18),
         GlitchData    => DSOCMBRAMWRDBUS18_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(18)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(18),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(19),
         GlitchData    => DSOCMBRAMWRDBUS19_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(19)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(19),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(20),
         GlitchData    => DSOCMBRAMWRDBUS20_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(20)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(20),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(21),
         GlitchData    => DSOCMBRAMWRDBUS21_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(21)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(21),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(22),
         GlitchData    => DSOCMBRAMWRDBUS22_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(22)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(22),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(23),
         GlitchData    => DSOCMBRAMWRDBUS23_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(23)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(23),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(24),
         GlitchData    => DSOCMBRAMWRDBUS24_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(24)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(24),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(25),
         GlitchData    => DSOCMBRAMWRDBUS25_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(25)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(25),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(26),
         GlitchData    => DSOCMBRAMWRDBUS26_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(26)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(26),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(27),
         GlitchData    => DSOCMBRAMWRDBUS27_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(27)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(27),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(28),
         GlitchData    => DSOCMBRAMWRDBUS28_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(28)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(28),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(29),
         GlitchData    => DSOCMBRAMWRDBUS29_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(29)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(29),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(30),
         GlitchData    => DSOCMBRAMWRDBUS30_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(30)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(30),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => DSOCMBRAMWRDBUS(31),
         GlitchData    => DSOCMBRAMWRDBUS31_GlitchData,
         OutSignalName => "DSOCMBRAMWRDBUS(31)",
         OutTemp       => DSOCMBRAMWRDBUS_OUT(31),
         Paths         => (0 => (BRAMDSOCMCLK_dly'last_event, tpd_BRAMDSOCMCLK_DSOCMBRAMWRDBUS(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(0),
         GlitchData    => EXTDCRABUS0_GlitchData,
         OutSignalName => "EXTDCRABUS(0)",
         OutTemp       => EXTDCRABUS_OUT(0),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(1),
         GlitchData    => EXTDCRABUS1_GlitchData,
         OutSignalName => "EXTDCRABUS(1)",
         OutTemp       => EXTDCRABUS_OUT(1),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(2),
         GlitchData    => EXTDCRABUS2_GlitchData,
         OutSignalName => "EXTDCRABUS(2)",
         OutTemp       => EXTDCRABUS_OUT(2),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(3),
         GlitchData    => EXTDCRABUS3_GlitchData,
         OutSignalName => "EXTDCRABUS(3)",
         OutTemp       => EXTDCRABUS_OUT(3),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(4),
         GlitchData    => EXTDCRABUS4_GlitchData,
         OutSignalName => "EXTDCRABUS(4)",
         OutTemp       => EXTDCRABUS_OUT(4),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(5),
         GlitchData    => EXTDCRABUS5_GlitchData,
         OutSignalName => "EXTDCRABUS(5)",
         OutTemp       => EXTDCRABUS_OUT(5),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(6),
         GlitchData    => EXTDCRABUS6_GlitchData,
         OutSignalName => "EXTDCRABUS(6)",
         OutTemp       => EXTDCRABUS_OUT(6),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(7),
         GlitchData    => EXTDCRABUS7_GlitchData,
         OutSignalName => "EXTDCRABUS(7)",
         OutTemp       => EXTDCRABUS_OUT(7),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(8),
         GlitchData    => EXTDCRABUS8_GlitchData,
         OutSignalName => "EXTDCRABUS(8)",
         OutTemp       => EXTDCRABUS_OUT(8),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRABUS(9),
         GlitchData    => EXTDCRABUS9_GlitchData,
         OutSignalName => "EXTDCRABUS(9)",
         OutTemp       => EXTDCRABUS_OUT(9),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(0),
         GlitchData    => EXTDCRDBUSOUT0_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(0)",
         OutTemp       => EXTDCRDBUSOUT_OUT(0),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(1),
         GlitchData    => EXTDCRDBUSOUT1_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(1)",
         OutTemp       => EXTDCRDBUSOUT_OUT(1),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(2),
         GlitchData    => EXTDCRDBUSOUT2_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(2)",
         OutTemp       => EXTDCRDBUSOUT_OUT(2),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(3),
         GlitchData    => EXTDCRDBUSOUT3_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(3)",
         OutTemp       => EXTDCRDBUSOUT_OUT(3),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(4),
         GlitchData    => EXTDCRDBUSOUT4_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(4)",
         OutTemp       => EXTDCRDBUSOUT_OUT(4),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(5),
         GlitchData    => EXTDCRDBUSOUT5_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(5)",
         OutTemp       => EXTDCRDBUSOUT_OUT(5),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(6),
         GlitchData    => EXTDCRDBUSOUT6_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(6)",
         OutTemp       => EXTDCRDBUSOUT_OUT(6),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(7),
         GlitchData    => EXTDCRDBUSOUT7_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(7)",
         OutTemp       => EXTDCRDBUSOUT_OUT(7),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(8),
         GlitchData    => EXTDCRDBUSOUT8_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(8)",
         OutTemp       => EXTDCRDBUSOUT_OUT(8),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(9),
         GlitchData    => EXTDCRDBUSOUT9_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(9)",
         OutTemp       => EXTDCRDBUSOUT_OUT(9),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(10),
         GlitchData    => EXTDCRDBUSOUT10_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(10)",
         OutTemp       => EXTDCRDBUSOUT_OUT(10),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(11),
         GlitchData    => EXTDCRDBUSOUT11_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(11)",
         OutTemp       => EXTDCRDBUSOUT_OUT(11),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(12),
         GlitchData    => EXTDCRDBUSOUT12_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(12)",
         OutTemp       => EXTDCRDBUSOUT_OUT(12),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(13),
         GlitchData    => EXTDCRDBUSOUT13_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(13)",
         OutTemp       => EXTDCRDBUSOUT_OUT(13),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(14),
         GlitchData    => EXTDCRDBUSOUT14_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(14)",
         OutTemp       => EXTDCRDBUSOUT_OUT(14),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(15),
         GlitchData    => EXTDCRDBUSOUT15_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(15)",
         OutTemp       => EXTDCRDBUSOUT_OUT(15),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(16),
         GlitchData    => EXTDCRDBUSOUT16_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(16)",
         OutTemp       => EXTDCRDBUSOUT_OUT(16),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(17),
         GlitchData    => EXTDCRDBUSOUT17_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(17)",
         OutTemp       => EXTDCRDBUSOUT_OUT(17),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(18),
         GlitchData    => EXTDCRDBUSOUT18_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(18)",
         OutTemp       => EXTDCRDBUSOUT_OUT(18),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(19),
         GlitchData    => EXTDCRDBUSOUT19_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(19)",
         OutTemp       => EXTDCRDBUSOUT_OUT(19),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(20),
         GlitchData    => EXTDCRDBUSOUT20_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(20)",
         OutTemp       => EXTDCRDBUSOUT_OUT(20),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(21),
         GlitchData    => EXTDCRDBUSOUT21_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(21)",
         OutTemp       => EXTDCRDBUSOUT_OUT(21),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(22),
         GlitchData    => EXTDCRDBUSOUT22_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(22)",
         OutTemp       => EXTDCRDBUSOUT_OUT(22),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(23),
         GlitchData    => EXTDCRDBUSOUT23_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(23)",
         OutTemp       => EXTDCRDBUSOUT_OUT(23),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(24),
         GlitchData    => EXTDCRDBUSOUT24_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(24)",
         OutTemp       => EXTDCRDBUSOUT_OUT(24),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(25),
         GlitchData    => EXTDCRDBUSOUT25_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(25)",
         OutTemp       => EXTDCRDBUSOUT_OUT(25),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(26),
         GlitchData    => EXTDCRDBUSOUT26_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(26)",
         OutTemp       => EXTDCRDBUSOUT_OUT(26),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(27),
         GlitchData    => EXTDCRDBUSOUT27_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(27)",
         OutTemp       => EXTDCRDBUSOUT_OUT(27),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(28),
         GlitchData    => EXTDCRDBUSOUT28_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(28)",
         OutTemp       => EXTDCRDBUSOUT_OUT(28),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(29),
         GlitchData    => EXTDCRDBUSOUT29_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(29)",
         OutTemp       => EXTDCRDBUSOUT_OUT(29),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(30),
         GlitchData    => EXTDCRDBUSOUT30_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(30)",
         OutTemp       => EXTDCRDBUSOUT_OUT(30),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => EXTDCRDBUSOUT(31),
         GlitchData    => EXTDCRDBUSOUT31_GlitchData,
         OutSignalName => "EXTDCRDBUSOUT(31)",
         OutTemp       => EXTDCRDBUSOUT_OUT(31),
         Paths         => (0 => (CPMDCRCLK_dly'last_event, tpd_CPMDCRCLK_EXTDCRDBUSOUT(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(8),
         GlitchData    => ISOCMBRAMRDABUS8_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(8)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(8),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(9),
         GlitchData    => ISOCMBRAMRDABUS9_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(9)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(9),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(10),
         GlitchData    => ISOCMBRAMRDABUS10_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(10)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(10),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(11),
         GlitchData    => ISOCMBRAMRDABUS11_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(11)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(11),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(12),
         GlitchData    => ISOCMBRAMRDABUS12_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(12)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(12),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(13),
         GlitchData    => ISOCMBRAMRDABUS13_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(13)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(13),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(14),
         GlitchData    => ISOCMBRAMRDABUS14_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(14)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(14),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(15),
         GlitchData    => ISOCMBRAMRDABUS15_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(15)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(15),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(16),
         GlitchData    => ISOCMBRAMRDABUS16_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(16)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(16),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(17),
         GlitchData    => ISOCMBRAMRDABUS17_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(17)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(17),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(18),
         GlitchData    => ISOCMBRAMRDABUS18_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(18)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(18),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(19),
         GlitchData    => ISOCMBRAMRDABUS19_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(19)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(19),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(20),
         GlitchData    => ISOCMBRAMRDABUS20_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(20)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(20),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(21),
         GlitchData    => ISOCMBRAMRDABUS21_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(21)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(21),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(22),
         GlitchData    => ISOCMBRAMRDABUS22_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(22)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(22),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(23),
         GlitchData    => ISOCMBRAMRDABUS23_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(23)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(23),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(24),
         GlitchData    => ISOCMBRAMRDABUS24_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(24)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(24),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(25),
         GlitchData    => ISOCMBRAMRDABUS25_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(25)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(25),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(26),
         GlitchData    => ISOCMBRAMRDABUS26_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(26)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(26),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(27),
         GlitchData    => ISOCMBRAMRDABUS27_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(27)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(27),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMRDABUS(28),
         GlitchData    => ISOCMBRAMRDABUS28_GlitchData,
         OutSignalName => "ISOCMBRAMRDABUS(28)",
         OutTemp       => ISOCMBRAMRDABUS_OUT(28),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMRDABUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(8),
         GlitchData    => ISOCMBRAMWRABUS8_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(8)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(8),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(9),
         GlitchData    => ISOCMBRAMWRABUS9_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(9)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(9),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(10),
         GlitchData    => ISOCMBRAMWRABUS10_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(10)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(10),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(11),
         GlitchData    => ISOCMBRAMWRABUS11_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(11)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(11),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(12),
         GlitchData    => ISOCMBRAMWRABUS12_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(12)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(12),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(13),
         GlitchData    => ISOCMBRAMWRABUS13_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(13)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(13),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(14),
         GlitchData    => ISOCMBRAMWRABUS14_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(14)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(14),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(15),
         GlitchData    => ISOCMBRAMWRABUS15_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(15)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(15),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(16),
         GlitchData    => ISOCMBRAMWRABUS16_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(16)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(16),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(17),
         GlitchData    => ISOCMBRAMWRABUS17_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(17)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(17),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(18),
         GlitchData    => ISOCMBRAMWRABUS18_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(18)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(18),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(19),
         GlitchData    => ISOCMBRAMWRABUS19_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(19)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(19),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(20),
         GlitchData    => ISOCMBRAMWRABUS20_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(20)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(20),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(21),
         GlitchData    => ISOCMBRAMWRABUS21_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(21)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(21),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(22),
         GlitchData    => ISOCMBRAMWRABUS22_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(22)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(22),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(23),
         GlitchData    => ISOCMBRAMWRABUS23_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(23)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(23),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(24),
         GlitchData    => ISOCMBRAMWRABUS24_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(24)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(24),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(25),
         GlitchData    => ISOCMBRAMWRABUS25_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(25)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(25),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(26),
         GlitchData    => ISOCMBRAMWRABUS26_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(26)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(26),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(27),
         GlitchData    => ISOCMBRAMWRABUS27_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(27)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(27),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRABUS(28),
         GlitchData    => ISOCMBRAMWRABUS28_GlitchData,
         OutSignalName => "ISOCMBRAMWRABUS(28)",
         OutTemp       => ISOCMBRAMWRABUS_OUT(28),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRABUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(0),
         GlitchData    => ISOCMBRAMWRDBUS0_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(0)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(0),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(0),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(1),
         GlitchData    => ISOCMBRAMWRDBUS1_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(1)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(1),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(1),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(2),
         GlitchData    => ISOCMBRAMWRDBUS2_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(2)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(2),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(2),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(3),
         GlitchData    => ISOCMBRAMWRDBUS3_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(3)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(3),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(3),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(4),
         GlitchData    => ISOCMBRAMWRDBUS4_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(4)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(4),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(4),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(5),
         GlitchData    => ISOCMBRAMWRDBUS5_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(5)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(5),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(5),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(6),
         GlitchData    => ISOCMBRAMWRDBUS6_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(6)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(6),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(6),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(7),
         GlitchData    => ISOCMBRAMWRDBUS7_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(7)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(7),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(7),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(8),
         GlitchData    => ISOCMBRAMWRDBUS8_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(8)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(8),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(8),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(9),
         GlitchData    => ISOCMBRAMWRDBUS9_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(9)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(9),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(9),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(10),
         GlitchData    => ISOCMBRAMWRDBUS10_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(10)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(10),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(10),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(11),
         GlitchData    => ISOCMBRAMWRDBUS11_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(11)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(11),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(11),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(12),
         GlitchData    => ISOCMBRAMWRDBUS12_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(12)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(12),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(12),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(13),
         GlitchData    => ISOCMBRAMWRDBUS13_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(13)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(13),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(13),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(14),
         GlitchData    => ISOCMBRAMWRDBUS14_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(14)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(14),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(14),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(15),
         GlitchData    => ISOCMBRAMWRDBUS15_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(15)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(15),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(15),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(16),
         GlitchData    => ISOCMBRAMWRDBUS16_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(16)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(16),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(16),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(17),
         GlitchData    => ISOCMBRAMWRDBUS17_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(17)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(17),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(17),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(18),
         GlitchData    => ISOCMBRAMWRDBUS18_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(18)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(18),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(18),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(19),
         GlitchData    => ISOCMBRAMWRDBUS19_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(19)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(19),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(19),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(20),
         GlitchData    => ISOCMBRAMWRDBUS20_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(20)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(20),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(20),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(21),
         GlitchData    => ISOCMBRAMWRDBUS21_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(21)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(21),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(21),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(22),
         GlitchData    => ISOCMBRAMWRDBUS22_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(22)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(22),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(22),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(23),
         GlitchData    => ISOCMBRAMWRDBUS23_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(23)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(23),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(23),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(24),
         GlitchData    => ISOCMBRAMWRDBUS24_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(24)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(24),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(24),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(25),
         GlitchData    => ISOCMBRAMWRDBUS25_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(25)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(25),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(25),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(26),
         GlitchData    => ISOCMBRAMWRDBUS26_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(26)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(26),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(26),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(27),
         GlitchData    => ISOCMBRAMWRDBUS27_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(27)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(27),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(27),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(28),
         GlitchData    => ISOCMBRAMWRDBUS28_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(28)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(28),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(28),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(29),
         GlitchData    => ISOCMBRAMWRDBUS29_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(29)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(29),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(29),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(30),
         GlitchData    => ISOCMBRAMWRDBUS30_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(30)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(30),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(30),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     VitalPathDelay01
       (
         OutSignal     => ISOCMBRAMWRDBUS(31),
         GlitchData    => ISOCMBRAMWRDBUS31_GlitchData,
         OutSignalName => "ISOCMBRAMWRDBUS(31)",
         OutTemp       => ISOCMBRAMWRDBUS_OUT(31),
         Paths         => (0 => (BRAMISOCMCLK_dly'last_event, tpd_BRAMISOCMCLK_ISOCMBRAMWRDBUS(31),TRUE)),
         Mode          => VitalTransport,
         Xon           => false,
         MsgOn         => false,
         MsgSeverity   => WARNING
       );
     
--  Wait signal (input/output pins)
   wait on
     APUFCMDECODED_OUT,
     APUFCMDECUDI_OUT,
     APUFCMDECUDIVALID_OUT,
     APUFCMENDIAN_OUT,
     APUFCMFLUSH_OUT,
     APUFCMINSTRUCTION_OUT,
     APUFCMINSTRVALID_OUT,
     APUFCMLOADBYTEEN_OUT,
     APUFCMLOADDATA_OUT,
     APUFCMLOADDVALID_OUT,
     APUFCMOPERANDVALID_OUT,
     APUFCMRADATA_OUT,
     APUFCMRBDATA_OUT,
     APUFCMWRITEBACKOK_OUT,
     APUFCMXERCA_OUT,
     BRAMDSOCMCLK_dly,
     BRAMDSOCMRDDBUS_dly,
     BRAMISOCMCLK_dly,
     BRAMISOCMDCRRDDBUS_dly,
     BRAMISOCMRDDBUS_dly,
     C405CPMCORESLEEPREQ_OUT,
     C405CPMMSRCE_OUT,
     C405CPMMSREE_OUT,
     C405CPMTIMERIRQ_OUT,
     C405CPMTIMERRESETREQ_OUT,
     C405DBGLOADDATAONAPUDBUS_OUT,
     C405DBGMSRWE_OUT,
     C405DBGSTOPACK_OUT,
     C405DBGWBCOMPLETE_OUT,
     C405DBGWBFULL_OUT,
     C405DBGWBIAR_OUT,
     C405JTGCAPTUREDR_OUT,
     C405JTGEXTEST_OUT,
     C405JTGPGMOUT_OUT,
     C405JTGSHIFTDR_OUT,
     C405JTGTDO_OUT,
     C405JTGTDOEN_OUT,
     C405JTGUPDATEDR_OUT,
     C405PLBDCUABORT_OUT,
     C405PLBDCUABUS_OUT,
     C405PLBDCUBE_OUT,
     C405PLBDCUCACHEABLE_OUT,
     C405PLBDCUGUARDED_OUT,
     C405PLBDCUPRIORITY_OUT,
     C405PLBDCUREQUEST_OUT,
     C405PLBDCURNW_OUT,
     C405PLBDCUSIZE2_OUT,
     C405PLBDCUU0ATTR_OUT,
     C405PLBDCUWRDBUS_OUT,
     C405PLBDCUWRITETHRU_OUT,
     C405PLBICUABORT_OUT,
     C405PLBICUABUS_OUT,
     C405PLBICUCACHEABLE_OUT,
     C405PLBICUPRIORITY_OUT,
     C405PLBICUREQUEST_OUT,
     C405PLBICUSIZE_OUT,
     C405PLBICUU0ATTR_OUT,
     C405RSTCHIPRESETREQ_OUT,
     C405RSTCORERESETREQ_OUT,
     C405RSTSYSRESETREQ_OUT,
     C405TRCCYCLE_OUT,
     C405TRCEVENEXECUTIONSTATUS_OUT,
     C405TRCODDEXECUTIONSTATUS_OUT,
     C405TRCTRACESTATUS_OUT,
     C405TRCTRIGGEREVENTOUT_OUT,
     C405TRCTRIGGEREVENTTYPE_OUT,
     C405XXXMACHINECHECK_OUT,
     CPMC405CLOCK_dly,
     CPMC405CORECLKINACTIVE_dly,
     CPMC405CPUCLKEN_dly,
     CPMC405JTAGCLKEN_dly,
     CPMC405SYNCBYPASS_dly,
     CPMC405TIMERCLKEN_dly,
     CPMC405TIMERTICK_dly,
     CPMDCRCLK_dly,
     CPMFCMCLK_dly,
     DBGC405DEBUGHALT_dly,
     DBGC405EXTBUSHOLDACK_dly,
     DBGC405UNCONDDEBUGEVENT_dly,
     DCREMACENABLER_OUT,
     DSARCVALUE_dly,
     DSCNTLVALUE_dly,
     DSOCMBRAMABUS_OUT,
     DSOCMBRAMBYTEWRITE_OUT,
     DSOCMBRAMEN_OUT,
     DSOCMBRAMWRDBUS_OUT,
     DSOCMBUSY_OUT,
     DSOCMRDADDRVALID_OUT,
     DSOCMRWCOMPLETE_dly,
     DSOCMWRADDRVALID_OUT,
     EICC405CRITINPUTIRQ_dly,
     EICC405EXTINPUTIRQ_dly,
     EXTDCRABUS_OUT,
     EXTDCRACK_dly,
     EXTDCRDBUSIN_dly,
     EXTDCRDBUSOUT_OUT,
     EXTDCRREAD_OUT,
     EXTDCRWRITE_OUT,
     FCMAPUCR_dly,
     FCMAPUDCDCREN_dly,
     FCMAPUDCDFORCEALIGN_dly,
     FCMAPUDCDFORCEBESTEERING_dly,
     FCMAPUDCDFPUOP_dly,
     FCMAPUDCDGPRWRITE_dly,
     FCMAPUDCDLDSTBYTE_dly,
     FCMAPUDCDLDSTDW_dly,
     FCMAPUDCDLDSTHW_dly,
     FCMAPUDCDLDSTQW_dly,
     FCMAPUDCDLDSTWD_dly,
     FCMAPUDCDLOAD_dly,
     FCMAPUDCDPRIVOP_dly,
     FCMAPUDCDRAEN_dly,
     FCMAPUDCDRBEN_dly,
     FCMAPUDCDSTORE_dly,
     FCMAPUDCDTRAPBE_dly,
     FCMAPUDCDTRAPLE_dly,
     FCMAPUDCDUPDATE_dly,
     FCMAPUDCDXERCAEN_dly,
     FCMAPUDCDXEROVEN_dly,
     FCMAPUDECODEBUSY_dly,
     FCMAPUDONE_dly,
     FCMAPUEXCEPTION_dly,
     FCMAPUEXEBLOCKINGMCO_dly,
     FCMAPUEXECRFIELD_dly,
     FCMAPUEXENONBLOCKINGMCO_dly,
     FCMAPUINSTRACK_dly,
     FCMAPULOADWAIT_dly,
     FCMAPURESULT_dly,
     FCMAPURESULTVALID_dly,
     FCMAPUSLEEPNOTREADY_dly,
     FCMAPUXERCA_dly,
     FCMAPUXEROV_dly,
     ISARCVALUE_dly,
     ISCNTLVALUE_dly,
     ISOCMBRAMEN_OUT,
     ISOCMBRAMEVENWRITEEN_OUT,
     ISOCMBRAMODDWRITEEN_OUT,
     ISOCMBRAMRDABUS_OUT,
     ISOCMBRAMWRABUS_OUT,
     ISOCMBRAMWRDBUS_OUT,
     ISOCMDCRBRAMEVENEN_OUT,
     ISOCMDCRBRAMODDEN_OUT,
     ISOCMDCRBRAMRDSELECT_OUT,
     JTGC405BNDSCANTDO_dly,
     JTGC405TCK_dly,
     JTGC405TDI_dly,
     JTGC405TMS_dly,
     JTGC405TRSTNEG_dly,
     MCBCPUCLKEN_dly,
     MCBJTAGEN_dly,
     MCBTIMEREN_dly,
     MCPPCRST_dly,
     PLBC405DCUADDRACK_dly,
     PLBC405DCUBUSY_dly,
     PLBC405DCUERR_dly,
     PLBC405DCURDDACK_dly,
     PLBC405DCURDDBUS_dly,
     PLBC405DCURDWDADDR_dly,
     PLBC405DCUSSIZE1_dly,
     PLBC405DCUWRDACK_dly,
     PLBC405ICUADDRACK_dly,
     PLBC405ICUBUSY_dly,
     PLBC405ICUERR_dly,
     PLBC405ICURDDACK_dly,
     PLBC405ICURDDBUS_dly,
     PLBC405ICURDWDADDR_dly,
     PLBC405ICUSSIZE1_dly,
     PLBCLK_dly,
     RSTC405RESETCHIP_dly,
     RSTC405RESETCORE_dly,
     RSTC405RESETSYS_dly,
     TIEAPUCONTROL_dly,
     TIEAPUUDI1_dly,
     TIEAPUUDI2_dly,
     TIEAPUUDI3_dly,
     TIEAPUUDI4_dly,
     TIEAPUUDI5_dly,
     TIEAPUUDI6_dly,
     TIEAPUUDI7_dly,
     TIEAPUUDI8_dly,
     TIEC405DETERMINISTICMULT_dly,
     TIEC405DISOPERANDFWD_dly,
     TIEC405MMUEN_dly,
     TIEDCRADDR_dly,
     TIEPVRBIT10_dly,
     TIEPVRBIT11_dly,
     TIEPVRBIT28_dly,
     TIEPVRBIT29_dly,
     TIEPVRBIT30_dly,
     TIEPVRBIT31_dly,
     TIEPVRBIT8_dly,
     TIEPVRBIT9_dly,
     TRCC405TRACEDISABLE_dly,
     TRCC405TRIGGEREVENTIN_dly,
     DCREMACWRITE_OUT,
     DCREMACREAD_OUT,
     DCREMACDBUS_OUT,
     DCREMACABUS_OUT,
     DCREMACCLK_OUT,
     EMACDCRDBUS_dly,
     EMACDCRACK_dly;

   end process TIMING;
--C405PLBICUSIZE <= C405PLBICUSIZE_OUT after OUT_DELAY(tr01);
DCREMACABUS <= DCREMACABUS_OUT;
DCREMACCLK <= DCREMACCLK_OUT;
DCREMACDBUS <= DCREMACDBUS_OUT;
DCREMACENABLER <= DCREMACENABLER_OUT;
DCREMACREAD <= DCREMACREAD_OUT;
DCREMACWRITE <= DCREMACWRITE_OUT;
--DSOCMBRAMABUS <= DSOCMBRAMABUS_OUT after OUT_DELAY(tr01);
--ISOCMBRAMRDABUS <= ISOCMBRAMRDABUS_OUT after OUT_DELAY(tr01);
--ISOCMBRAMWRABUS   <= ISOCMBRAMWRABUS_OUT after OUT_DELAY(tr01);     

end X_PPC405_ADV_V;
