vendor_name = ModelSim
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/adder_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/subtractor_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/alu_4bit_tb.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/multiplier_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/DigitExtractor.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/segmentOutput.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/divider_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/and_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/or_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/xor_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftLeft_4bit.sv
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/shiftRight_4bit.sv
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc
source_file = 1, c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_divide_rno.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/abs_divider_4ag.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/alt_u_div_ose.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_abs_kn9.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_divide_ufo.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/lpm_divide_1am.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/sign_div_unsign_7kh.tdf
source_file = 1, C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/laboratorio_2/Problema1/db/alt_u_div_kse.tdf
design_name = alu_4bit
instance = comp, \s1[0]~output , s1[0]~output, alu_4bit, 1
instance = comp, \s1[1]~output , s1[1]~output, alu_4bit, 1
instance = comp, \s1[2]~output , s1[2]~output, alu_4bit, 1
instance = comp, \s1[3]~output , s1[3]~output, alu_4bit, 1
instance = comp, \s1[4]~output , s1[4]~output, alu_4bit, 1
instance = comp, \s1[5]~output , s1[5]~output, alu_4bit, 1
instance = comp, \s1[6]~output , s1[6]~output, alu_4bit, 1
instance = comp, \s2[0]~output , s2[0]~output, alu_4bit, 1
instance = comp, \s2[1]~output , s2[1]~output, alu_4bit, 1
instance = comp, \s2[2]~output , s2[2]~output, alu_4bit, 1
instance = comp, \s2[3]~output , s2[3]~output, alu_4bit, 1
instance = comp, \s2[4]~output , s2[4]~output, alu_4bit, 1
instance = comp, \s2[5]~output , s2[5]~output, alu_4bit, 1
instance = comp, \s2[6]~output , s2[6]~output, alu_4bit, 1
instance = comp, \NFlag~output , NFlag~output, alu_4bit, 1
instance = comp, \ZFlag~output , ZFlag~output, alu_4bit, 1
instance = comp, \CFlag~output , CFlag~output, alu_4bit, 1
instance = comp, \VFlag~output , VFlag~output, alu_4bit, 1
instance = comp, \start~input , start~input, alu_4bit, 1
instance = comp, \a[2]~input , a[2]~input, alu_4bit, 1
instance = comp, \a[3]~input , a[3]~input, alu_4bit, 1
instance = comp, \a[1]~input , a[1]~input, alu_4bit, 1
instance = comp, \a[0]~input , a[0]~input, alu_4bit, 1
instance = comp, \b[3]~input , b[3]~input, alu_4bit, 1
instance = comp, \b[2]~input , b[2]~input, alu_4bit, 1
instance = comp, \b[0]~input , b[0]~input, alu_4bit, 1
instance = comp, \b[1]~input , b[1]~input, alu_4bit, 1
instance = comp, \divider|Equal0~0 , divider|Equal0~0, alu_4bit, 1
instance = comp, \divider|divide_by_zero , divider|divide_by_zero, alu_4bit, 1
instance = comp, \op[1]~input , op[1]~input, alu_4bit, 1
instance = comp, \op[2]~input , op[2]~input, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1 , divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[0] , divider|Div0|auto_generated|divider|divider|selnose[0], alu_4bit, 1
instance = comp, \subtractor|result~0 , subtractor|result~0, alu_4bit, 1
instance = comp, \subtractor|LessThan0~0 , subtractor|LessThan0~0, alu_4bit, 1
instance = comp, \subtractor|LessThan0~1 , subtractor|LessThan0~1, alu_4bit, 1
instance = comp, \subtractor|borrow~1 , subtractor|borrow~1, alu_4bit, 1
instance = comp, \subtractor|borrow~2 , subtractor|borrow~2, alu_4bit, 1
instance = comp, \subtractor|borrow~3 , subtractor|borrow~3, alu_4bit, 1
instance = comp, \subtractor|diff[3]~0 , subtractor|diff[3]~0, alu_4bit, 1
instance = comp, \Mux0~8 , Mux0~8, alu_4bit, 1
instance = comp, \Mux0~2 , Mux0~2, alu_4bit, 1
instance = comp, \op[3]~input , op[3]~input, alu_4bit, 1
instance = comp, \op[0]~input , op[0]~input, alu_4bit, 1
instance = comp, \multiplier|Add0~9 , multiplier|Add0~9, alu_4bit, 1
instance = comp, \multiplier|Add0~5 , multiplier|Add0~5, alu_4bit, 1
instance = comp, \multiplier|Add0~1 , multiplier|Add0~1, alu_4bit, 1
instance = comp, \multiplier|product~0 , multiplier|product~0, alu_4bit, 1
instance = comp, \multiplier|Add1~5 , multiplier|Add1~5, alu_4bit, 1
instance = comp, \multiplier|Add1~1 , multiplier|Add1~1, alu_4bit, 1
instance = comp, \multiplier|Add2~1 , multiplier|Add2~1, alu_4bit, 1
instance = comp, \multiplier|out[3]~0 , multiplier|out[3]~0, alu_4bit, 1
instance = comp, \subtractor|borrow~0 , subtractor|borrow~0, alu_4bit, 1
instance = comp, \adder|carry[2]~0 , adder|carry[2]~0, alu_4bit, 1
instance = comp, \adder|carry[3]~1 , adder|carry[3]~1, alu_4bit, 1
instance = comp, \Mux0~1 , Mux0~1, alu_4bit, 1
instance = comp, \Mux0~3 , Mux0~3, alu_4bit, 1
instance = comp, \result[3] , result[3], alu_4bit, 1
instance = comp, \Mux0~4 , Mux0~4, alu_4bit, 1
instance = comp, \multiplier|out[2]~1 , multiplier|out[2]~1, alu_4bit, 1
instance = comp, \Mux1~2 , Mux1~2, alu_4bit, 1
instance = comp, \Mux2~0 , Mux2~0, alu_4bit, 1
instance = comp, \adder|sum[2]~0 , adder|sum[2]~0, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[0]~9, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~5, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1 , divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[5] , divider|Div0|auto_generated|divider|divider|selnose[5], alu_4bit, 1
instance = comp, \Mux2~1 , Mux2~1, alu_4bit, 1
instance = comp, \Mux1~0 , Mux1~0, alu_4bit, 1
instance = comp, \subtractor|diff[2]~1 , subtractor|diff[2]~1, alu_4bit, 1
instance = comp, \Mux1~1 , Mux1~1, alu_4bit, 1
instance = comp, \Mux0~0 , Mux0~0, alu_4bit, 1
instance = comp, \Mux1~3 , Mux1~3, alu_4bit, 1
instance = comp, \result[2] , result[2], alu_4bit, 1
instance = comp, \subtractor|diff[1]~2 , subtractor|diff[1]~2, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[0]~1 , divider|Div0|auto_generated|divider|divider|StageOut[0]~1, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[0]~13, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[1]~9, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[2]~5, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1 , divider|Div0|auto_generated|divider|divider|add_sub_2_result_int[3]~1, alu_4bit, 1
instance = comp, \Mux2~2 , Mux2~2, alu_4bit, 1
instance = comp, \Mux2~3 , Mux2~3, alu_4bit, 1
instance = comp, \multiplier|out[1]~2 , multiplier|out[1]~2, alu_4bit, 1
instance = comp, \Mux2~4 , Mux2~4, alu_4bit, 1
instance = comp, \Mux0~5 , Mux0~5, alu_4bit, 1
instance = comp, \Mux2~5 , Mux2~5, alu_4bit, 1
instance = comp, \result[1] , result[1], alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17 , extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~17, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13 , extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~13, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9 , extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~9, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5 , extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~5, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 , extractor|Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|StageOut[16]~0 , extractor|Div0|auto_generated|divider|divider|StageOut[16]~0, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|StageOut[16]~1 , extractor|Div0|auto_generated|divider|divider|StageOut[16]~1, alu_4bit, 1
instance = comp, \Mux3~0 , Mux3~0, alu_4bit, 1
instance = comp, \Mux3~2 , Mux3~2, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|selnose[10] , divider|Div0|auto_generated|divider|divider|selnose[10], alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[5]~0 , divider|Div0|auto_generated|divider|divider|StageOut[5]~0, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[5]~2 , divider|Div0|auto_generated|divider|divider|StageOut[5]~2, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|StageOut[4]~3 , divider|Div0|auto_generated|divider|divider|StageOut[4]~3, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~22 , divider|Div0|auto_generated|divider|divider|op_4~22, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~18 , divider|Div0|auto_generated|divider|divider|op_4~18, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~14 , divider|Div0|auto_generated|divider|divider|op_4~14, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~10 , divider|Div0|auto_generated|divider|divider|op_4~10, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~6 , divider|Div0|auto_generated|divider|divider|op_4~6, alu_4bit, 1
instance = comp, \divider|Div0|auto_generated|divider|divider|op_4~1 , divider|Div0|auto_generated|divider|divider|op_4~1, alu_4bit, 1
instance = comp, \Mux3~1 , Mux3~1, alu_4bit, 1
instance = comp, \result[0] , result[0], alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~26 , extractor|Div0|auto_generated|divider|divider|op_5~26, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~22 , extractor|Div0|auto_generated|divider|divider|op_5~22, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~18 , extractor|Div0|auto_generated|divider|divider|op_5~18, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~14 , extractor|Div0|auto_generated|divider|divider|op_5~14, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~10 , extractor|Div0|auto_generated|divider|divider|op_5~10, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~6 , extractor|Div0|auto_generated|divider|divider|op_5~6, alu_4bit, 1
instance = comp, \extractor|Div0|auto_generated|divider|divider|op_5~1 , extractor|Div0|auto_generated|divider|divider|op_5~1, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[0]~5, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[1]~13, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~17 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[2]~17, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~9 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[3]~9, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[4]~21, alu_4bit, 1
instance = comp, \extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1 , extractor|Mod0|auto_generated|divider|divider|add_sub_4_result_int[5]~1, alu_4bit, 1
instance = comp, \extractor|digit_1[3]~0 , extractor|digit_1[3]~0, alu_4bit, 1
instance = comp, \extractor|WideOr2~1 , extractor|WideOr2~1, alu_4bit, 1
instance = comp, \segment1|Mux4~0 , segment1|Mux4~0, alu_4bit, 1
instance = comp, \extractor|WideOr1~0 , extractor|WideOr1~0, alu_4bit, 1
instance = comp, \segment1|Mux0~0 , segment1|Mux0~0, alu_4bit, 1
instance = comp, \extractor|WideOr2~0 , extractor|WideOr2~0, alu_4bit, 1
instance = comp, \segment1|Mux1~0 , segment1|Mux1~0, alu_4bit, 1
instance = comp, \segment1|Mux2~0 , segment1|Mux2~0, alu_4bit, 1
instance = comp, \segment1|Mux3~0 , segment1|Mux3~0, alu_4bit, 1
instance = comp, \segment1|Mux4~1 , segment1|Mux4~1, alu_4bit, 1
instance = comp, \segment1|Mux5~0 , segment1|Mux5~0, alu_4bit, 1
instance = comp, \segment1|Mux6~0 , segment1|Mux6~0, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17 , extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[0]~17, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13 , extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[1]~13, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9 , extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[2]~9, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1 , extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[3]~1, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5 , extractor|Mod1|auto_generated|divider|divider|add_sub_3_result_int[4]~5, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[16]~3 , extractor|Mod1|auto_generated|divider|divider|StageOut[16]~3, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[16]~4 , extractor|Mod1|auto_generated|divider|divider|StageOut[16]~4, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~26 , extractor|Mod1|auto_generated|divider|divider|op_5~26, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~9 , extractor|Mod1|auto_generated|divider|divider|op_5~9, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~21 , extractor|Mod1|auto_generated|divider|divider|op_5~21, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~17 , extractor|Mod1|auto_generated|divider|divider|op_5~17, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~13 , extractor|Mod1|auto_generated|divider|divider|op_5~13, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~5 , extractor|Mod1|auto_generated|divider|divider|op_5~5, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|op_5~1 , extractor|Mod1|auto_generated|divider|divider|op_5~1, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[20]~1 , extractor|Mod1|auto_generated|divider|divider|StageOut[20]~1, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[23]~2 , extractor|Mod1|auto_generated|divider|divider|StageOut[23]~2, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[22]~5 , extractor|Mod1|auto_generated|divider|divider|StageOut[22]~5, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[24]~0 , extractor|Mod1|auto_generated|divider|divider|StageOut[24]~0, alu_4bit, 1
instance = comp, \extractor|Mod1|auto_generated|divider|divider|StageOut[21]~6 , extractor|Mod1|auto_generated|divider|divider|StageOut[21]~6, alu_4bit, 1
instance = comp, \extractor|WideOr5~0 , extractor|WideOr5~0, alu_4bit, 1
instance = comp, \extractor|WideOr4~0 , extractor|WideOr4~0, alu_4bit, 1
instance = comp, \extractor|WideOr3~0 , extractor|WideOr3~0, alu_4bit, 1
instance = comp, \extractor|digit_2[3]~0 , extractor|digit_2[3]~0, alu_4bit, 1
instance = comp, \segment2|Mux0~0 , segment2|Mux0~0, alu_4bit, 1
instance = comp, \segment2|Mux1~0 , segment2|Mux1~0, alu_4bit, 1
instance = comp, \segment2|Mux2~0 , segment2|Mux2~0, alu_4bit, 1
instance = comp, \segment2|Mux3~0 , segment2|Mux3~0, alu_4bit, 1
instance = comp, \segment2|Mux4~0 , segment2|Mux4~0, alu_4bit, 1
instance = comp, \segment2|Mux5~0 , segment2|Mux5~0, alu_4bit, 1
instance = comp, \segment2|Mux6~0 , segment2|Mux6~0, alu_4bit, 1
instance = comp, \NFlag~0 , NFlag~0, alu_4bit, 1
instance = comp, \multiplier|Add0~13 , multiplier|Add0~13, alu_4bit, 1
instance = comp, \multiplier|Add1~9 , multiplier|Add1~9, alu_4bit, 1
instance = comp, \multiplier|Add2~9 , multiplier|Add2~9, alu_4bit, 1
instance = comp, \multiplier|product[4]~1 , multiplier|product[4]~1, alu_4bit, 1
instance = comp, \Mux4~10 , Mux4~10, alu_4bit, 1
instance = comp, \Mux4~11 , Mux4~11, alu_4bit, 1
instance = comp, \xorr|Equal0~0 , xorr|Equal0~0, alu_4bit, 1
instance = comp, \andd|Equal0~0 , andd|Equal0~0, alu_4bit, 1
instance = comp, \andd|Equal0~1 , andd|Equal0~1, alu_4bit, 1
instance = comp, \orr|Equal0~0 , orr|Equal0~0, alu_4bit, 1
instance = comp, \orr|Equal0~1 , orr|Equal0~1, alu_4bit, 1
instance = comp, \Mux4~3 , Mux4~3, alu_4bit, 1
instance = comp, \adder|sum[1] , adder|sum[1], alu_4bit, 1
instance = comp, \Mux4~7 , Mux4~7, alu_4bit, 1
instance = comp, \Mux4~4 , Mux4~4, alu_4bit, 1
instance = comp, \Mux4~5 , Mux4~5, alu_4bit, 1
instance = comp, \Mux4~6 , Mux4~6, alu_4bit, 1
instance = comp, \Mux4~8 , Mux4~8, alu_4bit, 1
instance = comp, \Mux4~9 , Mux4~9, alu_4bit, 1
instance = comp, \Mux4~12 , Mux4~12, alu_4bit, 1
instance = comp, \multiplier|Add0~17 , multiplier|Add0~17, alu_4bit, 1
instance = comp, \multiplier|Add1~17 , multiplier|Add1~17, alu_4bit, 1
instance = comp, \multiplier|Add2~17 , multiplier|Add2~17, alu_4bit, 1
instance = comp, \multiplier|product[5]~2 , multiplier|product[5]~2, alu_4bit, 1
instance = comp, \multiplier|Add1~13 , multiplier|Add1~13, alu_4bit, 1
instance = comp, \multiplier|Add2~13 , multiplier|Add2~13, alu_4bit, 1
instance = comp, \Mux4~2 , Mux4~2, alu_4bit, 1
instance = comp, \Mux4~0 , Mux4~0, alu_4bit, 1
instance = comp, \Mux4~1 , Mux4~1, alu_4bit, 1
instance = comp, \multiplier|Add2~5 , multiplier|Add2~5, alu_4bit, 1
instance = comp, \Mux4~13 , Mux4~13, alu_4bit, 1
instance = comp, \Mux0~7 , Mux0~7, alu_4bit, 1
instance = comp, \Mux0~6 , Mux0~6, alu_4bit, 1
instance = comp, \Mux5~0 , Mux5~0, alu_4bit, 1
instance = comp, \Mux6~4 , Mux6~4, alu_4bit, 1
instance = comp, \Mux6~1 , Mux6~1, alu_4bit, 1
instance = comp, \Mux6~2 , Mux6~2, alu_4bit, 1
instance = comp, \Mux6~0 , Mux6~0, alu_4bit, 1
instance = comp, \Mux6~3 , Mux6~3, alu_4bit, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, alu_4bit, 1
