Line 401: Instance created for stackId %d
Line 401: Instance created for stackId %d
Line 610: uphy_CPchAndDrxResourcesController_init2 using warmup_time=%d, min_catnap_length=%d
Line 610: uphy_CPchAndDrxResourcesController_init2 using warmup_time=%d, min_catnap_length=%d
Line 663: S0  registeredInfo == NULL pointer
Line 663: S0  registeredInfo == NULL pointer
Line 670: PchAndDrx registerServer: serverId=%d
Line 670: PchAndDrx registerServer: serverId=%d
Line 674: PchAndDrx registerServer: serverId=%d listed already
Line 674: PchAndDrx registerServer: serverId=%d listed already
Line 699: PchAndDrx deregisterServer: serverId=%d
Line 699: PchAndDrx deregisterServer: serverId=%d
Line 703: PchAndDrx deregisterServer: serverId=%d not found
Line 703: PchAndDrx deregisterServer: serverId=%d not found
Line 719: Send GSM resel meas done indication delayCount %d
Line 719: Send GSM resel meas done indication delayCount %d
Line 784: S0  RfbackProcessing: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 784: S0  RfbackProcessing: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 790: RfbackProcessing: Antenna switched from EUTRA to UMTS
Line 790: RfbackProcessing: Antenna switched from EUTRA to UMTS
Line 800: Reset Retiring timeout
Line 800: Reset Retiring timeout
Line 814: S0  RfbackProcessingg: AfcEnableCmd failed. errCode=%d, addErrCode=%d
Line 814: S0  RfbackProcessingg: AfcEnableCmd failed. errCode=%d, addErrCode=%d
Line 827: S0  RfbackProcessing : UE did not camp to any frequency
Line 827: S0  RfbackProcessing : UE did not camp to any frequency
Line 841: S0  RfbackProcessing: RF Rx ON command exec failure Error %d, Additional Error %d
Line 841: S0  RfbackProcessing: RF Rx ON command exec failure Error %d, Additional Error %d
Line 848: RfbackProcessing: RfRxOn
Line 848: RfbackProcessing: RfRxOn
Line 863: S0  RxUarfcn_Check: uarfcnCmd Status Not Idle From Fun = %s
Line 863: S0  RxUarfcn_Check: uarfcnCmd Status Not Idle From Fun = %s
Line 869: S0  RxUarfcn_Check: uarfcnCmdhandler Status Not Idle From Fun = %s , possibly RF SYNTH HISR didnt arrive yet for previous rfrxuarfcn command
Line 869: S0  RxUarfcn_Check: uarfcnCmdhandler Status Not Idle From Fun = %s , possibly RF SYNTH HISR didnt arrive yet for previous rfrxuarfcn command
Line 874: S0  RxUarfcn_Check: uarfcnCmdhandler Status Idle From Fun = %s
Line 874: S0  RxUarfcn_Check: uarfcnCmdhandler Status Idle From Fun = %s
Line 882: S0  RfbackProcessing: sendResponseToUphyToken did not get time to run, so clear it
Line 882: S0  RfbackProcessing: sendResponseToUphyToken did not get time to run, so clear it
Line 937: S0  RfbackProcessing: RF UARFCN Error %d, Additional Error %d
Line 937: S0  RfbackProcessing: RF UARFCN Error %d, Additional Error %d
Line 988: S0  Single Update Requested
Line 988: S0  Single Update Requested
Line 1023: uphy_CPchAndDrxResourcesController_RfbackFinished: RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d
Line 1023: uphy_CPchAndDrxResourcesController_RfbackFinished: RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d
Line 1066: PchAndDrx eutraCellReselectionMeasDone and finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(eutraCellReselectionMeasDone)
Line 1066: PchAndDrx eutraCellReselectionMeasDone and finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(eutraCellReselectionMeasDone)
Line 1074: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(RfBackFinished)
Line 1074: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(RfBackFinished)
Line 1087: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d) in Wait for Meas state
Line 1087: PchAndDrx finished RF back to UMTS: current (sfn, slot)=(%d, %d) in Wait for Meas state
Line 1111: S0  uphy_CSleepManager_InitDone
Line 1111: S0  uphy_CSleepManager_InitDone
Line 1127: S0  uphy_CPchAndDrxResourcesController_InitDone: send failed
Line 1127: S0  uphy_CPchAndDrxResourcesController_InitDone: send failed
Line 1131: uphy_CPchAndDrxResourcesController_InitDone: : send succeeded
Line 1131: uphy_CPchAndDrxResourcesController_InitDone: : send succeeded
Line 1165: S0  StartStopDecodingController handleWaking: SleepingController is not turned ON
Line 1165: S0  StartStopDecodingController handleWaking: SleepingController is not turned ON
Line 1209: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d
Line 1209: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d
Line 1237: uphy_CPchAndDrxResourcesController_ChanReconfig: wasHwSleep = %d
Line 1237: uphy_CPchAndDrxResourcesController_ChanReconfig: wasHwSleep = %d
Line 1241: S0  PchAndDrx startPICH: DlPichEnableCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 1241: S0  PchAndDrx startPICH: DlPichEnableCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 1259: uphy_CPchAndDrxResourcesController_StartFee: isUtranCommercialPlmnId=%d,HWFeeEnabled=%d
Line 1259: uphy_CPchAndDrxResourcesController_StartFee: isUtranCommercialPlmnId=%d,HWFeeEnabled=%d
Line 1334: PchAndDrx fingerAllocationDone: Sfn=%d, Slot=%d, target StartStopDecodingFsmEventId=%d(fingerAllocationDone)
Line 1334: PchAndDrx fingerAllocationDone: Sfn=%d, Slot=%d, target StartStopDecodingFsmEventId=%d(fingerAllocationDone)
Line 1386: PchAndDrx intraFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(intraFrequencyCellReselectionMeasDone)
Line 1386: PchAndDrx intraFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(intraFrequencyCellReselectionMeasDone)
Line 1424: PchAndDrx interFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(interFrequencyCellReselectionMeasDone)
Line 1424: PchAndDrx interFrequencyCellReselectionMeasDone: current (sfn, slot)=(%d, %d), target StartStopDecodingFsmEventId=%d(interFrequencyCellReselectionMeasDone)
Line 1462: S0  uphy_CPchAndDrxResourcesController_gsmCellReselectionMeasDone: Not In Proper state to handle!
Line 1462: S0  uphy_CPchAndDrxResourcesController_gsmCellReselectionMeasDone: Not In Proper state to handle!
Line 1545: S0  Call to RfbackProcessing skipped. Rat mode %d 
Line 1545: S0  Call to RfbackProcessing skipped. Rat mode %d 
Line 1552: Send Eutra Meas Done forcely
Line 1552: Send Eutra Meas Done forcely
Line 1567: uphy_CPchAndDrxResourcesController_PowerOnInd is called
Line 1567: uphy_CPchAndDrxResourcesController_PowerOnInd is called
Line 1583: uphy_CPchAndDrxResourcesController_ProcessRelease is called
Line 1583: uphy_CPchAndDrxResourcesController_ProcessRelease is called
Line 1648: PchAndDrx process: Sfn=%d, Slot=%d, MsgId=%d(Cfg/Arfcn/CellTrk/Rel)
Line 1648: PchAndDrx process: Sfn=%d, Slot=%d, MsgId=%d(Cfg/Arfcn/CellTrk/Rel)
Line 1667: PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1667: PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1672: S0  PchAndDrx process: Config Msg received not in idle state
Line 1672: S0  PchAndDrx process: Config Msg received not in idle state
Line 1675: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1675: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1760: Back PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1760: Back PchAndDrx receives MsgId=%d(Config), target StartStopDecodingFsmEventId=Release
Line 1765: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1765: PchAndDrx receives MsgId=%d(Config), target ResourcesConfigurationEventId=Config
Line 1770: [fach msg] ARFCN %d, PSC %d
Line 1770: [fach msg] ARFCN %d, PSC %d
Line 1773: [PCH msg] ARFCN %d, PSC %d
Line 1773: [PCH msg] ARFCN %d, PSC %d
Line 1783: DSDS:PCHAndDrx controller receives Rf Use Response from DSLRC Message interface
Line 1783: DSDS:PCHAndDrx controller receives Rf Use Response from DSLRC Message interface
Line 1798: S0  uphy_CPchAndDrxResourcesController_process: RF pause received from DSLRC interface
Line 1798: S0  uphy_CPchAndDrxResourcesController_process: RF pause received from DSLRC interface
Line 1806: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Reset PCH configuration to init
Line 1806: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Reset PCH configuration to init
Line 1812: S0  uphy_CPchAndDrxResourcesController_process: Send RF pause received from DSLRC interface to StartstopFSM
Line 1812: S0  uphy_CPchAndDrxResourcesController_process: Send RF pause received from DSLRC interface to StartstopFSM
Line 1821: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Stop BG-PCH as Pause received
Line 1821: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Stop BG-PCH as Pause received
Line 1832: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF not in use
Line 1832: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF not in use
Line 1841: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF resume received from DSLRC interface
Line 1841: S0  DSDS:uphy_CPchAndDrxResourcesController_process: RF resume received from DSLRC interface
Line 1846: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Restart PCH configuration
Line 1846: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Restart PCH configuration
Line 1853: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Enable PCH decoding
Line 1853: S0  DSDS: uphy_CPchAndDrxResourcesController_process: Enable PCH decoding
Line 1871: S0  DSDS: uphy_CPchAndDrxResourcesController_process: shortCtchPeriod %d Not expected
Line 1871: S0  DSDS: uphy_CPchAndDrxResourcesController_process: shortCtchPeriod %d Not expected
Line 1882: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_process: Restart BGPCH decoding 
Line 1882: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_process: Restart BGPCH decoding 
Line 1889: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf resumed for BGPCH
Line 1889: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf resumed for BGPCH
Line 1896: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf not Paused, probably released from URRC
Line 1896: S0  DSDS: EUphyPchAndDrxResourcesControllerMsgId_RfUseResumeReq Rf not Paused, probably released from URRC
Line 1908: PchAndDrx CBS: FACH for CTCH config Req
Line 1908: PchAndDrx CBS: FACH for CTCH config Req
Line 1921: PchAndDrx CBS: change to wakeup SFN  = %d
Line 1921: PchAndDrx CBS: change to wakeup SFN  = %d
Line 1951: S0  PchAndDrx CBS: fachConfigMessage for CBS create failure
Line 1951: S0  PchAndDrx CBS: fachConfigMessage for CBS create failure
Line 1970: S0  fachInfoArray is NULL
Line 1970: S0  fachInfoArray is NULL
Line 1994: S0  PchAndDrx CBS: fachConfigMessage for CBS Send failure
Line 1994: S0  PchAndDrx CBS: fachConfigMessage for CBS Send failure
Line 2024: uphy_CPchAndDrxResourcesController_process: start level-1 scheduling in wakingDuring
Line 2024: uphy_CPchAndDrxResourcesController_process: start level-1 scheduling in wakingDuring
Line 2051: uphy_CPchAndDrxResourcesController_process: No short CTCHPeriod, CTCH decoding token to be scheduled in schedulewakeup
Line 2051: uphy_CPchAndDrxResourcesController_process: No short CTCHPeriod, CTCH decoding token to be scheduled in schedulewakeup
Line 2084: PchAndDrx CBS: CBS Schedule REQ
Line 2084: PchAndDrx CBS: CBS Schedule REQ
Line 2086: S0  PchAndDrx process: nextBlockOffsetFromUBMC = %d CTCHIndexOffset = %d startSfn = %d currentSfn = %d CTCHPeriod = %d drxCycleLength = %d
Line 2086: S0  PchAndDrx process: nextBlockOffsetFromUBMC = %d CTCHIndexOffset = %d startSfn = %d currentSfn = %d CTCHPeriod = %d drxCycleLength = %d
Line 2090: S0  PchAndDrx process: CTCHIndexOffset != nextBlockOffsetFromUBMC 
Line 2090: S0  PchAndDrx process: CTCHIndexOffset != nextBlockOffsetFromUBMC 
Line 2122: S0  PchAndDrx process: numofCBSblks = %d nextBlockOffsetFromUBMC = %d, numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2122: S0  PchAndDrx process: numofCBSblks = %d nextBlockOffsetFromUBMC = %d, numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2137: S0  PchAndDrx process: Warning!! This case should not happen
Line 2137: S0  PchAndDrx process: Warning!! This case should not happen
Line 2140: S0  PchAndDrx process: numofCBSblks = %d level2CbsSchedulingDecodingIndex = %d BSArrayIndex = %d BSIndexOfNextLevel2ReceivedScheduleMsg = %d
Line 2140: S0  PchAndDrx process: numofCBSblks = %d level2CbsSchedulingDecodingIndex = %d BSArrayIndex = %d BSIndexOfNextLevel2ReceivedScheduleMsg = %d
Line 2168: S0  PchAndDrx process: numofCBSblks = %d remSFN = %d nextBlockOffsetFromUBMC = %d numSFNToDecode = %d numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2168: S0  PchAndDrx process: numofCBSblks = %d remSFN = %d nextBlockOffsetFromUBMC = %d numSFNToDecode = %d numofCBSBlocksPerSFNCycle = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 2175: S0  PchAndDrx process: numSFNToDecode = %d currentRSN = %d absDeadline = %d currentSfn = %d
Line 2175: S0  PchAndDrx process: numSFNToDecode = %d currentRSN = %d absDeadline = %d currentSfn = %d
Line 2219: S0  PchAndDrx process: Gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2219: S0  PchAndDrx process: Gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2222: S0  PchAndDrx process: Gap available within level-2 BSIndexArray[index] = %d BSIndexArray[index-] = %d bsIndexDiff = %d SFNDiff = %d
Line 2222: S0  PchAndDrx process: Gap available within level-2 BSIndexArray[index] = %d BSIndexArray[index-] = %d bsIndexDiff = %d SFNDiff = %d
Line 2237: S0  PchAndDrx process: No gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2237: S0  PchAndDrx process: No gap available within level-2 index = %d numDrxIndices = %d startBsIndex = %d endBsIndex = %d cbsLevel2FrameCount = %d level2CbsSchedulingDecodingIndex = %d
Line 2246: S0  PchAndDrx process : One CTCH block to be read in level-2 cbsLevel2FrameCount = %d
Line 2246: S0  PchAndDrx process : One CTCH block to be read in level-2 cbsLevel2FrameCount = %d
Line 2264: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2264: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2278: S0  DSDS_CBS: PchAndDrx process currentSFN %d currentRSN %d relativeTimestampRSN %d pauseSFN %d pauseRSN %d pausePalTime %d
Line 2278: S0  DSDS_CBS: PchAndDrx process currentSFN %d currentRSN %d relativeTimestampRSN %d pauseSFN %d pauseRSN %d pausePalTime %d
Line 2311: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2311: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pausePalTime %x currentPalTime %x sfnDiffPalTime %d newCurrentSFNPalTime %d
Line 2325: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pauseRSN %d pausePalTime %d
Line 2325: S0  DSDS_CBS: PchAndDrx process pauseSFN %d pauseRSN %d pausePalTime %d
Line 2343: S0  PchAndDrx process: Warning!! This case should not happen
Line 2343: S0  PchAndDrx process: Warning!! This case should not happen
Line 2346: S0  PchAndDrx process: isCBSLevel2CountValid = %d cbsLevel2FrameCount = %d cbsLevel2BlockCount = %d lenCBSschedulePeriod = %d BSIndexArray[0] = %d CTCHIndexOffset = %d
Line 2346: S0  PchAndDrx process: isCBSLevel2CountValid = %d cbsLevel2FrameCount = %d cbsLevel2BlockCount = %d lenCBSschedulePeriod = %d BSIndexArray[0] = %d CTCHIndexOffset = %d
Line 2351: S0  PchAndDrx process: Unexpected condition index = %d numDrxIndices = %d
Line 2351: S0  PchAndDrx process: Unexpected condition index = %d numDrxIndices = %d
Line 2366: PchAndDrx CBS: FACH for CTCH Release Req
Line 2366: PchAndDrx CBS: FACH for CTCH Release Req
Line 2402: PchAndDrx CBS: ResourceFSM in DsSuspend State
Line 2402: PchAndDrx CBS: ResourceFSM in DsSuspend State
Line 2498: S0  DSDS CBS: Post Dummy Stop Decoding event as no PCH decoding is ongoing
Line 2498: S0  DSDS CBS: Post Dummy Stop Decoding event as no PCH decoding is ongoing
Line 2536: S0  PchAndDrx CBS: fachReleaseMessage for CBS Send failure
Line 2536: S0  PchAndDrx CBS: fachReleaseMessage for CBS Send failure
Line 2545: PchAndDrx receives MsgId=%d(CellTrackingInd), target ResourcesConfigurationEventId=CellTrackingInd
Line 2545: PchAndDrx receives MsgId=%d(CellTrackingInd), target ResourcesConfigurationEventId=CellTrackingInd
Line 2553: PchAndDrx receives MsgId=%d(CellTrackingInd), target StartStopDecodingFsmEventId=CellTrackingInd
Line 2553: PchAndDrx receives MsgId=%d(CellTrackingInd), target StartStopDecodingFsmEventId=CellTrackingInd
Line 2563: PchAndDrx receives MsgId=%d(ListenArfcnTransitionAck), target ResourcesConfigurationEventId=ListenArfcnTranAck
Line 2563: PchAndDrx receives MsgId=%d(ListenArfcnTransitionAck), target ResourcesConfigurationEventId=ListenArfcnTranAck
Line 2571: S0  PchAndDrx: ListenArfcnTransitionAck not expected for Gap Pattern Utilities
Line 2571: S0  PchAndDrx: ListenArfcnTransitionAck not expected for Gap Pattern Utilities
Line 2579: S%d  [PCA] Reset pagingPagingConflictCnt
Line 2579: S%d  [PCA] Reset pagingPagingConflictCnt
Line 2635: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 2635: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 2643: Checking PI time: currentSfn =%d, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d PiPosition = %d
Line 2643: Checking PI time: currentSfn =%d, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d PiPosition = %d
Line 2649: PchAndDrx receives at %d(Release) and event is pended
Line 2649: PchAndDrx receives at %d(Release) and event is pended
Line 2661: Released by InterRatCoordinator
Line 2661: Released by InterRatCoordinator
Line 2683: PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2683: PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2692: S0  PchAndDrx receives release event during RfbackProcessing
Line 2692: S0  PchAndDrx receives release event during RfbackProcessing
Line 2722: S0  PchAndDrx receives release event but modem is off
Line 2722: S0  PchAndDrx receives release event but modem is off
Line 2742: Back PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2742: Back PchAndDrx receives MsgId=%d(Release), target StartStopDecodingFsmEventId=Release
Line 2753: Back PchAndDrx receives MsgId=%d(Release), target ResourcesConfigurationEventId=Release
Line 2753: Back PchAndDrx receives MsgId=%d(Release), target ResourcesConfigurationEventId=Release
Line 2762: S0  PchAndDrx receives release event but modem is off
Line 2762: S0  PchAndDrx receives release event but modem is off
Line 2795: S0  PchAndDrx process: Unknown MsgId=%d
Line 2795: S0  PchAndDrx process: Unknown MsgId=%d
Line 2901: S0  PchAndDrx requestCellTracking: cellSfnReqMsg send failure
Line 2901: S0  PchAndDrx requestCellTracking: cellSfnReqMsg send failure
Line 2911: PchAndDrx requestCellTracking: Sfn=%d, Slot=%d, TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 2911: PchAndDrx requestCellTracking: Sfn=%d, Slot=%d, TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 2918: S0  cellSfnReqMsg is NULL
Line 2918: S0  cellSfnReqMsg is NULL
Line 2940: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Irat BPLMN Ind is sent to DSLRC
Line 2940: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Irat BPLMN Ind is sent to DSLRC
Line 2945: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Unable to send Irat BPLMN Ind to DSLRC !!
Line 2945: S0  uphy_CPchAndDrxResourcesController_sendIratBplmnStartInd: Unable to send Irat BPLMN Ind to DSLRC !!
Line 2997: S0  Dereferenced NULL pointer : bplmnSearchController
Line 2997: S0  Dereferenced NULL pointer : bplmnSearchController
Line 3006: Before SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3006: Before SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3014: SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3014: SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3041: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 3041: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 3059: DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: this_Sfn = %d timeToGo = %d prevPichSfn = %d, drxCycleLength =  %d
Line 3059: DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: this_Sfn = %d timeToGo = %d prevPichSfn = %d, drxCycleLength =  %d
Line 3082: S0  DSDS_CBS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: early_wakeup is TRUE
Line 3082: S0  DSDS_CBS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: early_wakeup is TRUE
Line 3087: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Time to go= %d initialPagingOccasionSfn = %d, this_Sfn = %d, drxCycleLength = %d 
Line 3087: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Time to go= %d initialPagingOccasionSfn = %d, this_Sfn = %d, drxCycleLength = %d 
Line 3091: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next paging sfn is= %d 
Line 3091: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next paging sfn is= %d 
Line 3108: S0  uphy_scheduleWakeupfornextCycle: numofDrxCycleToSkip = %d
Line 3108: S0  uphy_scheduleWakeupfornextCycle: numofDrxCycleToSkip = %d
Line 3120: S0  uphy_scheduleWakeupfornextCycle: Reject during RF request for CTCH, increment index = %d
Line 3120: S0  uphy_scheduleWakeupfornextCycle: Reject during RF request for CTCH, increment index = %d
Line 3143: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3143: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3226: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3226: S0  uphy_scheduleWakeupfornextCycle: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 3248: uphy_scheduleWakeupfornextCycle: Taking the next CTCH SFN - %d
Line 3248: uphy_scheduleWakeupfornextCycle: Taking the next CTCH SFN - %d
Line 3291: uphy_scheduleWakeupfornextCycle: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 3291: uphy_scheduleWakeupfornextCycle: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 3299: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 3299: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 3308: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup timeToGo = %d
Line 3308: uphy_scheduleWakeupfornextCycle: Fach for CTCH SFN in between sleep cycle...Need to wakeup timeToGo = %d
Line 3321: uphy_scheduleWakeupfornextCycle: diffCurrentSfnCbs %d min_catnap_length %d
Line 3321: uphy_scheduleWakeupfornextCycle: diffCurrentSfnCbs %d min_catnap_length %d
Line 3341: uphy_scheduleWakeupfornextCycle: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 3341: uphy_scheduleWakeupfornextCycle: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 3397: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next wakeup sfn is= %d 
Line 3397: S0  DSDS: uphy_CPchAndDrxResourcesController_scheduleWakeupfornextSleep: Next wakeup sfn is= %d 
Line 3422: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 3422: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 3500: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 3500: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 3506: S0  BPLMNAvailableTimeIndMsg is NULL
Line 3506: S0  BPLMNAvailableTimeIndMsg is NULL
Line 3519: S0  Submitting BPLMN Timeout Timer
Line 3519: S0  Submitting BPLMN Timeout Timer
Line 3561: S0  send failed
Line 3561: S0  send failed
Line 3591: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 3591: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 3652: DSDS:uphy_CPchAndDrxResourcesController_AskToDsLrcStf: currentTime=%u microseconds
Line 3652: DSDS:uphy_CPchAndDrxResourcesController_AskToDsLrcStf: currentTime=%u microseconds
Line 3657: RF Reject by DSL1RC when waking up 3G
Line 3657: RF Reject by DSL1RC when waking up 3G
Line 3662: RF Grant by DSL1RC when waking up 3G
Line 3662: RF Grant by DSL1RC when waking up 3G
Line 3694: S0  DSDS:PchAndDrx Real wakeup schedule by UHAL: currenttime=%u[us] SleepDuration = %d[slot], nextEventStartTime = %u[us]
Line 3694: S0  DSDS:PchAndDrx Real wakeup schedule by UHAL: currenttime=%u[us] SleepDuration = %d[slot], nextEventStartTime = %u[us]
Line 3726: RF Reject by DSL1RC when waking up 3G, HWUsageStatus = %d
Line 3726: RF Reject by DSL1RC when waking up 3G, HWUsageStatus = %d
Line 3743: RF Grant by DSL1RC when waking up 3G
Line 3743: RF Grant by DSL1RC when waking up 3G
Line 3760: RF was in use before wakeup for PCH, RF config not reqd
Line 3760: RF was in use before wakeup for PCH, RF config not reqd
Line 3782: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3782: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 3783: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 3783: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 3790: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 3790: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 3886: DRDSDS: PCH-PCH Conflict identified
Line 3886: DRDSDS: PCH-PCH Conflict identified
Line 3890: DRDSDS: DCH-PCH Conflict identified
Line 3890: DRDSDS: DCH-PCH Conflict identified
Line 3909: DSDS: Reject received while updating reason to PS for BG_PCH :: isRfInUseStatus %d
Line 3909: DSDS: Reject received while updating reason to PS for BG_PCH :: isRfInUseStatus %d
Line 3914: DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3914: DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3921: DSDS PCHrequeststatus: scheduled time %u requested time %u deviation from scheduled %u Reject/Grant(0/)-(%d), uphydslrcRFState %d
Line 3921: DSDS PCHrequeststatus: scheduled time %u requested time %u deviation from scheduled %u Reject/Grant(0/)-(%d), uphydslrcRFState %d
Line 3971: S0  DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3971: S0  DSDS: requestDslrcRfAccess sent to DSLRC interface from %d with cause %d and time %d
Line 3978: S0  DSDS: uphy_CPchAndDrxResourcesController_sendDirectRfRequestForMeasure : result %d, isRfInUse %d
Line 3978: S0  DSDS: uphy_CPchAndDrxResourcesController_sendDirectRfRequestForMeasure : result %d, isRfInUse %d
Line 4003: S0  DSDS: Unable to send RF pause done message to DSLRC
Line 4003: S0  DSDS: Unable to send RF pause done message to DSLRC
Line 4007: S0  DSDS: sendRfPauseDone sent to DSLRC interface with %d
Line 4007: S0  DSDS: sendRfPauseDone sent to DSLRC interface with %d
Line 4046: PchAndDrx isCellTrackingCompleted: cellTrackingTransactId=%d
Line 4046: PchAndDrx isCellTrackingCompleted: cellTrackingTransactId=%d
Line 4080: PchAndDrx isCellTrackingCompleted: Unrecognized cellTrackingTransactId=%d
Line 4080: PchAndDrx isCellTrackingCompleted: Unrecognized cellTrackingTransactId=%d
Line 4126: S0  PchAndDrx cancelCellTracking: cellSfnCancelReqMsg send failure
Line 4126: S0  PchAndDrx cancelCellTracking: cellSfnCancelReqMsg send failure
Line 4131: PchAndDrx cancelCellTracking: TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 4131: PchAndDrx cancelCellTracking: TransactId=%d, uarfcn=%d, primaryScrCode=%d
Line 4137: S0  cellSfnCancelReqMsg is NULL
Line 4137: S0  cellSfnCancelReqMsg is NULL
Line 4164: DrImpossible set to TRUE due to lower DRX
Line 4164: DrImpossible set to TRUE due to lower DRX
Line 4178: PchAndDrx enableEnDecoding: enters into StartStopDecodingController, target StartStopDecodingFsmEventId=%d(Start)
Line 4178: PchAndDrx enableEnDecoding: enters into StartStopDecodingController, target StartStopDecodingFsmEventId=%d(Start)
Line 4191: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 4191: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 4262: S0  PchAndDrx sendConfirmationMsg for release [isPositive: %d]
Line 4262: S0  PchAndDrx sendConfirmationMsg for release [isPositive: %d]
Line 4318: S0  CTCH release by inter RAT coordinator
Line 4318: S0  CTCH release by inter RAT coordinator
Line 4324: S0  Back PCH is released by inter RAT coordinator
Line 4324: S0  Back PCH is released by inter RAT coordinator
Line 4328: S0  PchAndDrx sendConfirmationMsg: doesn't expect to send anything other than release Cnf to interRatCoordinator
Line 4328: S0  PchAndDrx sendConfirmationMsg: doesn't expect to send anything other than release Cnf to interRatCoordinator
Line 4338: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4338: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4342: PchAndDrx sendConfirmationMsg: send succeeded
Line 4342: PchAndDrx sendConfirmationMsg: send succeeded
Line 4347: S0  cnfMsg is NULL
Line 4347: S0  cnfMsg is NULL
Line 4379: S0  PchAndDrx sendConfirmationMsg: Pch configuration failed so setting Tx Tm mode to false
Line 4379: S0  PchAndDrx sendConfirmationMsg: Pch configuration failed so setting Tx Tm mode to false
Line 4421: S0  PchAndDrx sendConfirmationMsg: Wrong MsgId=%d received. Only config and release need confirm
Line 4421: S0  PchAndDrx sendConfirmationMsg: Wrong MsgId=%d received. Only config and release need confirm
Line 4439: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4439: S0  PchAndDrx sendConfirmationMsg: send failed
Line 4443: PchAndDrx sendConfirmationMsg: send succeeded at RSN=%d, Sfn=%d, Slot=%d
Line 4443: PchAndDrx sendConfirmationMsg: send succeeded at RSN=%d, Sfn=%d, Slot=%d
Line 4450: S0  cnfMsg is NULL
Line 4450: S0  cnfMsg is NULL
Line 4474: PchAndDrx configUhalInstances: launch uphy_configUhalInstancesStf
Line 4474: PchAndDrx configUhalInstances: launch uphy_configUhalInstancesStf
Line 4560: S0  UhalConfig in DsSuspend State: Returning Token
Line 4560: S0  UhalConfig in DsSuspend State: Returning Token
Line 4569: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateInit or StateRlConfig)
Line 4569: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateInit or StateRlConfig)
Line 4581: S0  engagedRlPhychLinksArray == NULL pointer
Line 4581: S0  engagedRlPhychLinksArray == NULL pointer
Line 4593: S0  PchAndDrx uphy_configUhalInstancesStf: No more free RL-s
Line 4593: S0  PchAndDrx uphy_configUhalInstancesStf: No more free RL-s
Line 4616: S0  PchAndDrx uphy_configUhalInstancesStf: rakeRl config failed
Line 4616: S0  PchAndDrx uphy_configUhalInstancesStf: rakeRl config failed
Line 4624: PchAndDrx uphy_configUhalInstancesStf: sttdEnabled=%d 
Line 4624: PchAndDrx uphy_configUhalInstancesStf: sttdEnabled=%d 
Line 4651: PchAndDrx uphy_configUhalInstancesStf: state=%d (StatePhyChConfig)
Line 4651: PchAndDrx uphy_configUhalInstancesStf: state=%d (StatePhyChConfig)
Line 4669: S0  PchAndDrx uphy_configUhalInstancesStf: Pich config failed
Line 4669: S0  PchAndDrx uphy_configUhalInstancesStf: Pich config failed
Line 4694: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4694: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4708: S0  PchAndDrx uphy_configUhalInstancesStf: sccpchRakeNr = %d
Line 4708: S0  PchAndDrx uphy_configUhalInstancesStf: sccpchRakeNr = %d
Line 4721: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4721: S0  PchAndDrx uphy_configUhalInstancesStf: rakePhyCh config failed
Line 4741: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateRlPhychConfig)
Line 4741: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateRlPhychConfig)
Line 4753: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4753: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4788: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4788: S0  PchAndDrx uphy_configUhalInstancesStf: rlPhyCh config failed
Line 4805: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlTrChConfig)
Line 4805: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlTrChConfig)
Line 4810: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Trch-s
Line 4810: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Trch-s
Line 4824: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4824: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4844: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4844: S0  PchAndDrx uphy_configUhalInstancesStf: trCh config failed
Line 4865: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlCctrchConfig)
Line 4865: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateDlCctrchConfig)
Line 4869: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Cctrch-s
Line 4869: S0  PchAndDrx uphy_configUhalInstancesStf: Not enough free Cctrch-s
Line 4905: S0  PchAndDrx uphy_configUhalInstancesStf: DlCcTrCh config failed
Line 4905: S0  PchAndDrx uphy_configUhalInstancesStf: DlCcTrCh config failed
Line 4922: S0  PchAndDrx uphy_configUhalInstancesStf: Invalid state=%d
Line 4922: S0  PchAndDrx uphy_configUhalInstancesStf: Invalid state=%d
Line 4929: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateCompleting)
Line 4929: PchAndDrx uphy_configUhalInstancesStf: state=%d (StateCompleting)
Line 4943: S0  PchAndDrx uphy_configUhalInstancesStf: Unknown state=%d
Line 4943: S0  PchAndDrx uphy_configUhalInstancesStf: Unknown state=%d
Line 4950: S0  PchAndDrx uphy_configUhalInstancesStf: UhalCfg Failed
Line 4950: S0  PchAndDrx uphy_configUhalInstancesStf: UhalCfg Failed
Line 5018: PchAndDrx releasePchAndDrxUhalInstances: RSN=%d, Sfn=%d, Slot=%d
Line 5018: PchAndDrx releasePchAndDrxUhalInstances: RSN=%d, Sfn=%d, Slot=%d
Line 5031: S0  PchAndDrx releasePchAndDrxUhalInstances: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5031: S0  PchAndDrx releasePchAndDrxUhalInstances: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5051: S0  FEE not completed
Line 5051: S0  FEE not completed
Line 5094: PchAndDrx releasePchAndDrxUhalInstances: pchAndDrxResourcesController_ptr->pich_Status=%d , Change to 'Dormant' to ensure CCtrchEnable at next PCH_CONFIG
Line 5094: PchAndDrx releasePchAndDrxUhalInstances: pchAndDrxResourcesController_ptr->pich_Status=%d , Change to 'Dormant' to ensure CCtrchEnable at next PCH_CONFIG
Line 5115: PchAndDrx registerPichIndInterruptHandler: register ESmcDidUphyUhalPichPort
Line 5115: PchAndDrx registerPichIndInterruptHandler: register ESmcDidUphyUhalPichPort
Line 5138: PchAndDrx initData
Line 5138: PchAndDrx initData
Line 5175: S0  PchAndDrx getDrxCycleLength: configMsg==NULL
Line 5175: S0  PchAndDrx getDrxCycleLength: configMsg==NULL
Line 5204: S0  PchAndDrx getDrxCycleLength: Unknown enum drxCycleLength=%d
Line 5204: S0  PchAndDrx getDrxCycleLength: Unknown enum drxCycleLength=%d
Line 5247: PchAndDrx startUhalInstances: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5247: PchAndDrx startUhalInstances: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5266: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 5266: S0  PchAndDrx startUhalInstances: DlCctrchEnableCmd exec failed
Line 5275: S0  PchAndDrx startUhalInstances: CcTrCH%d is already running!!
Line 5275: S0  PchAndDrx startUhalInstances: CcTrCH%d is already running!!
Line 5319: PchAndDrx stopUhalInstances: RSN=%d, stopPchSfn=%d, stopPchRSN=%d
Line 5319: PchAndDrx stopUhalInstances: RSN=%d, stopPchSfn=%d, stopPchRSN=%d
Line 5351: isDsRelease set to TRUE because cctrch %d is running in other stack
Line 5351: isDsRelease set to TRUE because cctrch %d is running in other stack
Line 5359: S0  PchAndDrx stopUhalInstances: DlCctrchStopCmd exec failed
Line 5359: S0  PchAndDrx stopUhalInstances: DlCctrchStopCmd exec failed
Line 5367: PchAndDrx stopUhalInstances: CCTrCH not running
Line 5367: PchAndDrx stopUhalInstances: CCTrCH not running
Line 5373: Don't stop cctrch due to time shortage
Line 5373: Don't stop cctrch due to time shortage
Line 5398: PchAndDrx startPICH: rsn=%d, sfn=%d, slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5398: PchAndDrx startPICH: rsn=%d, sfn=%d, slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 5448: S0  wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5448: S0  wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5487: S0  isAvailableTimeForBplmnStoredCellSearch: wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5487: S0  isAvailableTimeForBplmnStoredCellSearch: wakeUpAfter(%d) < availableTimeForSearch(%d)
Line 5530: PchAndDrx clearSleepStart: sleepNotAllowed=%d, shortCtchPeriod = %d
Line 5530: PchAndDrx clearSleepStart: sleepNotAllowed=%d, shortCtchPeriod = %d
Line 5616: S0  PchAndDrx reconfigurePICH: PICH reconfig failed
Line 5616: S0  PchAndDrx reconfigurePICH: PICH reconfig failed
Line 5625: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 5625: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 5682: S0  PICH WA: oldPichChipOffsetToCpich=%d, piSymbolOffsetToPich=%d,pichChipOffsetToCpich = %d, newPiSymOffset = %d isTxDivCell = %d
Line 5682: S0  PICH WA: oldPichChipOffsetToCpich=%d, piSymbolOffsetToPich=%d,pichChipOffsetToCpich = %d, newPiSymOffset = %d isTxDivCell = %d
Line 5698: S0  PchAndDrx reconfigurePICH: PICH rlPhyCh config failed. rlNr=%d, pichRakeNr=%d
Line 5698: S0  PchAndDrx reconfigurePICH: PICH rlPhyCh config failed. rlNr=%d, pichRakeNr=%d
Line 5707: S0  confirmMsg == NULL pointer
Line 5707: S0  confirmMsg == NULL pointer
Line 5716: PchAndDrx reconfigurePICH: currentRSN=%d, rlNr=%d, pichRakeNr=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d
Line 5716: PchAndDrx reconfigurePICH: currentRSN=%d, rlNr=%d, pichRakeNr=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d
Line 5734: S0  PchAndDrx reconfigurePICH: PCH DlPhyCh reconfig failed
Line 5734: S0  PchAndDrx reconfigurePICH: PCH DlPhyCh reconfig failed
Line 5748: S0  PchAndDrx reconfigurePICH: PCH RlPhych reconfig failed
Line 5748: S0  PchAndDrx reconfigurePICH: PCH RlPhych reconfig failed
Line 5756: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5756: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5768: PchAndDrx reconfigurePICH: Skip config&starting SCCPCH Phych 0 : already running.
Line 5768: PchAndDrx reconfigurePICH: Skip config&starting SCCPCH Phych 0 : already running.
Line 5781: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 5781: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 5808: S  uhal_Cmd_exec
Line 5808: S  uhal_Cmd_exec
Line 5845: PchAndDrx releasePICH: RSN=%d, Sfn=%d, Slot=%d, pichRakeNr=%d
Line 5845: PchAndDrx releasePICH: RSN=%d, Sfn=%d, Slot=%d, pichRakeNr=%d
Line 5854: S0  PchAndDrx releasePICH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5854: S0  PchAndDrx releasePICH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 5950: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 5950: Short margin: currentSfn =%d slots, pchAndDrxResourcesController_ptr->pich_Sfn =%d, diff(SFN)=%d
Line 6012: PchAndDrx :PICH start after=%d slots, currentSfn=%d, currentSlot=%d, pichSfn=%d, pichSlotOffsetToCpich=%d,PqSlot= %d, PiPosition = %d
Line 6012: PchAndDrx :PICH start after=%d slots, currentSfn=%d, currentSlot=%d, pichSfn=%d, pichSlotOffsetToCpich=%d,PqSlot= %d, PiPosition = %d
Line 6031: 3G3G:scheduleDecodingPreparation Skipping PICH Scheduling for 3G3G DSDS
Line 6031: 3G3G:scheduleDecodingPreparation Skipping PICH Scheduling for 3G3G DSDS
Line 6041: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as PI occassion is in past
Line 6041: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as PI occassion is in past
Line 6046: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as Waking Timeout has Occured
Line 6046: 3G3G:scheduleDecodingPreparation Skip PICH scheduling as Waking Timeout has Occured
Line 6134: S0  PchAndDrx scheduleGap: currentRSN %d boundaryRSN %d
Line 6134: S0  PchAndDrx scheduleGap: currentRSN %d boundaryRSN %d
Line 6143: S0  PchAndDrx scheduleGap: currentRSN %d Adjusted boundaryRSN %d
Line 6143: S0  PchAndDrx scheduleGap: currentRSN %d Adjusted boundaryRSN %d
Line 6149: S0  PchAndDrx scheduleGap: pchAndDrxResourcesController_ptr->myTimer!=0 before sumbit new token
Line 6149: S0  PchAndDrx scheduleGap: pchAndDrxResourcesController_ptr->myTimer!=0 before sumbit new token
Line 6185: PchAndDrx scheduleGap: cctrchNr=%d running at gapRsn=%d, currentSfn= %d pchOcassionSfn= %d sfnDiff= %d tti=%d
Line 6185: PchAndDrx scheduleGap: cctrchNr=%d running at gapRsn=%d, currentSfn= %d pchOcassionSfn= %d sfnDiff= %d tti=%d
Line 6193: PchAndDrx scheduleGap(NACK/NoResponse): cctrchNr=%d
Line 6193: PchAndDrx scheduleGap(NACK/NoResponse): cctrchNr=%d
Line 6225: No MP info for serving cell [%d, %d]
Line 6225: No MP info for serving cell [%d, %d]
Line 6231: No Cell Info [%d, %d]
Line 6231: No Cell Info [%d, %d]
Line 6234: S0  Check Serving cell MP info [%d, %d], found = %d
Line 6234: S0  Check Serving cell MP info [%d, %d], found = %d
Line 6305: Forcing adjustedWakeUpAfter to a frame to avoid DRX overlap/conflict with reconfiguration on other stack
Line 6305: Forcing adjustedWakeUpAfter to a frame to avoid DRX overlap/conflict with reconfiguration on other stack
Line 6308: minResUseTimeAdjust %d adjustedWakeUpAfter %d
Line 6308: minResUseTimeAdjust %d adjustedWakeUpAfter %d
Line 6408: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 6408: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 6440: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 6440: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 6457: PchAndDrx scheduleWakeup: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 6457: PchAndDrx scheduleWakeup: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 6495: PchAndDrx scheduleWakeup: timeToGo is readjusted : reSyncTime=%d but timeToGo=%d,initialPagingOccasionSfn =%d,beforePichSfn = %d,startSleepingTime = %d, currentRSN = %d
Line 6495: PchAndDrx scheduleWakeup: timeToGo is readjusted : reSyncTime=%d but timeToGo=%d,initialPagingOccasionSfn =%d,beforePichSfn = %d,startSleepingTime = %d, currentRSN = %d
Line 6519: PchAndDrx scheduleWakeup:Disable cctrch and clear isFirstDrx flag:timeToGo = %d 
Line 6519: PchAndDrx scheduleWakeup:Disable cctrch and clear isFirstDrx flag:timeToGo = %d 
Line 6533: S0  DSDS_CBS PchAndDrx scheduleWakeup:Don't allow sleep till FACH for CTCH configuration completes 
Line 6533: S0  DSDS_CBS PchAndDrx scheduleWakeup:Don't allow sleep till FACH for CTCH configuration completes 
Line 6551: S0  PchAndDrx scheduleWakeup: numofDrxCycleToSkip = %d
Line 6551: S0  PchAndDrx scheduleWakeup: numofDrxCycleToSkip = %d
Line 6588: S0  PchAndDrx scheduleWakeup: prevPichSFN = %d sfnToDecodeFachForCtch = %d this_Sfn = %d pichCTCHSfnDiff = %d pichCurrentSfnDiff = %d
Line 6588: S0  PchAndDrx scheduleWakeup: prevPichSFN = %d sfnToDecodeFachForCtch = %d this_Sfn = %d pichCTCHSfnDiff = %d pichCurrentSfnDiff = %d
Line 6596: S0  PchAndDrx scheduleWakeup: CTCH SFN is in past -Taking next index = %d
Line 6596: S0  PchAndDrx scheduleWakeup: CTCH SFN is in past -Taking next index = %d
Line 6621: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6621: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6639: PchAndDrx scheduleWakeup: late for resync because required reSyncTime=%d but timeToGo=%d
Line 6639: PchAndDrx scheduleWakeup: late for resync because required reSyncTime=%d but timeToGo=%d
Line 6704: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6704: S0  PchAndDrx scheduleWakeup: index = %d BSIndexArray[index] = %d BSIndexArray[index - ] = %d numOfSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 6726: Taking the next CTCH SFN - %d
Line 6726: Taking the next CTCH SFN - %d
Line 6728: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 6728: wakeSfnCtch: %d, this_Sfn %d, wakeSfnPich: %d, sfnToDecodeFachForCtch %d, isWakeUpSFNForCTCHValid %d
Line 6736: PchAndDrx CBS: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 6736: PchAndDrx CBS: Fach for CTCH SFN in between sleep cycle...Need to wakeup
Line 6755: diffCurrentSfnCbs %d min_catnap_length %d
Line 6755: diffCurrentSfnCbs %d min_catnap_length %d
Line 6777: Sleep: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 6777: Sleep: diffPichSfnCbs = %d, pich_Sfn =%d, sfnToDecodeFachForCtch = %d isWakeUpSFNForCTCHValid = %d
Line 6836: S0  PchAndDrx scheduleWakeup: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 6836: S0  PchAndDrx scheduleWakeup: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 6863: PchAndDrx scheduleWakeup: clearSleepStartRsn %d diffRsnCtch %d diffRsnClearSleep %d cancelToken %d  
Line 6863: PchAndDrx scheduleWakeup: clearSleepStartRsn %d diffRsnCtch %d diffRsnClearSleep %d cancelToken %d  
Line 6867: PchAndDrx scheduleWakeup: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 6867: PchAndDrx scheduleWakeup: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 6878: PchAndDrx scheduleWakeup: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 6878: PchAndDrx scheduleWakeup: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 6883: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 6883: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 6903: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 6903: scheduleWakeup: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 6981: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 6981: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 6987: S0  BPLMNAvailableTimeIndMsg is NULL
Line 6987: S0  BPLMNAvailableTimeIndMsg is NULL
Line 7000: S0  Submitting BPLMN Timeout Timer
Line 7000: S0  Submitting BPLMN Timeout Timer
Line 7042: S0  send failed
Line 7042: S0  send failed
Line 7074: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 7074: S0  IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 7137: S0  PchAndDrx scheduleSleeping: pchAndDrxResourcesController_ptr->CStartStopDecodingController.sleepHandlerTimer!=0 before sumbit new token
Line 7137: S0  PchAndDrx scheduleSleeping: pchAndDrxResourcesController_ptr->CStartStopDecodingController.sleepHandlerTimer!=0 before sumbit new token
Line 7145: PchAndDrx scheduleSleeping: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 7145: PchAndDrx scheduleSleeping: RSN=%d, Sfn=%d, Slot=%d, pichStatus=%d(Dormant/NoSig/Nack/Ack)
Line 7248: PchAndDrx resync: RSN=%d, Sfn=%d, Slot=%d
Line 7248: PchAndDrx resync: RSN=%d, Sfn=%d, Slot=%d
Line 7301: S0  uphy_CPchAndDrxResourcesController_getListenRSN, this_Sfn=%d, this_slot = %d, diffSfn=%d, diffRsn=%d  PICH SFN = %d
Line 7301: S0  uphy_CPchAndDrxResourcesController_getListenRSN, this_Sfn=%d, this_slot = %d, diffSfn=%d, diffRsn=%d  PICH SFN = %d
Line 7355: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStopUpdating
Line 7355: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStopUpdating
Line 7371: S0  PchAndDrx RequestMultipathMgmtStopUpdating: msg send failed
Line 7371: S0  PchAndDrx RequestMultipathMgmtStopUpdating: msg send failed
Line 7383: PchAndDrx RequestMultipathMgmtStopUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7383: PchAndDrx RequestMultipathMgmtStopUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7405: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartUpdating
Line 7405: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartUpdating
Line 7419: S0  PchAndDrx RequestMultipathMgmtStartUpdating: msg send failed
Line 7419: S0  PchAndDrx RequestMultipathMgmtStartUpdating: msg send failed
Line 7431: PchAndDrx RequestMultipathMgmtStartUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7431: PchAndDrx RequestMultipathMgmtStartUpdating: msg send succeeded. Sfn=%d, Slot=%d
Line 7453: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartSingleUpdate
Line 7453: S0  message creation failed in uphy_CPchAndDrxResourcesController_RequestMultipathMgmtStartSingleUpdate
Line 7468: S0  PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send failed
Line 7468: S0  PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send failed
Line 7480: PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send succeeded. Sfn=%d, Slot=%d
Line 7480: PchAndDrx RequestMultipathMgmtStartSingleUpdate: msg send succeeded. Sfn=%d, Slot=%d
Line 7501: PchAndDrx resetDbgInfo
Line 7501: PchAndDrx resetDbgInfo
Line 7534: PchAndDrx triggerMeasurements: startStopFsmState=%d, (sfn, slot)=(%d, %d)
Line 7534: PchAndDrx triggerMeasurements: startStopFsmState=%d, (sfn, slot)=(%d, %d)
Line 7576: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Waking), numOfTotalMidServerInDrx=%d, numOfInraFeqMidServer=%d, mid=%d
Line 7576: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Waking), numOfTotalMidServerInDrx=%d, numOfInraFeqMidServer=%d, mid=%d
Line 7587: S0  PchAndDrx triggerMeasurements: Intrafrequency cell measurement triggering failed. intraFreqMid=%d
Line 7587: S0  PchAndDrx triggerMeasurements: Intrafrequency cell measurement triggering failed. intraFreqMid=%d
Line 7593: S0  PchAndDrx triggerMeasurements: No intrafrequency cell measurement MidServer
Line 7593: S0  PchAndDrx triggerMeasurements: No intrafrequency cell measurement MidServer
Line 7598: S0  PchAndDrx triggerMeasurements: Measurements are already triggered once
Line 7598: S0  PchAndDrx triggerMeasurements: Measurements are already triggered once
Line 7668: PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet=%d
Line 7668: PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet=%d
Line 7672: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Retiring), numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7672: PchAndDrx triggerMeasurements: serverId=%d, startStopFsmState=%d(Retiring), numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7703: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7703: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7710: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 7710: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 7715: S0  [IRAT U2G] PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet == FALSE
Line 7715: S0  [IRAT U2G] PchAndDrx triggerMeasurements: isInterFreqMsmtTriggeringConditionMet == FALSE
Line 7720: S0  PchAndDrx triggerMeasurements: can't find out registeredInfo with fddMid=%d
Line 7720: S0  PchAndDrx triggerMeasurements: can't find out registeredInfo with fddMid=%d
Line 7785: [IRAT U2G] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7785: [IRAT U2G] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7816: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7816: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7823: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 7823: S0  [IRAT U2G] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 7828: S0  [IRAT U2G] PchAndDrx triggerMeasurements: can't find out registeredInfo with gsmMid=%d
Line 7828: S0  [IRAT U2G] PchAndDrx triggerMeasurements: can't find out registeredInfo with gsmMid=%d
Line 7853: S0  [IRAT U2G] PchAndDrx triggerMeasurements: no GSM mid server to trigger
Line 7853: S0  [IRAT U2G] PchAndDrx triggerMeasurements: no GSM mid server to trigger
Line 7862: S0  [IRAT U2G] PchAndDrx triggerMeasurements: don't trigger GSM measurement in case interFreq is on going
Line 7862: S0  [IRAT U2G] PchAndDrx triggerMeasurements: don't trigger GSM measurement in case interFreq is on going
Line 7887: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Already in paused state!! Skip U2L
Line 7887: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Already in paused state!! Skip U2L
Line 7894: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause is within 95ms timeToAutoPause %d!! Skip U2L
Line 7894: S0  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause is within 95ms timeToAutoPause %d!! Skip U2L
Line 7900: S0  [IRAT U2L] PchAndDrx triggerMeasurements: MAX_STARVATION_AGE reached, Priority Inversion by allowing U2L
Line 7900: S0  [IRAT U2L] PchAndDrx triggerMeasurements: MAX_STARVATION_AGE reached, Priority Inversion by allowing U2L
Line 7907: S  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause time is more than 95ms timeToAutoPause %d!! Allow U2L
Line 7907: S  [IRAT U2L] PchAndDrx triggerMeasurements: Auto pause time is more than 95ms timeToAutoPause %d!! Allow U2L
Line 7928: [IRAT U2L] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7928: [IRAT U2L] PchAndDrx triggerMeasurements: serverId=0x%x, startStopFsmState=%d(Retiring), numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 7957: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7957: PchAndDrx triggerMeasurements: requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 7964: S0  [IRAT U2L] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 7964: S0  [IRAT U2L] PchAndDrx triggerMeasurements: numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 7969: S0  [IRAT U2L] PchAndDrx triggerMeasurements: can't find out registeredInfo with eutraMid=%d
Line 7969: S0  [IRAT U2L] PchAndDrx triggerMeasurements: can't find out registeredInfo with eutraMid=%d
Line 7983: S0  [IRAT U2L] PchAndDrx triggerMeasurements: no E-UTRA mid server to trigger
Line 7983: S0  [IRAT U2L] PchAndDrx triggerMeasurements: no E-UTRA mid server to trigger
Line 7990: S0  [IRAT U2L] PchAndDrx triggerMeasurements: don't trigger E-UTRA measurement in case interFreq or gsm Meas are on going
Line 7990: S0  [IRAT U2L] PchAndDrx triggerMeasurements: don't trigger E-UTRA measurement in case interFreq or gsm Meas are on going
Line 7998: S0  PchAndDrx triggerMeasurements: Unexpected startStopFsmState=%d(I/D/S/W/R/No)
Line 7998: S0  PchAndDrx triggerMeasurements: Unexpected startStopFsmState=%d(I/D/S/W/R/No)
Line 8004: S0  PchAndDrx triggerMeasurements: isIdleDetectedMsmtTriggered = TRUE
Line 8004: S0  PchAndDrx triggerMeasurements: isIdleDetectedMsmtTriggered = TRUE
Line 8070: PchAndDrx vgmDrxGap: RSN=%d, currentSfn=%d, currentSlot=%d, startSfn=%d, startSlot=%d, durationSfn=%d, durationSlot=%d
Line 8070: PchAndDrx vgmDrxGap: RSN=%d, currentSfn=%d, currentSlot=%d, startSfn=%d, startSlot=%d, durationSfn=%d, durationSlot=%d
Line 8102: PchAndDrx FSM State is IDLE Hence Exit from pichIndInterruptHandler
Line 8102: PchAndDrx FSM State is IDLE Hence Exit from pichIndInterruptHandler
Line 8170: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Waking - handleStarting called
Line 8170: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Waking - handleStarting called
Line 8195: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Decoding - handleStopping called
Line 8195: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Decoding - handleStopping called
Line 8228: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Retiring - handleSleeping called
Line 8228: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=(NoResponse:1 or NACK:2) in startStopFsmState=Retiring - handleSleeping called
Line 8233: S0  PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(NoResponse: or NACK:2) in startStopFsmState=%d(I/D/S/W/R)
Line 8233: S0  PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(NoResponse: or NACK:2) in startStopFsmState=%d(I/D/S/W/R)
Line 8251: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(ACK:3), in startStopFsmState=%d(I/D/S/W/R)
Line 8251: PchAndDrx uphy_pichIndInterruptHandler: pichStatus=%d(ACK:3), in startStopFsmState=%d(I/D/S/W/R)
Line 8258: S0  PchAndDrx uphy_pichIndInterruptHandler: PICH IRQ handler called when PCHAndDRX not configured
Line 8258: S0  PchAndDrx uphy_pichIndInterruptHandler: PICH IRQ handler called when PCHAndDRX not configured
Line 8396: Read(LEVEL 1) cbsScheduleSfn = %d,CTCHperiod = %d, Cbsframeoff %d currentSfn = %d
Line 8396: Read(LEVEL 1) cbsScheduleSfn = %d,CTCHperiod = %d, Cbsframeoff %d currentSfn = %d
Line 8406: S0  ReadLevelCbsScheduling: index = %d cbsScheduleSfn = %d numDrxIndices = %d
Line 8406: S0  ReadLevelCbsScheduling: index = %d cbsScheduleSfn = %d numDrxIndices = %d
Line 8412: S0  ReadLevelCbsScheduling: Warning!! Level-2 table not flushed or updated cbsScheduleSfn = %d
Line 8412: S0  ReadLevelCbsScheduling: Warning!! Level-2 table not flushed or updated cbsScheduleSfn = %d
Line 8452: S0  ReadLevelCbsScheduling: nextBlockOffsetFromUBMC = %d tempCTCHIndexOffset = %d numDrxIndices = %d BSIndexArray[numDrxIndices - ] = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 8452: S0  ReadLevelCbsScheduling: nextBlockOffsetFromUBMC = %d tempCTCHIndexOffset = %d numDrxIndices = %d BSIndexArray[numDrxIndices - ] = %d numofSFNCycleToSkip = %d numofDrxCycleToSkip = %d
Line 8463: S0  ReadLevelCbsScheduling - after updation: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8463: S0  ReadLevelCbsScheduling - after updation: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8476: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8476: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8514: S0  Clear Level 2 info at currentSfn = %d
Line 8514: S0  Clear Level 2 info at currentSfn = %d
Line 8543: PchAndDrx CBS Level1 Scheduling info update: Mtti = %d, CTCHperiod = %d, Cbsframeoff = %d, isBMCSchdmsgperiod = %d, BMCSchdmsgperiod = %d numofCBSBlocksPerSFNCycle = %d
Line 8543: PchAndDrx CBS Level1 Scheduling info update: Mtti = %d, CTCHperiod = %d, Cbsframeoff = %d, isBMCSchdmsgperiod = %d, BMCSchdmsgperiod = %d numofCBSBlocksPerSFNCycle = %d
Line 8568: PchAndDrx CBS Level2 Scheduling table
Line 8568: PchAndDrx CBS Level2 Scheduling table
Line 8577: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8577: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8594: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8594: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8604: S0  UpdateLevel2CbsScheduling:  level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8604: S0  UpdateLevel2CbsScheduling:  level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d
Line 8613: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d numDrxIndices = %d
Line 8613: S0  UpdateLevel2CbsScheduling: level2CbsSchedulingInfo[%d] = %d  BSIndexArray[%d] = %d numDrxIndices = %d
Line 8625: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8625: S0  UpdateLevel2CbsScheduling: level2Scheduleupdated = %d currentsfn = %d
Line 8639: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8639: S0  UpdateLevel2CbsScheduling: CTCHIndexOffset = %d lenCBSSchedPeriod = %d numDrxIndices = %d level2CbsScheduleLastSfn = %d
Line 8649: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d
Line 8649: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d
Line 8658: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d tempNumDrxIndices = %d
Line 8658: S0  UpdateLevel2CbsScheduling: templevel2CbsSchedulingInfo[%d] = %d  tempBSIndexArray[%d] = %d tempNumDrxIndices = %d
Line 8699: PchAndDrx CBS Flush Level1 and Level2 Scheduling table
Line 8699: PchAndDrx CBS Flush Level1 and Level2 Scheduling table
Line 8758: PchAndDrx CBS: prepareFachConfigMessage
Line 8758: PchAndDrx CBS: prepareFachConfigMessage
Line 8836: PchAndDrx CBS: CopySccpchInfo
Line 8836: PchAndDrx CBS: CopySccpchInfo
Line 8854: PchAndDrx CBS: CopyFachInfo
Line 8854: PchAndDrx CBS: CopyFachInfo
Line 8896: S0  DSDS: CPchAndDrxResourcesController Unable to send RF release done message to DSLRC
Line 8896: S0  DSDS: CPchAndDrxResourcesController Unable to send RF release done message to DSLRC
Line 8905: S0  DSDS: CPchAndDrxResourcesController sendRfReleaseDone sent to DSLRC interface with %d
Line 8905: S0  DSDS: CPchAndDrxResourcesController sendRfReleaseDone sent to DSLRC interface with %d
Line 8939: S0  FrameIndexAdjustment, PCH hw Sfn is %d,  hwSfn0 mod 8 %d, frameIndex0 %d, hwSfnMod8FrameIndexDiff0 %d,  sccpchChipOffsetToCpich %d,  currentPositionChipOffset0 %d
Line 8939: S0  FrameIndexAdjustment, PCH hw Sfn is %d,  hwSfn0 mod 8 %d, frameIndex0 %d, hwSfnMod8FrameIndexDiff0 %d,  sccpchChipOffsetToCpich %d,  currentPositionChipOffset0 %d
Line 8956: S0  FrameIndexAdjustment for PCH: Timing for frame index sync not appropriate. Will try again. PCH Sfn %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  sccpchChipOffsetToCpich -currentPositionChipOffset0 %d
Line 8956: S0  FrameIndexAdjustment for PCH: Timing for frame index sync not appropriate. Will try again. PCH Sfn %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  sccpchChipOffsetToCpich -currentPositionChipOffset0 %d
Line 8979: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 8979: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 8984: S0  FrameIndexAdjustment for PCH: frame index already in sync or will be automatically in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 8984: S0  FrameIndexAdjustment for PCH: frame index already in sync or will be automatically in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9002: S0  FrameIndexAdjustment for PCH: Timing for frame index sync not appropriate. Will try again. PCH Sfn %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  sccpchChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9002: S0  FrameIndexAdjustment for PCH: Timing for frame index sync not appropriate. Will try again. PCH Sfn %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  sccpchChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9025: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset %d, frameIndexAdjustValue0 %d
Line 9025: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset %d, frameIndexAdjustValue0 %d
Line 9030: S0  FrameIndexAdjustment for PCH: frame index already in sync or will be automatically in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9030: S0  FrameIndexAdjustment for PCH: frame index already in sync or will be automatically in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9038: S0  FrameIndexAdjustment for PCH: Warning !! frame index synchronization not done. No Rl is active
Line 9038: S0  FrameIndexAdjustment for PCH: Warning !! frame index synchronization not done. No Rl is active
Line 9083: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9083: S0  FrameIndexAdjustment for PCH: PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9088: S0  FrameIndexAdjustment for PCH: frame index already in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9088: S0  FrameIndexAdjustment for PCH: frame index already in sync. PCH Sfn is %d, currentPositionChipOffset is %d, sccpchChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9094: S0  FrameIndexAdjustmentSTF: Warning !! frame index synchronization not done. No Rl is active
Line 9094: S0  FrameIndexAdjustmentSTF: Warning !! frame index synchronization not done. No Rl is active
Line 9120: S0  [BCH for RefCell] FrameIndexAdjustment, BCH hw Sfn is %d,  hwSfn mod 8 %d, frameIndex2 %d, hwSfnMod8FrameIndexDiff2 %d,  currentPositionChipOffset2 %d
Line 9120: S0  [BCH for RefCell] FrameIndexAdjustment, BCH hw Sfn is %d,  hwSfn mod 8 %d, frameIndex2 %d, hwSfnMod8FrameIndexDiff2 %d,  currentPositionChipOffset2 %d
Line 9125: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: Timing for frame index sync not appropriate. BCH Sfn %d, currentPositionChipOffset is %d,  UMTS_CHIPS_PER_FRAME - currentPositionChipOffset2 %d
Line 9125: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: Timing for frame index sync not appropriate. BCH Sfn %d, currentPositionChipOffset is %d,  UMTS_CHIPS_PER_FRAME - currentPositionChipOffset2 %d
Line 9148: S0  [BCH for RefCell] FrameIndexAdjustment for BCH:  Sfn is %d, currentPositionChipOffset is %d, frameIndex2 is %d, frameIndexOffset2 %d, frameIndexAdjustValue2 %d
Line 9148: S0  [BCH for RefCell] FrameIndexAdjustment for BCH:  Sfn is %d, currentPositionChipOffset is %d, frameIndex2 is %d, frameIndexOffset2 %d, frameIndexAdjustValue2 %d
Line 9153: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: frame index already in sync or will be automatically in sync. Sfn is %d, currentPositionChipOffset is %d, frameIndex2 is %d, frameIndexOffset2 %d, frameIndexAdjustValue2 %d
Line 9153: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: frame index already in sync or will be automatically in sync. Sfn is %d, currentPositionChipOffset is %d, frameIndex2 is %d, frameIndexOffset2 %d, frameIndexAdjustValue2 %d
Line 9160: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: Warning !! frame index synchronization not done. No Rl is active
Line 9160: S0  [BCH for RefCell] FrameIndexAdjustment for BCH: Warning !! frame index synchronization not done. No Rl is active
Line 9187: S0  FrameIndexAdjustment, FACH hw Sfn is %d,  hwSfn0 mod 8 %d, frameIndex0 %d, hwSfnMod8FrameIndexDiff0 %d,  fachChipOffsetToCpich %d,  currentPositionChipOffset0 %d
Line 9187: S0  FrameIndexAdjustment, FACH hw Sfn is %d,  hwSfn0 mod 8 %d, frameIndex0 %d, hwSfnMod8FrameIndexDiff0 %d,  fachChipOffsetToCpich %d,  currentPositionChipOffset0 %d
Line 9203: S0  FrameIndexAdjustment for FACH: Timing for frame index sync not appropriate. Will try again. FACH Sfn %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  fachChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9203: S0  FrameIndexAdjustment for FACH: Timing for frame index sync not appropriate. Will try again. FACH Sfn %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  fachChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9226: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9226: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9231: S0  FrameIndexAdjustment for FACH: frame index already in sync or will be automatically in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9231: S0  FrameIndexAdjustment for FACH: frame index already in sync or will be automatically in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9249: S0  FrameIndexAdjustment for FACH: Timing for frame index sync not appropriate. Will try again. FACH Sfn %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  fachChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9249: S0  FrameIndexAdjustment for FACH: Timing for frame index sync not appropriate. Will try again. FACH Sfn %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, UMTS_CHIPS_PER_FRAME  fachChipOffsetToCpich -currentPositionChipOffset0 %d
Line 9272: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9272: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9277: S0  FrameIndexAdjustment for FACH: frame index already in sync or will be automatically in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9277: S0  FrameIndexAdjustment for FACH: frame index already in sync or will be automatically in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9285: S0  FrameIndexAdjustment for FACH: Warning !! frame index synchronization not done. No Rl is active
Line 9285: S0  FrameIndexAdjustment for FACH: Warning !! frame index synchronization not done. No Rl is active
Line 9330: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9330: S0  FrameIndexAdjustment for FACH: FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9335: S0  FrameIndexAdjustment for FACH: frame index already in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9335: S0  FrameIndexAdjustment for FACH: frame index already in sync. FACH Sfn is %d, currentPositionChipOffset is %d, fachChipOffsetToCpich is %d, frameIndex0 is %d, frameIndexOffset0 %d, frameIndexAdjustValue0 %d
Line 9341: S0  FrameIndexAdjustmentSTF: Warning !! frame index synchronization not done. No Rl is active
Line 9341: S0  FrameIndexAdjustmentSTF: Warning !! frame index synchronization not done. No Rl is active
Line 9354: S0  uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 9354: S0  uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 9362: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: Suspend PCH configuration
Line 9362: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalPauseReq: Suspend PCH configuration
Line 9378: S0  uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 9378: S0  uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: sending EUphyPchAndDrxResourcesControllerMsgId_RfUsePauseReq
Line 9380: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: Start PCH Reconfiguration
Line 9380: S0  3G3G DSDS: uphy_CPchAndDrxResourcesController_triggerInternalResumeReq: Start PCH Reconfiguration
Line 9450: CalculateEarlyWakeupTimeInSlots : startStopTriggerCount has reached for non-identified
Line 9450: CalculateEarlyWakeupTimeInSlots : startStopTriggerCount has reached for non-identified
Line 9455: CalculateEarlyWakeupTimeInSlots : earlyWakeupSlots %d
Line 9455: CalculateEarlyWakeupTimeInSlots : earlyWakeupSlots %d
Line 9486: CalculateEarlyWakeupTimeInSlots :( numOfInraFeqMidServer not present)
Line 9486: CalculateEarlyWakeupTimeInSlots :( numOfInraFeqMidServer not present)
Line 9525: Rescheduling BPLMN Timeout Timer. bplmnUphyTimeoutRSN = %d, currentRSN = %d, earlyWakeupInSlots = %d
Line 9525: Rescheduling BPLMN Timeout Timer. bplmnUphyTimeoutRSN = %d, currentRSN = %d, earlyWakeupInSlots = %d
Line 9545: Rescheduling BPLMN Timeout Timer 5 slots from currentRSN
Line 9545: Rescheduling BPLMN Timeout Timer 5 slots from currentRSN
Line 9560: BPLMN Timeout Timer rescheduled from %d to %d
Line 9560: BPLMN Timeout Timer rescheduled from %d to %d
Line 9569: BPLMN Timer not running
Line 9569: BPLMN Timer not running
Line 9648: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 9648: PchAndDrx drxCycleLength > 128 and resyncTime %d
Line 9665: rescheduleWakeupForPCHDecoding: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 9665: rescheduleWakeupForPCHDecoding: timeToGo is minus and adjust: reSyncTime=%d but timeToGo=%d.pchAndDrxResourcesController_ptr->CStartStopDecodingController.CResourcesConfigurationController.maxTTI =%d
Line 9691: rescheduleWakeupForPCHDecoding: late for resync because required reSyncTime=%d but timeToGo=%d
Line 9691: rescheduleWakeupForPCHDecoding: late for resync because required reSyncTime=%d but timeToGo=%d
Line 9744: S0  rescheduleWakeupForPCHDecoding: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 9744: S0  rescheduleWakeupForPCHDecoding: pchAndDrxResourcesController_ptr->CStartStopDecodingController.myTimer!=0 before submit new token
Line 9747: rescheduleWakeupForPCHDecoding: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 9747: rescheduleWakeupForPCHDecoding: drxCycleLength=%d, NP=%d(18/36/72/144), PI=%d, powerOffset=%d, Ovsf=%d, IMSI(High 32bits)=0x%08x, IMSI(Low 32bits)=0x%08x
Line 9758: rescheduleWakeupForPCHDecoding: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 9758: rescheduleWakeupForPCHDecoding: currentSfn=%d, initPoSfn=%d, timeToGo=%d, pichSfn=%d, sleepTime=%d, reSyncTime=%d, wakeSfn=%d
Line 9763: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 9763: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isCBS=%d
Line 9780: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 9780: rescheduleWakeupForPCHDecoding: bchUsed=%d, sleepNotAllowed=%d, AfterIdleExit=%d, CellReselFlag=%d, isBPLMN = %d, wakeuptimeafter = %d
Line 9858: rescheduleWakeupForPCHDecoding: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 9858: rescheduleWakeupForPCHDecoding: isBplmn = %d, wakeuptimeafter = %d, Available time (ms)= %d, Start time (Us)= %d
Line 9864: S0  rescheduleWakeupForPCHDecoding: BPLMNAvailableTimeIndMsg is NULL
Line 9864: S0  rescheduleWakeupForPCHDecoding: BPLMNAvailableTimeIndMsg is NULL
Line 9877: S0  rescheduleWakeupForPCHDecoding: Submitting BPLMN Timeout Timer
Line 9877: S0  rescheduleWakeupForPCHDecoding: Submitting BPLMN Timeout Timer
Line 9919: S0  rescheduleWakeupForPCHDecoding: send failed
Line 9919: S0  rescheduleWakeupForPCHDecoding: send failed
Line 9951: S0  rescheduleWakeupForPCHDecoding: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 9951: S0  rescheduleWakeupForPCHDecoding: IratMuxConfigCmd failed. errCode=%d, addErrCode=%d
Line 10002: S0 DSDS_CBS stopDlPhychAndCctrchForCtch: StartStopState %d
Line 10002: S0 DSDS_CBS stopDlPhychAndCctrchForCtch: StartStopState %d
Line 10009: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 10009: S0  PchAndDrx releaseSCCPCH: DlPhychReleaseCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 10024: S0  Stop CcTrCh - uhal_Cmd_exec
Line 10024: S0  Stop CcTrCh - uhal_Cmd_exec
Line 10044: S0 DSDS_CBS startDlPhychAndCctrchForCtch StartStopState %d
Line 10044: S0 DSDS_CBS startDlPhychAndCctrchForCtch StartStopState %d
Line 10051: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 10051: S0  PchAndDrx reconfigurePICH: DlPhychStartCmd exec failed. ErrCode=%d, AddErrCode=%d
Line 10064: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 10064: S0  PchAndDrx reconfigurePICH: RL(ScrCodeNr=%d) not found in the PCH MappingDatabase
Line 10081: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 10081: RlReferenceConfigCmd failure: rlNr=%d, errCode=%d, addErrCode=%d
Line 10100: S0  confirmMsg == NULL pointer
Line 10100: S0  confirmMsg == NULL pointer
Line 10126: S0 uphy_CPchAndDrxResourcesController_scheduleMeasurements: currentRSN=%d, pichFrameBoundaryRsn=%d, diffRsn=%d, MeasRsn = %d 
Line 10126: S0 uphy_CPchAndDrxResourcesController_scheduleMeasurements: currentRSN=%d, pichFrameBoundaryRsn=%d, diffRsn=%d, MeasRsn = %d 
Line 10153: S0  DSDS:uphy_CSleepManager_tryToSleep: wakeup indicated to dsl1rc=%d microseconds
Line 10153: S0  DSDS:uphy_CSleepManager_tryToSleep: wakeup indicated to dsl1rc=%d microseconds
Line 10164: S0  StartMeasToken not required
Line 10164: S0  StartMeasToken not required
Line 10187: S0  uphy_CPchAndDrxResourcesController_startMeasurements: bch used = %d
Line 10187: S0  uphy_CPchAndDrxResourcesController_startMeasurements: bch used = %d
Line 10216: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10216: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10217: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10217: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10223: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10223: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10306: [RMS]  isInterFreqMsmtTriggeringConditionMet=%d
Line 10306: [RMS]  isInterFreqMsmtTriggeringConditionMet=%d
Line 10309: [RMS] : serverId=%d, numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10309: [RMS] : serverId=%d, numOfTotalFddMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10331: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10331: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10337: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 10337: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfGsmMidServer %d
Line 10342: S0  [RMS]  isInterFreqMsmtTriggeringConditionMet == FALSE
Line 10342: S0  [RMS]  isInterFreqMsmtTriggeringConditionMet == FALSE
Line 10347: S0  [RMS]  can't find out registeredInfo with fddMid=%d
Line 10347: S0  [RMS]  can't find out registeredInfo with fddMid=%d
Line 10379: [RMS]  serverId=0x%x,  numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10379: [RMS]  serverId=0x%x,  numOfTotalGsmMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10397: [RMS] requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10397: [RMS] requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10403: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 10403: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfFddMidServer %d
Line 10408: S0  [RMS]  can't find out registeredInfo with gsmMid=%d
Line 10408: S0  [RMS]  can't find out registeredInfo with gsmMid=%d
Line 10438: [RMS]  serverId=0x%x, numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10438: [RMS]  serverId=0x%x, numOfTotalEutraMidServer=%d, numOfTriggeredMidServer=%d, mid=%d
Line 10456: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10456: [RMS]  requestType = %d, startStopTriggerCount = %d, startStopTriggerInterval = %d
Line 10462: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 10462: S0  [RMS]  numOfTriggeredMidServer %d is different from numOfEutraMidServer %d
Line 10467: S0  [RMS]  can't find out registeredInfo with eutraMid=%d
Line 10467: S0  [RMS]  can't find out registeredInfo with eutraMid=%d
Line 10634: S0  uphy_CPchAndDrxResourcesController_getPqSlot = %d
Line 10634: S0  uphy_CPchAndDrxResourcesController_getPqSlot = %d
Line 10679: checkPagingAvailability : FingerStatus %d DbgLevel %d DsStatus %d waitForSigStop %d MifFreq %d isAvoidngDrxOverlap %d,isAdaptiveWakeup %d
Line 10679: checkPagingAvailability : FingerStatus %d DbgLevel %d DsStatus %d waitForSigStop %d MifFreq %d isAvoidngDrxOverlap %d,isAdaptiveWakeup %d
Line 10688: checkPagingAvailability : SS - Need to check PICH in past %d
Line 10688: checkPagingAvailability : SS - Need to check PICH in past %d
Line 10692: checkPagingAvailability : DS - Need to check PICH in past %d
Line 10692: checkPagingAvailability : DS - Need to check PICH in past %d
Line 10704: [DR-DS]Need to check - PICH in past
Line 10704: [DR-DS]Need to check - PICH in past
Line 10724: Trigger PCH resources release after releasing StartStopFSM
Line 10724: Trigger PCH resources release after releasing StartStopFSM
Line 10749: uphy_CPchAndDrxResourcesController_sendSearcherRequestToDsl1rc: rValue %d
Line 10749: uphy_CPchAndDrxResourcesController_sendSearcherRequestToDsl1rc: rValue %d
Line 10752: Searcher Grant by DSL1RC when waking up 3G
Line 10752: Searcher Grant by DSL1RC when waking up 3G
Line 10774: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d,deadline=%d
Line 10774: StartStopDecodingController handleWaking: target StartStopDecodingFsmEventId=%d(WakeUpReq) run at rsn=%d sfn=%d,deadline=%d
Line 10785: uphy_CPchAndDrxResourcesController_SearcherUseResumeReq: Unexpected CurrentStatus %
Line 10785: uphy_CPchAndDrxResourcesController_SearcherUseResumeReq: Unexpected CurrentStatus %
Line 10802: uphy_CPchAndDrxResourcesController_sendSearcherUseReleaseDone
Line 10802: uphy_CPchAndDrxResourcesController_sendSearcherUseReleaseDone
Line 10806: DSDS: CPchAndDrxResourcesController Unable to send searcher release done message to DSL1RC
Line 10806: DSDS: CPchAndDrxResourcesController Unable to send searcher release done message to DSL1RC
Line 10837: Grant for measurements after transition, trigger meas
Line 10837: Grant for measurements after transition, trigger meas
Line 10867: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10867: S0  SMC Correction for client = %d,HwSfn = %d SwSfn = %d
Line 10868: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10868: S0  SMC Correction for client = %d,HwSlot = %d PreviousSwSlot = %d
Line 10874: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10874: S0  SMC Correction for client = %d,NewSwSlot = %d
Line 10887: Reject received for measurements, schedule sleeping
Line 10887: Reject received for measurements, schedule sleeping
Line 10898: Reject with retry received for measurements, timeSlotsToWait = %d, retryPeriod = %d 
Line 10898: Reject with retry received for measurements, timeSlotsToWait = %d, retryPeriod = %d 
Line 10916: Reject received for measurements, schedule sleeping
Line 10916: Reject received for measurements, schedule sleeping
Line 10974: DR-DSDS: uphy_CPchAndDrxResourcesController_updateIsDRImpossible isDRImpossible %d
Line 10974: DR-DSDS: uphy_CPchAndDrxResourcesController_updateIsDRImpossible isDRImpossible %d
Line 10987: Searcher Reject by DSL1RC when waking up 3G
Line 10987: Searcher Reject by DSL1RC when waking up 3G
