// Seed: 3538017584
module module_0;
  parameter id_1 = -1'b0;
  wire id_2;
  tri  id_3 = id_3 & -1;
  wire id_4;
  assign id_3 = -1 ? (-1'b0) : -1;
  assign id_2 = -1 ? id_2 : id_3;
  wire id_5;
  always id_4 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_14;
  assign id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  always begin : LABEL_0
    @(-1 - id_12) id_1 <= id_3 || 1;
  end
endmodule
