/* Copyright 2013 Freescale Semiconductor, Inc.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions are met:
 *
 *
 *
 * Redistributions of source code must retain the above copyright
 * notice, this list of conditions and the following disclaimer.
 * Redistributions in binary form must reproduce the above copyright
 * notice, this list of conditions and the following disclaimer in the
 * documentation and/or other materials provided with the distribution.
 *
 * Neither the name of Freescale Semiconductor nor the
 * names of its contributors may be used to endorse or promote products
 * derived from this software without specific prior written permission.
 *
 *
 * ALTERNATIVELY, this software may be distributed under the terms of the
 * GNU General Public License ("GPL") as published by the Free Software
 * Foundation, either version 2 of that License or (at your option) any
 * later version.
 *
 * THIS SOFTWARE IS PROVIDED BY Freescale Semiconductor ``AS IS'' AND ANY
 * EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 * WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 * DISCLAIMED. IN NO EVENT SHALL Freescale Semiconductor BE LIABLE FOR ANY
 * DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 * LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
 * ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT
 * (INCLUDING NEGLIGENCE OR OTHERWISE)ARISING IN ANY WAY OUT OF THE USE OF THIS
 * SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef __FSL_DRIVER_H__
#define __FSL_DRIVER_H__

#include "sysfs.h"
#include "device.h"
#include "fsl_c2x0_crypto_layer.h"

#define CRYPTO_JOB_CTX_SIZE     DEV_DMA_ALIGNMENT_BYTES

/* General macros */
#define FSL_PCI_DEV_NAME				"fsl_crypto_"
/* Strlen of FSL_PCI_DEV_NAME + 1 for number of device + 1 for '\0' */
#define FSL_PCI_DEV_NAME_MAX_LEN	13
#define FSL_PCI_DEV_NODE_STD_PATH_LEN	16	/* /dev/fsl_crypto */

/* DMA macro's */
#define DMA_36BIT_MASK		0x0000000fffffffffULL
#if (LINUX_VERSION_CODE >= KERNEL_VERSION(3, 1, 0))
#define DMA_32BIT_MASK		0x00000000ffffffffULL
#endif

/* Print related macros */
#ifdef PRINT_DEBUG
#define print_debug(msg, ...) { \
printk(KERN_ERR "[FSL-CRYPTO-DRV:%s:%d] DEBUG:", __func__, __LINE__); \
printk(KERN_ERR msg, ##__VA_ARGS__); \
}
#else
#define print_debug(msg, ...)
#endif

#ifdef PRINT_ERROR
#define print_error(msg, ...) { \
printk(KERN_ERR "[FSL-CRYPTO-DRV:%s:%d] Error:", __func__, __LINE__); \
printk(KERN_ERR msg, ##__VA_ARGS__); \
}
#else
#define print_error(msg, ...)
#endif

#ifdef PRINT_INFO
#define print_info(msg, ...) { \
printk(KERN_INFO "[FSL-CRYPTO-DRV:%s:%d] Info:", __func__, __LINE__); \
printk(KERN_INFO msg, ##__VA_ARGS__); \
}
#else
#define print_info(msg, ...)
#endif

#ifdef DEV_PRINT_DBG
#define dev_print_dbg(fdev, msg, ...) {	\
	dev_err(&(fdev->dev->dev), \
		"[FSL-CRYPTO-DRV:%s:%d] Devcnt:%d, DevId:%d,"\
		"VendorId:%d, Bus:%d, Msg: ", __func__, __LINE__, \
		fdev->dev_no, fdev->id->device, fdev->id->vendor, \
		fdev->dev->bus->number); \
	dev_err(&(fdev->dev->dev), msg, ##__VA_ARGS__); \
	}
#else
#define dev_print_dbg(fdev, msg, ...)
#endif

#ifdef DEV_PRINT_ERR
#define dev_print_err(fdev, msg, ...) {	\
	dev_err(&(fdev->dev->dev), \
		"[FSL-CRYPTO-DRV:%s:%d] Devcnt:%d, DevId:%d,"\
		"VendorId:%d, Bus:%d, Msg: ", __func__, __LINE__, \
		fdev->dev_no, fdev->id->device, fdev->id->vendor, \
		fdev->dev->bus->number); \
	dev_err(&(fdev->dev->dev), msg, ##__VA_ARGS__); \
}
#else
#define dev_print_err(fdev, msg, ...)

#endif

/* PCI subsystem API related macros */
#define dev_pci_cfg_write_word32(dev, offset, data)	\
	pci_write_config_dword(dev, offset, data)
#define dev_pci_cfg_write_word16(dev, offset, data)	\
	pci_write_config_word(dev, offset, data)

#define dev_pci_cfg_read_word32(dev, offset, data)	\
	pci_read_config_dword(dev, offset, data)
#define dev_pci_cfg_read_word16(dev, offset, data)	\
	pci_read_config_word(dev, offset, data)

/* PCI Config space fields related macros */
#define MSI_CTRL_WORD_MMC_MASK	0xE	/* 1-3 bits */
#define MSI_CTRL_WORD_MMC_SHIFT	1

#define MSI_CTRL_WORD_MME_MASK	0x70	/* 4-6 bits */
#define MSI_CTRL_WORD_MME_SHIFT	4

/* PCI bar types */
typedef enum pci_bars {
	PCI_BAR_NUM_0 = MEM_TYPE_CONFIG,
	PCI_BAR_NUM_1 = MEM_TYPE_SRAM,
	PCI_BAR_NUM_2 = MEM_TYPE_DRIVER,
	PCI_BAR_NUM_3 = MEM_TYPE_MSI,

	/* This is deliberate as logic is dependent on this */
	PCI_IB_BAR_MAX = PCI_BAR_NUM_2,
	PCI_BAR_MAX = MEM_TYPE_MAX
} pci_bars_t;

/* PCI CONFIG SPACE REGISTERS OFFSET */
typedef enum pci_config_space_regs {
	PCI_BAR0_REGISTER = 0X10,
	PCI_BAR1_REGISTER = 0X14,
	PCI_MSI_CTRL_REGISTER = 0X8A,
	PCI_MSI_ADDR_LOW = 0X8C,
	PCI_MSI_ADDR_HIGH = 0X90,
	PCI_MSI_ADDR_DATA = 0X94
} pci_config_space_regs_t;

/*******************************************************************************
Description :	Holds the context pointer for interrupts
Fields      :	vector_no: vector number of the interrupt
		dev: Back reference to the device
		isr_bh_list: Head of the list of bh handlers for this interrupt
		list: Required to make the list of this structures.
*******************************************************************************/
typedef struct isr_ctx {
	int intr_no;
	struct fsl_pci_dev *dev;
	struct tasklet_struct tasklet;
	/* List of Bhs for this ISR */
/*	LIST_HEAD(isr_bh_list); */
	uint32_t msi_addr_low;
	uint32_t msi_addr_high;
	/* Only 16bit MSI data */
	uint16_t msi_data;
	struct list_head list;
	 LINKED_LIST_HEAD(ring_list_head);
} isr_ctx_t;

/*******************************************************************************
Description :	Contains the PCI BAR information.
Fields      :	phy_addr	: Physical address of the BAR.
		v_addr		: Kernel mapped virtual address.
		dma_addr	: DMA mapped address
		len		: Length of the BAR
*******************************************************************************/
typedef struct pci_bar_info {
	void *v_addr;
	phys_addr_t phy_addr;
	dma_addr_t dma_addr;

	unsigned long len;
} pci_bar_info_t;

/*******************************************************************************
Description:	Contains the interrupts information of the device
Fields	   :	intr_vectors_cnt: Number of intr vectors alloc for this device
		msix_entries: Kernel DS, required to be passed to MSIx KPI
		isr_ctx_list_head: Head of the linked list of isr contexts
*******************************************************************************/
typedef struct pci_intr_info {
	uint32_t intr_vectors_cnt;

	/* Kernel DS :- Required for MSIx support */
	struct msix_entry *msix_entries;

	 LINKED_LIST_HEAD(isr_ctx_list_head);
} pci_intr_info_t;

/*******************************************************************************
Description :	Contains all the information of a PCI end point.
Fields      :	dev_name: Name of the device
		dev_node_path : Holds the path to the device node of this device
		dev_no	: Number of this device. Increments in the order
				of probe.
		dev	: Actual PCI device pointer.
		pci_id	: Device ID structure of the device.
		bars	: Holds the information of the PCIe BARs.
		intr_info: Holds the interrupt information
		list	: To make multiple instances of this structure as
				linked list.
*******************************************************************************/
typedef struct fsl_pci_dev {
	uint32_t dev_no;
	uint32_t dev_status;

	struct pci_dev *dev;
	const struct pci_device_id *id;
	void *crypto_dev;

	char dev_name[FSL_PCI_DEV_NAME_MAX_LEN];
	char dev_node_path[FSL_PCI_DEV_NODE_STD_PATH_LEN +
			   FSL_PCI_DEV_NAME_MAX_LEN];

	pci_bar_info_t bars[PCI_BAR_MAX];
	pci_intr_info_t intr_info;

	dev_sysfs_entries_t sysfs;
	void *sysfs_dir;

	struct list_head list;

	uint8_t enabled;
} fsl_pci_dev_t;

/*******************************************************************************
Description :	Identifies a bottom half handler - Work queue is used
Fields	    :	core_no: Number of the core to which this BH is affined
		workq: Kernel data structure for work queue
		work : Instance of the work to be posted in the queue
*******************************************************************************/
typedef struct bh_handler {
	int core_no;
	void *c_dev;
	struct workqueue_struct *workq;
	struct work_struct work;
} bh_handler_t;

/*******************************************************************************
Description :	Holds the per CPU information
Fields      :	core_no    : CPU no
		context    : Some private context - Not decided yet on its use
		cb         : Callback for any response processing
		bh_handler : Holds the bh information affined to this core
		list	   : List of this data structure instances
		ring_list  : Linked list of rings to be processed by this core
*******************************************************************************/
typedef struct per_core_struct {
	uint32_t core_no;
	void *context;
	void (*cb) (void *);
	bh_handler_t bh_handler;
/*	struct list_head	list; */
	 LINKED_LIST_HEAD(ring_list_head);
} per_core_struct_t;

extern per_core_struct_t __percpu *per_core;
extern volatile uint64_t jiffies_3;

fsl_crypto_dev_t *get_crypto_dev(uint32_t no);
uint32_t get_no_of_devices(void);
void fsl_drv_get_mem(fsl_pci_dev_t *dev, crypto_dev_mem_info_t *mem);
extern crypto_dev_config_t *get_dev_config(fsl_pci_dev_t *fsl_pci_dev);
extern int32_t parse_config_file(int8_t *config_file);
void sysfs_napi_loop_count_set(int8_t *fname, int8_t *count, int len,
			       char flag);

#endif
