
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//MD5.so_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000000e18 <_init>:
 e18:	stp	x29, x30, [sp, #-16]!
 e1c:	mov	x29, sp
 e20:	bl	1060 <call_weak_fn>
 e24:	ldp	x29, x30, [sp], #16
 e28:	ret

Disassembly of section .plt:

0000000000000e30 <.plt>:
     e30:	stp	x16, x30, [sp, #-16]!
     e34:	adrp	x16, 16000 <__FRAME_END__+0x10218>
     e38:	ldr	x17, [x16, #4088]
     e3c:	add	x16, x16, #0xff8
     e40:	br	x17
     e44:	nop
     e48:	nop
     e4c:	nop

0000000000000e50 <memcpy@plt>:
     e50:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     e54:	ldr	x17, [x16]
     e58:	add	x16, x16, #0x0
     e5c:	br	x17

0000000000000e60 <Perl_newRV_noinc@plt>:
     e60:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     e64:	ldr	x17, [x16, #8]
     e68:	add	x16, x16, #0x8
     e6c:	br	x17

0000000000000e70 <Perl_sv_2uv_flags@plt>:
     e70:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     e74:	ldr	x17, [x16, #16]
     e78:	add	x16, x16, #0x10
     e7c:	br	x17

0000000000000e80 <Perl_stack_grow@plt>:
     e80:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     e84:	ldr	x17, [x16, #24]
     e88:	add	x16, x16, #0x18
     e8c:	br	x17

0000000000000e90 <__cxa_finalize@plt>:
     e90:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     e94:	ldr	x17, [x16, #32]
     e98:	add	x16, x16, #0x20
     e9c:	br	x17

0000000000000ea0 <Perl_sv_magicext@plt>:
     ea0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ea4:	ldr	x17, [x16, #40]
     ea8:	add	x16, x16, #0x28
     eac:	br	x17

0000000000000eb0 <Perl_sv_derived_from@plt>:
     eb0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     eb4:	ldr	x17, [x16, #48]
     eb8:	add	x16, x16, #0x30
     ebc:	br	x17

0000000000000ec0 <Perl_sv_reftype@plt>:
     ec0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ec4:	ldr	x17, [x16, #56]
     ec8:	add	x16, x16, #0x38
     ecc:	br	x17

0000000000000ed0 <Perl_warn_nocontext@plt>:
     ed0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ed4:	ldr	x17, [x16, #64]
     ed8:	add	x16, x16, #0x40
     edc:	br	x17

0000000000000ee0 <Perl_newSV@plt>:
     ee0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ee4:	ldr	x17, [x16, #72]
     ee8:	add	x16, x16, #0x48
     eec:	br	x17

0000000000000ef0 <Perl_sv_bless@plt>:
     ef0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ef4:	ldr	x17, [x16, #80]
     ef8:	add	x16, x16, #0x50
     efc:	br	x17

0000000000000f00 <Perl_sv_2pvbyte@plt>:
     f00:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f04:	ldr	x17, [x16, #88]
     f08:	add	x16, x16, #0x58
     f0c:	br	x17

0000000000000f10 <Perl_sv_2pv_flags@plt>:
     f10:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f14:	ldr	x17, [x16, #96]
     f18:	add	x16, x16, #0x60
     f1c:	br	x17

0000000000000f20 <Perl_xs_boot_epilog@plt>:
     f20:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f24:	ldr	x17, [x16, #104]
     f28:	add	x16, x16, #0x68
     f2c:	br	x17

0000000000000f30 <Perl_safesysmalloc@plt>:
     f30:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f34:	ldr	x17, [x16, #112]
     f38:	add	x16, x16, #0x70
     f3c:	br	x17

0000000000000f40 <__stack_chk_fail@plt>:
     f40:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f44:	ldr	x17, [x16, #120]
     f48:	add	x16, x16, #0x78
     f4c:	br	x17

0000000000000f50 <__gmon_start__@plt>:
     f50:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f54:	ldr	x17, [x16, #128]
     f58:	add	x16, x16, #0x80
     f5c:	br	x17

0000000000000f60 <Perl_croak_xs_usage@plt>:
     f60:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f64:	ldr	x17, [x16, #136]
     f68:	add	x16, x16, #0x88
     f6c:	br	x17

0000000000000f70 <Perl_sv_utf8_upgrade_flags_grow@plt>:
     f70:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f74:	ldr	x17, [x16, #144]
     f78:	add	x16, x16, #0x90
     f7c:	br	x17

0000000000000f80 <Perl_gv_stashpv@plt>:
     f80:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f84:	ldr	x17, [x16, #152]
     f88:	add	x16, x16, #0x98
     f8c:	br	x17

0000000000000f90 <memcmp@plt>:
     f90:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     f94:	ldr	x17, [x16, #160]
     f98:	add	x16, x16, #0xa0
     f9c:	br	x17

0000000000000fa0 <Perl_newSVpv@plt>:
     fa0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     fa4:	ldr	x17, [x16, #168]
     fa8:	add	x16, x16, #0xa8
     fac:	br	x17

0000000000000fb0 <strcmp@plt>:
     fb0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     fb4:	ldr	x17, [x16, #176]
     fb8:	add	x16, x16, #0xb0
     fbc:	br	x17

0000000000000fc0 <Perl_croak_nocontext@plt>:
     fc0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     fc4:	ldr	x17, [x16, #184]
     fc8:	add	x16, x16, #0xb8
     fcc:	br	x17

0000000000000fd0 <Perl_newXS_deffile@plt>:
     fd0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     fd4:	ldr	x17, [x16, #192]
     fd8:	add	x16, x16, #0xc0
     fdc:	br	x17

0000000000000fe0 <Perl_PerlIO_read@plt>:
     fe0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     fe4:	ldr	x17, [x16, #200]
     fe8:	add	x16, x16, #0xc8
     fec:	br	x17

0000000000000ff0 <Perl_PerlIO_error@plt>:
     ff0:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
     ff4:	ldr	x17, [x16, #208]
     ff8:	add	x16, x16, #0xd0
     ffc:	br	x17

0000000000001000 <Perl_sv_2mortal@plt>:
    1000:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1004:	ldr	x17, [x16, #216]
    1008:	add	x16, x16, #0xd8
    100c:	br	x17

0000000000001010 <Perl_newSVuv@plt>:
    1010:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1014:	ldr	x17, [x16, #224]
    1018:	add	x16, x16, #0xe0
    101c:	br	x17

0000000000001020 <Perl_safesysfree@plt>:
    1020:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1024:	ldr	x17, [x16, #232]
    1028:	add	x16, x16, #0xe8
    102c:	br	x17

0000000000001030 <Perl_sv_2io@plt>:
    1030:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1034:	ldr	x17, [x16, #240]
    1038:	add	x16, x16, #0xf0
    103c:	br	x17

0000000000001040 <Perl_xs_handshake@plt>:
    1040:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1044:	ldr	x17, [x16, #248]
    1048:	add	x16, x16, #0xf8
    104c:	br	x17

0000000000001050 <Perl_ckwarn@plt>:
    1050:	adrp	x16, 17000 <memcpy@GLIBC_2.17>
    1054:	ldr	x17, [x16, #256]
    1058:	add	x16, x16, #0x100
    105c:	br	x17

Disassembly of section .text:

0000000000001060 <call_weak_fn>:
    1060:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    1064:	ldr	x0, [x0, #4040]
    1068:	cbz	x0, 1070 <call_weak_fn+0x10>
    106c:	b	f50 <__gmon_start__@plt>
    1070:	ret

0000000000001074 <deregister_tm_clones>:
    1074:	stp	x29, x30, [sp, #-32]!
    1078:	mov	x29, sp
    107c:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    1080:	add	x0, x0, #0x110
    1084:	str	x0, [sp, #24]
    1088:	ldr	x0, [sp, #24]
    108c:	str	x0, [sp, #24]
    1090:	ldr	x1, [sp, #24]
    1094:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    1098:	add	x0, x0, #0x110
    109c:	cmp	x1, x0
    10a0:	b.eq	10d8 <deregister_tm_clones+0x64>  // b.none
    10a4:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    10a8:	ldr	x0, [x0, #4024]
    10ac:	str	x0, [sp, #16]
    10b0:	ldr	x0, [sp, #16]
    10b4:	str	x0, [sp, #16]
    10b8:	ldr	x0, [sp, #16]
    10bc:	cmp	x0, #0x0
    10c0:	b.eq	10dc <deregister_tm_clones+0x68>  // b.none
    10c4:	ldr	x1, [sp, #16]
    10c8:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    10cc:	add	x0, x0, #0x110
    10d0:	blr	x1
    10d4:	b	10dc <deregister_tm_clones+0x68>
    10d8:	nop
    10dc:	ldp	x29, x30, [sp], #32
    10e0:	ret

00000000000010e4 <register_tm_clones>:
    10e4:	stp	x29, x30, [sp, #-48]!
    10e8:	mov	x29, sp
    10ec:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    10f0:	add	x0, x0, #0x110
    10f4:	str	x0, [sp, #40]
    10f8:	ldr	x0, [sp, #40]
    10fc:	str	x0, [sp, #40]
    1100:	ldr	x1, [sp, #40]
    1104:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    1108:	add	x0, x0, #0x110
    110c:	sub	x0, x1, x0
    1110:	asr	x0, x0, #3
    1114:	lsr	x1, x0, #63
    1118:	add	x0, x1, x0
    111c:	asr	x0, x0, #1
    1120:	str	x0, [sp, #32]
    1124:	ldr	x0, [sp, #32]
    1128:	cmp	x0, #0x0
    112c:	b.eq	1168 <register_tm_clones+0x84>  // b.none
    1130:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    1134:	ldr	x0, [x0, #4064]
    1138:	str	x0, [sp, #24]
    113c:	ldr	x0, [sp, #24]
    1140:	str	x0, [sp, #24]
    1144:	ldr	x0, [sp, #24]
    1148:	cmp	x0, #0x0
    114c:	b.eq	116c <register_tm_clones+0x88>  // b.none
    1150:	ldr	x2, [sp, #24]
    1154:	ldr	x1, [sp, #32]
    1158:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    115c:	add	x0, x0, #0x110
    1160:	blr	x2
    1164:	b	116c <register_tm_clones+0x88>
    1168:	nop
    116c:	ldp	x29, x30, [sp], #48
    1170:	ret

0000000000001174 <__do_global_dtors_aux>:
    1174:	stp	x29, x30, [sp, #-16]!
    1178:	mov	x29, sp
    117c:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    1180:	add	x0, x0, #0x110
    1184:	ldrb	w0, [x0]
    1188:	and	x0, x0, #0xff
    118c:	cmp	x0, #0x0
    1190:	b.ne	11cc <__do_global_dtors_aux+0x58>  // b.any
    1194:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    1198:	ldr	x0, [x0, #4032]
    119c:	cmp	x0, #0x0
    11a0:	b.eq	11b4 <__do_global_dtors_aux+0x40>  // b.none
    11a4:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    11a8:	add	x0, x0, #0x108
    11ac:	ldr	x0, [x0]
    11b0:	bl	e90 <__cxa_finalize@plt>
    11b4:	bl	1074 <deregister_tm_clones>
    11b8:	adrp	x0, 17000 <memcpy@GLIBC_2.17>
    11bc:	add	x0, x0, #0x110
    11c0:	mov	w1, #0x1                   	// #1
    11c4:	strb	w1, [x0]
    11c8:	b	11d0 <__do_global_dtors_aux+0x5c>
    11cc:	nop
    11d0:	ldp	x29, x30, [sp], #16
    11d4:	ret

00000000000011d8 <frame_dummy>:
    11d8:	stp	x29, x30, [sp, #-16]!
    11dc:	mov	x29, sp
    11e0:	bl	10e4 <register_tm_clones>
    11e4:	nop
    11e8:	ldp	x29, x30, [sp], #16
    11ec:	ret

00000000000011f0 <S_POPMARK>:
    11f0:	sub	sp, sp, #0x10
    11f4:	str	x0, [sp, #8]
    11f8:	ldr	x0, [sp, #8]
    11fc:	ldr	x0, [x0, #120]
    1200:	sub	x2, x0, #0x4
    1204:	ldr	x1, [sp, #8]
    1208:	str	x2, [x1, #120]
    120c:	ldr	w0, [x0]
    1210:	add	sp, sp, #0x10
    1214:	ret

0000000000001218 <S_croak_memory_wrap>:
    1218:	stp	x29, x30, [sp, #-16]!
    121c:	mov	x29, sp
    1220:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    1224:	ldr	x1, [x0, #4056]
    1228:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    122c:	add	x0, x0, #0x658
    1230:	bl	fc0 <Perl_croak_nocontext@plt>

0000000000001234 <u2s>:
    1234:	sub	sp, sp, #0x10
    1238:	str	w0, [sp, #12]
    123c:	str	x1, [sp]
    1240:	ldr	x0, [sp]
    1244:	add	x1, x0, #0x1
    1248:	str	x1, [sp]
    124c:	ldr	w1, [sp, #12]
    1250:	and	w1, w1, #0xff
    1254:	strb	w1, [x0]
    1258:	ldr	w0, [sp, #12]
    125c:	lsr	w2, w0, #8
    1260:	ldr	x0, [sp]
    1264:	add	x1, x0, #0x1
    1268:	str	x1, [sp]
    126c:	and	w1, w2, #0xff
    1270:	strb	w1, [x0]
    1274:	ldr	w0, [sp, #12]
    1278:	lsr	w2, w0, #16
    127c:	ldr	x0, [sp]
    1280:	add	x1, x0, #0x1
    1284:	str	x1, [sp]
    1288:	and	w1, w2, #0xff
    128c:	strb	w1, [x0]
    1290:	ldr	w0, [sp, #12]
    1294:	lsr	w0, w0, #24
    1298:	and	w1, w0, #0xff
    129c:	ldr	x0, [sp]
    12a0:	strb	w1, [x0]
    12a4:	nop
    12a8:	add	sp, sp, #0x10
    12ac:	ret

00000000000012b0 <dup_md5_ctx>:
    12b0:	stp	x29, x30, [sp, #-64]!
    12b4:	mov	x29, sp
    12b8:	str	x0, [sp, #40]
    12bc:	str	x1, [sp, #32]
    12c0:	str	x2, [sp, #24]
    12c4:	mov	x0, #0x98                  	// #152
    12c8:	bl	f30 <Perl_safesysmalloc@plt>
    12cc:	str	x0, [sp, #56]
    12d0:	ldr	x0, [sp, #32]
    12d4:	ldr	x0, [x0, #40]
    12d8:	mov	x2, #0x98                  	// #152
    12dc:	mov	x1, x0
    12e0:	ldr	x0, [sp, #56]
    12e4:	bl	e50 <memcpy@plt>
    12e8:	ldr	x0, [sp, #32]
    12ec:	ldr	x1, [sp, #56]
    12f0:	str	x1, [x0, #40]
    12f4:	mov	w0, #0x0                   	// #0
    12f8:	ldp	x29, x30, [sp], #64
    12fc:	ret

0000000000001300 <MD5Init>:
    1300:	sub	sp, sp, #0x10
    1304:	str	x0, [sp, #8]
    1308:	ldr	x0, [sp, #8]
    130c:	mov	w1, #0x2301                	// #8961
    1310:	movk	w1, #0x6745, lsl #16
    1314:	str	w1, [x0]
    1318:	ldr	x0, [sp, #8]
    131c:	mov	w1, #0xab89                	// #43913
    1320:	movk	w1, #0xefcd, lsl #16
    1324:	str	w1, [x0, #4]
    1328:	ldr	x0, [sp, #8]
    132c:	mov	w1, #0xdcfe                	// #56574
    1330:	movk	w1, #0x98ba, lsl #16
    1334:	str	w1, [x0, #8]
    1338:	ldr	x0, [sp, #8]
    133c:	mov	w1, #0x5476                	// #21622
    1340:	movk	w1, #0x1032, lsl #16
    1344:	str	w1, [x0, #12]
    1348:	ldr	x0, [sp, #8]
    134c:	str	wzr, [x0, #20]
    1350:	ldr	x0, [sp, #8]
    1354:	ldr	w1, [x0, #20]
    1358:	ldr	x0, [sp, #8]
    135c:	str	w1, [x0, #16]
    1360:	nop
    1364:	add	sp, sp, #0x10
    1368:	ret

000000000000136c <MD5Transform>:
    136c:	stp	x29, x30, [sp, #-176]!
    1370:	mov	x29, sp
    1374:	str	x0, [sp, #40]
    1378:	str	x1, [sp, #32]
    137c:	str	x2, [sp, #24]
    1380:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    1384:	ldr	x0, [x0, #4048]
    1388:	ldr	x1, [x0]
    138c:	str	x1, [sp, #168]
    1390:	mov	x1, #0x0                   	// #0
    1394:	ldr	x0, [sp, #40]
    1398:	ldr	w0, [x0]
    139c:	str	w0, [sp, #60]
    13a0:	ldr	x0, [sp, #40]
    13a4:	ldr	w0, [x0, #4]
    13a8:	str	w0, [sp, #64]
    13ac:	ldr	x0, [sp, #40]
    13b0:	ldr	w0, [x0, #8]
    13b4:	str	w0, [sp, #68]
    13b8:	ldr	x0, [sp, #40]
    13bc:	ldr	w0, [x0, #12]
    13c0:	str	w0, [sp, #72]
    13c4:	ldr	w0, [sp, #60]
    13c8:	str	w0, [sp, #76]
    13cc:	ldr	w0, [sp, #64]
    13d0:	str	w0, [sp, #80]
    13d4:	ldr	w0, [sp, #68]
    13d8:	str	w0, [sp, #84]
    13dc:	ldr	w0, [sp, #72]
    13e0:	str	w0, [sp, #88]
    13e4:	add	x0, sp, #0x68
    13e8:	str	x0, [sp, #96]
    13ec:	ldr	x0, [sp, #32]
    13f0:	ldrb	w0, [x0]
    13f4:	mov	w1, w0
    13f8:	ldr	x0, [sp, #32]
    13fc:	add	x0, x0, #0x1
    1400:	ldrb	w0, [x0]
    1404:	lsl	w0, w0, #8
    1408:	orr	w1, w1, w0
    140c:	ldr	x0, [sp, #32]
    1410:	add	x0, x0, #0x2
    1414:	ldrb	w0, [x0]
    1418:	lsl	w0, w0, #16
    141c:	orr	w1, w1, w0
    1420:	ldr	x0, [sp, #32]
    1424:	add	x0, x0, #0x3
    1428:	ldrb	w0, [x0]
    142c:	lsl	w0, w0, #24
    1430:	orr	w0, w1, w0
    1434:	str	w0, [sp, #92]
    1438:	ldr	x0, [sp, #32]
    143c:	add	x0, x0, #0x4
    1440:	str	x0, [sp, #32]
    1444:	ldr	w1, [sp, #84]
    1448:	ldr	w0, [sp, #88]
    144c:	eor	w1, w1, w0
    1450:	ldr	w0, [sp, #80]
    1454:	and	w1, w1, w0
    1458:	ldr	w0, [sp, #88]
    145c:	eor	w1, w1, w0
    1460:	ldr	x0, [sp, #96]
    1464:	add	x2, x0, #0x4
    1468:	str	x2, [sp, #96]
    146c:	ldr	w2, [sp, #92]
    1470:	str	w2, [x0]
    1474:	ldr	w0, [x0]
    1478:	add	w1, w1, w0
    147c:	mov	w0, #0xa478                	// #42104
    1480:	movk	w0, #0xd76a, lsl #16
    1484:	add	w0, w1, w0
    1488:	ldr	w1, [sp, #76]
    148c:	add	w0, w1, w0
    1490:	str	w0, [sp, #76]
    1494:	ldr	w0, [sp, #76]
    1498:	ror	w0, w0, #25
    149c:	str	w0, [sp, #76]
    14a0:	ldr	w1, [sp, #76]
    14a4:	ldr	w0, [sp, #80]
    14a8:	add	w0, w1, w0
    14ac:	str	w0, [sp, #76]
    14b0:	ldr	x0, [sp, #32]
    14b4:	ldrb	w0, [x0]
    14b8:	mov	w1, w0
    14bc:	ldr	x0, [sp, #32]
    14c0:	add	x0, x0, #0x1
    14c4:	ldrb	w0, [x0]
    14c8:	lsl	w0, w0, #8
    14cc:	orr	w1, w1, w0
    14d0:	ldr	x0, [sp, #32]
    14d4:	add	x0, x0, #0x2
    14d8:	ldrb	w0, [x0]
    14dc:	lsl	w0, w0, #16
    14e0:	orr	w1, w1, w0
    14e4:	ldr	x0, [sp, #32]
    14e8:	add	x0, x0, #0x3
    14ec:	ldrb	w0, [x0]
    14f0:	lsl	w0, w0, #24
    14f4:	orr	w0, w1, w0
    14f8:	str	w0, [sp, #92]
    14fc:	ldr	x0, [sp, #32]
    1500:	add	x0, x0, #0x4
    1504:	str	x0, [sp, #32]
    1508:	ldr	w1, [sp, #80]
    150c:	ldr	w0, [sp, #84]
    1510:	eor	w1, w1, w0
    1514:	ldr	w0, [sp, #76]
    1518:	and	w1, w1, w0
    151c:	ldr	w0, [sp, #84]
    1520:	eor	w1, w1, w0
    1524:	ldr	x0, [sp, #96]
    1528:	add	x2, x0, #0x4
    152c:	str	x2, [sp, #96]
    1530:	ldr	w2, [sp, #92]
    1534:	str	w2, [x0]
    1538:	ldr	w0, [x0]
    153c:	add	w1, w1, w0
    1540:	mov	w0, #0xb756                	// #46934
    1544:	movk	w0, #0xe8c7, lsl #16
    1548:	add	w0, w1, w0
    154c:	ldr	w1, [sp, #88]
    1550:	add	w0, w1, w0
    1554:	str	w0, [sp, #88]
    1558:	ldr	w0, [sp, #88]
    155c:	ror	w0, w0, #20
    1560:	str	w0, [sp, #88]
    1564:	ldr	w1, [sp, #88]
    1568:	ldr	w0, [sp, #76]
    156c:	add	w0, w1, w0
    1570:	str	w0, [sp, #88]
    1574:	ldr	x0, [sp, #32]
    1578:	ldrb	w0, [x0]
    157c:	mov	w1, w0
    1580:	ldr	x0, [sp, #32]
    1584:	add	x0, x0, #0x1
    1588:	ldrb	w0, [x0]
    158c:	lsl	w0, w0, #8
    1590:	orr	w1, w1, w0
    1594:	ldr	x0, [sp, #32]
    1598:	add	x0, x0, #0x2
    159c:	ldrb	w0, [x0]
    15a0:	lsl	w0, w0, #16
    15a4:	orr	w1, w1, w0
    15a8:	ldr	x0, [sp, #32]
    15ac:	add	x0, x0, #0x3
    15b0:	ldrb	w0, [x0]
    15b4:	lsl	w0, w0, #24
    15b8:	orr	w0, w1, w0
    15bc:	str	w0, [sp, #92]
    15c0:	ldr	x0, [sp, #32]
    15c4:	add	x0, x0, #0x4
    15c8:	str	x0, [sp, #32]
    15cc:	ldr	w1, [sp, #76]
    15d0:	ldr	w0, [sp, #80]
    15d4:	eor	w1, w1, w0
    15d8:	ldr	w0, [sp, #88]
    15dc:	and	w1, w1, w0
    15e0:	ldr	w0, [sp, #80]
    15e4:	eor	w1, w1, w0
    15e8:	ldr	x0, [sp, #96]
    15ec:	add	x2, x0, #0x4
    15f0:	str	x2, [sp, #96]
    15f4:	ldr	w2, [sp, #92]
    15f8:	str	w2, [x0]
    15fc:	ldr	w0, [x0]
    1600:	add	w1, w1, w0
    1604:	mov	w0, #0x70db                	// #28891
    1608:	movk	w0, #0x2420, lsl #16
    160c:	add	w0, w1, w0
    1610:	ldr	w1, [sp, #84]
    1614:	add	w0, w1, w0
    1618:	str	w0, [sp, #84]
    161c:	ldr	w0, [sp, #84]
    1620:	ror	w0, w0, #15
    1624:	str	w0, [sp, #84]
    1628:	ldr	w1, [sp, #84]
    162c:	ldr	w0, [sp, #88]
    1630:	add	w0, w1, w0
    1634:	str	w0, [sp, #84]
    1638:	ldr	x0, [sp, #32]
    163c:	ldrb	w0, [x0]
    1640:	mov	w1, w0
    1644:	ldr	x0, [sp, #32]
    1648:	add	x0, x0, #0x1
    164c:	ldrb	w0, [x0]
    1650:	lsl	w0, w0, #8
    1654:	orr	w1, w1, w0
    1658:	ldr	x0, [sp, #32]
    165c:	add	x0, x0, #0x2
    1660:	ldrb	w0, [x0]
    1664:	lsl	w0, w0, #16
    1668:	orr	w1, w1, w0
    166c:	ldr	x0, [sp, #32]
    1670:	add	x0, x0, #0x3
    1674:	ldrb	w0, [x0]
    1678:	lsl	w0, w0, #24
    167c:	orr	w0, w1, w0
    1680:	str	w0, [sp, #92]
    1684:	ldr	x0, [sp, #32]
    1688:	add	x0, x0, #0x4
    168c:	str	x0, [sp, #32]
    1690:	ldr	w1, [sp, #88]
    1694:	ldr	w0, [sp, #76]
    1698:	eor	w1, w1, w0
    169c:	ldr	w0, [sp, #84]
    16a0:	and	w1, w1, w0
    16a4:	ldr	w0, [sp, #76]
    16a8:	eor	w1, w1, w0
    16ac:	ldr	x0, [sp, #96]
    16b0:	add	x2, x0, #0x4
    16b4:	str	x2, [sp, #96]
    16b8:	ldr	w2, [sp, #92]
    16bc:	str	w2, [x0]
    16c0:	ldr	w0, [x0]
    16c4:	add	w1, w1, w0
    16c8:	mov	w0, #0xceee                	// #52974
    16cc:	movk	w0, #0xc1bd, lsl #16
    16d0:	add	w0, w1, w0
    16d4:	ldr	w1, [sp, #80]
    16d8:	add	w0, w1, w0
    16dc:	str	w0, [sp, #80]
    16e0:	ldr	w0, [sp, #80]
    16e4:	ror	w0, w0, #10
    16e8:	str	w0, [sp, #80]
    16ec:	ldr	w1, [sp, #80]
    16f0:	ldr	w0, [sp, #84]
    16f4:	add	w0, w1, w0
    16f8:	str	w0, [sp, #80]
    16fc:	ldr	x0, [sp, #32]
    1700:	ldrb	w0, [x0]
    1704:	mov	w1, w0
    1708:	ldr	x0, [sp, #32]
    170c:	add	x0, x0, #0x1
    1710:	ldrb	w0, [x0]
    1714:	lsl	w0, w0, #8
    1718:	orr	w1, w1, w0
    171c:	ldr	x0, [sp, #32]
    1720:	add	x0, x0, #0x2
    1724:	ldrb	w0, [x0]
    1728:	lsl	w0, w0, #16
    172c:	orr	w1, w1, w0
    1730:	ldr	x0, [sp, #32]
    1734:	add	x0, x0, #0x3
    1738:	ldrb	w0, [x0]
    173c:	lsl	w0, w0, #24
    1740:	orr	w0, w1, w0
    1744:	str	w0, [sp, #92]
    1748:	ldr	x0, [sp, #32]
    174c:	add	x0, x0, #0x4
    1750:	str	x0, [sp, #32]
    1754:	ldr	w1, [sp, #84]
    1758:	ldr	w0, [sp, #88]
    175c:	eor	w1, w1, w0
    1760:	ldr	w0, [sp, #80]
    1764:	and	w1, w1, w0
    1768:	ldr	w0, [sp, #88]
    176c:	eor	w1, w1, w0
    1770:	ldr	x0, [sp, #96]
    1774:	add	x2, x0, #0x4
    1778:	str	x2, [sp, #96]
    177c:	ldr	w2, [sp, #92]
    1780:	str	w2, [x0]
    1784:	ldr	w0, [x0]
    1788:	add	w1, w1, w0
    178c:	mov	w0, #0xfaf                 	// #4015
    1790:	movk	w0, #0xf57c, lsl #16
    1794:	add	w0, w1, w0
    1798:	ldr	w1, [sp, #76]
    179c:	add	w0, w1, w0
    17a0:	str	w0, [sp, #76]
    17a4:	ldr	w0, [sp, #76]
    17a8:	ror	w0, w0, #25
    17ac:	str	w0, [sp, #76]
    17b0:	ldr	w1, [sp, #76]
    17b4:	ldr	w0, [sp, #80]
    17b8:	add	w0, w1, w0
    17bc:	str	w0, [sp, #76]
    17c0:	ldr	x0, [sp, #32]
    17c4:	ldrb	w0, [x0]
    17c8:	mov	w1, w0
    17cc:	ldr	x0, [sp, #32]
    17d0:	add	x0, x0, #0x1
    17d4:	ldrb	w0, [x0]
    17d8:	lsl	w0, w0, #8
    17dc:	orr	w1, w1, w0
    17e0:	ldr	x0, [sp, #32]
    17e4:	add	x0, x0, #0x2
    17e8:	ldrb	w0, [x0]
    17ec:	lsl	w0, w0, #16
    17f0:	orr	w1, w1, w0
    17f4:	ldr	x0, [sp, #32]
    17f8:	add	x0, x0, #0x3
    17fc:	ldrb	w0, [x0]
    1800:	lsl	w0, w0, #24
    1804:	orr	w0, w1, w0
    1808:	str	w0, [sp, #92]
    180c:	ldr	x0, [sp, #32]
    1810:	add	x0, x0, #0x4
    1814:	str	x0, [sp, #32]
    1818:	ldr	w1, [sp, #80]
    181c:	ldr	w0, [sp, #84]
    1820:	eor	w1, w1, w0
    1824:	ldr	w0, [sp, #76]
    1828:	and	w1, w1, w0
    182c:	ldr	w0, [sp, #84]
    1830:	eor	w1, w1, w0
    1834:	ldr	x0, [sp, #96]
    1838:	add	x2, x0, #0x4
    183c:	str	x2, [sp, #96]
    1840:	ldr	w2, [sp, #92]
    1844:	str	w2, [x0]
    1848:	ldr	w0, [x0]
    184c:	add	w1, w1, w0
    1850:	mov	w0, #0xc62a                	// #50730
    1854:	movk	w0, #0x4787, lsl #16
    1858:	add	w0, w1, w0
    185c:	ldr	w1, [sp, #88]
    1860:	add	w0, w1, w0
    1864:	str	w0, [sp, #88]
    1868:	ldr	w0, [sp, #88]
    186c:	ror	w0, w0, #20
    1870:	str	w0, [sp, #88]
    1874:	ldr	w1, [sp, #88]
    1878:	ldr	w0, [sp, #76]
    187c:	add	w0, w1, w0
    1880:	str	w0, [sp, #88]
    1884:	ldr	x0, [sp, #32]
    1888:	ldrb	w0, [x0]
    188c:	mov	w1, w0
    1890:	ldr	x0, [sp, #32]
    1894:	add	x0, x0, #0x1
    1898:	ldrb	w0, [x0]
    189c:	lsl	w0, w0, #8
    18a0:	orr	w1, w1, w0
    18a4:	ldr	x0, [sp, #32]
    18a8:	add	x0, x0, #0x2
    18ac:	ldrb	w0, [x0]
    18b0:	lsl	w0, w0, #16
    18b4:	orr	w1, w1, w0
    18b8:	ldr	x0, [sp, #32]
    18bc:	add	x0, x0, #0x3
    18c0:	ldrb	w0, [x0]
    18c4:	lsl	w0, w0, #24
    18c8:	orr	w0, w1, w0
    18cc:	str	w0, [sp, #92]
    18d0:	ldr	x0, [sp, #32]
    18d4:	add	x0, x0, #0x4
    18d8:	str	x0, [sp, #32]
    18dc:	ldr	w1, [sp, #76]
    18e0:	ldr	w0, [sp, #80]
    18e4:	eor	w1, w1, w0
    18e8:	ldr	w0, [sp, #88]
    18ec:	and	w1, w1, w0
    18f0:	ldr	w0, [sp, #80]
    18f4:	eor	w1, w1, w0
    18f8:	ldr	x0, [sp, #96]
    18fc:	add	x2, x0, #0x4
    1900:	str	x2, [sp, #96]
    1904:	ldr	w2, [sp, #92]
    1908:	str	w2, [x0]
    190c:	ldr	w0, [x0]
    1910:	add	w1, w1, w0
    1914:	mov	w0, #0x4613                	// #17939
    1918:	movk	w0, #0xa830, lsl #16
    191c:	add	w0, w1, w0
    1920:	ldr	w1, [sp, #84]
    1924:	add	w0, w1, w0
    1928:	str	w0, [sp, #84]
    192c:	ldr	w0, [sp, #84]
    1930:	ror	w0, w0, #15
    1934:	str	w0, [sp, #84]
    1938:	ldr	w1, [sp, #84]
    193c:	ldr	w0, [sp, #88]
    1940:	add	w0, w1, w0
    1944:	str	w0, [sp, #84]
    1948:	ldr	x0, [sp, #32]
    194c:	ldrb	w0, [x0]
    1950:	mov	w1, w0
    1954:	ldr	x0, [sp, #32]
    1958:	add	x0, x0, #0x1
    195c:	ldrb	w0, [x0]
    1960:	lsl	w0, w0, #8
    1964:	orr	w1, w1, w0
    1968:	ldr	x0, [sp, #32]
    196c:	add	x0, x0, #0x2
    1970:	ldrb	w0, [x0]
    1974:	lsl	w0, w0, #16
    1978:	orr	w1, w1, w0
    197c:	ldr	x0, [sp, #32]
    1980:	add	x0, x0, #0x3
    1984:	ldrb	w0, [x0]
    1988:	lsl	w0, w0, #24
    198c:	orr	w0, w1, w0
    1990:	str	w0, [sp, #92]
    1994:	ldr	x0, [sp, #32]
    1998:	add	x0, x0, #0x4
    199c:	str	x0, [sp, #32]
    19a0:	ldr	w1, [sp, #88]
    19a4:	ldr	w0, [sp, #76]
    19a8:	eor	w1, w1, w0
    19ac:	ldr	w0, [sp, #84]
    19b0:	and	w1, w1, w0
    19b4:	ldr	w0, [sp, #76]
    19b8:	eor	w1, w1, w0
    19bc:	ldr	x0, [sp, #96]
    19c0:	add	x2, x0, #0x4
    19c4:	str	x2, [sp, #96]
    19c8:	ldr	w2, [sp, #92]
    19cc:	str	w2, [x0]
    19d0:	ldr	w0, [x0]
    19d4:	add	w1, w1, w0
    19d8:	mov	w0, #0x9501                	// #38145
    19dc:	movk	w0, #0xfd46, lsl #16
    19e0:	add	w0, w1, w0
    19e4:	ldr	w1, [sp, #80]
    19e8:	add	w0, w1, w0
    19ec:	str	w0, [sp, #80]
    19f0:	ldr	w0, [sp, #80]
    19f4:	ror	w0, w0, #10
    19f8:	str	w0, [sp, #80]
    19fc:	ldr	w1, [sp, #80]
    1a00:	ldr	w0, [sp, #84]
    1a04:	add	w0, w1, w0
    1a08:	str	w0, [sp, #80]
    1a0c:	ldr	x0, [sp, #32]
    1a10:	ldrb	w0, [x0]
    1a14:	mov	w1, w0
    1a18:	ldr	x0, [sp, #32]
    1a1c:	add	x0, x0, #0x1
    1a20:	ldrb	w0, [x0]
    1a24:	lsl	w0, w0, #8
    1a28:	orr	w1, w1, w0
    1a2c:	ldr	x0, [sp, #32]
    1a30:	add	x0, x0, #0x2
    1a34:	ldrb	w0, [x0]
    1a38:	lsl	w0, w0, #16
    1a3c:	orr	w1, w1, w0
    1a40:	ldr	x0, [sp, #32]
    1a44:	add	x0, x0, #0x3
    1a48:	ldrb	w0, [x0]
    1a4c:	lsl	w0, w0, #24
    1a50:	orr	w0, w1, w0
    1a54:	str	w0, [sp, #92]
    1a58:	ldr	x0, [sp, #32]
    1a5c:	add	x0, x0, #0x4
    1a60:	str	x0, [sp, #32]
    1a64:	ldr	w1, [sp, #84]
    1a68:	ldr	w0, [sp, #88]
    1a6c:	eor	w1, w1, w0
    1a70:	ldr	w0, [sp, #80]
    1a74:	and	w1, w1, w0
    1a78:	ldr	w0, [sp, #88]
    1a7c:	eor	w1, w1, w0
    1a80:	ldr	x0, [sp, #96]
    1a84:	add	x2, x0, #0x4
    1a88:	str	x2, [sp, #96]
    1a8c:	ldr	w2, [sp, #92]
    1a90:	str	w2, [x0]
    1a94:	ldr	w0, [x0]
    1a98:	add	w1, w1, w0
    1a9c:	mov	w0, #0x98d8                	// #39128
    1aa0:	movk	w0, #0x6980, lsl #16
    1aa4:	add	w0, w1, w0
    1aa8:	ldr	w1, [sp, #76]
    1aac:	add	w0, w1, w0
    1ab0:	str	w0, [sp, #76]
    1ab4:	ldr	w0, [sp, #76]
    1ab8:	ror	w0, w0, #25
    1abc:	str	w0, [sp, #76]
    1ac0:	ldr	w1, [sp, #76]
    1ac4:	ldr	w0, [sp, #80]
    1ac8:	add	w0, w1, w0
    1acc:	str	w0, [sp, #76]
    1ad0:	ldr	x0, [sp, #32]
    1ad4:	ldrb	w0, [x0]
    1ad8:	mov	w1, w0
    1adc:	ldr	x0, [sp, #32]
    1ae0:	add	x0, x0, #0x1
    1ae4:	ldrb	w0, [x0]
    1ae8:	lsl	w0, w0, #8
    1aec:	orr	w1, w1, w0
    1af0:	ldr	x0, [sp, #32]
    1af4:	add	x0, x0, #0x2
    1af8:	ldrb	w0, [x0]
    1afc:	lsl	w0, w0, #16
    1b00:	orr	w1, w1, w0
    1b04:	ldr	x0, [sp, #32]
    1b08:	add	x0, x0, #0x3
    1b0c:	ldrb	w0, [x0]
    1b10:	lsl	w0, w0, #24
    1b14:	orr	w0, w1, w0
    1b18:	str	w0, [sp, #92]
    1b1c:	ldr	x0, [sp, #32]
    1b20:	add	x0, x0, #0x4
    1b24:	str	x0, [sp, #32]
    1b28:	ldr	w1, [sp, #80]
    1b2c:	ldr	w0, [sp, #84]
    1b30:	eor	w1, w1, w0
    1b34:	ldr	w0, [sp, #76]
    1b38:	and	w1, w1, w0
    1b3c:	ldr	w0, [sp, #84]
    1b40:	eor	w1, w1, w0
    1b44:	ldr	x0, [sp, #96]
    1b48:	add	x2, x0, #0x4
    1b4c:	str	x2, [sp, #96]
    1b50:	ldr	w2, [sp, #92]
    1b54:	str	w2, [x0]
    1b58:	ldr	w0, [x0]
    1b5c:	add	w1, w1, w0
    1b60:	mov	w0, #0xf7af                	// #63407
    1b64:	movk	w0, #0x8b44, lsl #16
    1b68:	add	w0, w1, w0
    1b6c:	ldr	w1, [sp, #88]
    1b70:	add	w0, w1, w0
    1b74:	str	w0, [sp, #88]
    1b78:	ldr	w0, [sp, #88]
    1b7c:	ror	w0, w0, #20
    1b80:	str	w0, [sp, #88]
    1b84:	ldr	w1, [sp, #88]
    1b88:	ldr	w0, [sp, #76]
    1b8c:	add	w0, w1, w0
    1b90:	str	w0, [sp, #88]
    1b94:	ldr	x0, [sp, #32]
    1b98:	ldrb	w0, [x0]
    1b9c:	mov	w1, w0
    1ba0:	ldr	x0, [sp, #32]
    1ba4:	add	x0, x0, #0x1
    1ba8:	ldrb	w0, [x0]
    1bac:	lsl	w0, w0, #8
    1bb0:	orr	w1, w1, w0
    1bb4:	ldr	x0, [sp, #32]
    1bb8:	add	x0, x0, #0x2
    1bbc:	ldrb	w0, [x0]
    1bc0:	lsl	w0, w0, #16
    1bc4:	orr	w1, w1, w0
    1bc8:	ldr	x0, [sp, #32]
    1bcc:	add	x0, x0, #0x3
    1bd0:	ldrb	w0, [x0]
    1bd4:	lsl	w0, w0, #24
    1bd8:	orr	w0, w1, w0
    1bdc:	str	w0, [sp, #92]
    1be0:	ldr	x0, [sp, #32]
    1be4:	add	x0, x0, #0x4
    1be8:	str	x0, [sp, #32]
    1bec:	ldr	w1, [sp, #76]
    1bf0:	ldr	w0, [sp, #80]
    1bf4:	eor	w1, w1, w0
    1bf8:	ldr	w0, [sp, #88]
    1bfc:	and	w1, w1, w0
    1c00:	ldr	w0, [sp, #80]
    1c04:	eor	w1, w1, w0
    1c08:	ldr	x0, [sp, #96]
    1c0c:	add	x2, x0, #0x4
    1c10:	str	x2, [sp, #96]
    1c14:	ldr	w2, [sp, #92]
    1c18:	str	w2, [x0]
    1c1c:	ldr	w0, [x0]
    1c20:	add	w1, w1, w0
    1c24:	mov	w0, #0xffff5bb1            	// #-42063
    1c28:	add	w0, w1, w0
    1c2c:	ldr	w1, [sp, #84]
    1c30:	add	w0, w1, w0
    1c34:	str	w0, [sp, #84]
    1c38:	ldr	w0, [sp, #84]
    1c3c:	ror	w0, w0, #15
    1c40:	str	w0, [sp, #84]
    1c44:	ldr	w1, [sp, #84]
    1c48:	ldr	w0, [sp, #88]
    1c4c:	add	w0, w1, w0
    1c50:	str	w0, [sp, #84]
    1c54:	ldr	x0, [sp, #32]
    1c58:	ldrb	w0, [x0]
    1c5c:	mov	w1, w0
    1c60:	ldr	x0, [sp, #32]
    1c64:	add	x0, x0, #0x1
    1c68:	ldrb	w0, [x0]
    1c6c:	lsl	w0, w0, #8
    1c70:	orr	w1, w1, w0
    1c74:	ldr	x0, [sp, #32]
    1c78:	add	x0, x0, #0x2
    1c7c:	ldrb	w0, [x0]
    1c80:	lsl	w0, w0, #16
    1c84:	orr	w1, w1, w0
    1c88:	ldr	x0, [sp, #32]
    1c8c:	add	x0, x0, #0x3
    1c90:	ldrb	w0, [x0]
    1c94:	lsl	w0, w0, #24
    1c98:	orr	w0, w1, w0
    1c9c:	str	w0, [sp, #92]
    1ca0:	ldr	x0, [sp, #32]
    1ca4:	add	x0, x0, #0x4
    1ca8:	str	x0, [sp, #32]
    1cac:	ldr	w1, [sp, #88]
    1cb0:	ldr	w0, [sp, #76]
    1cb4:	eor	w1, w1, w0
    1cb8:	ldr	w0, [sp, #84]
    1cbc:	and	w1, w1, w0
    1cc0:	ldr	w0, [sp, #76]
    1cc4:	eor	w1, w1, w0
    1cc8:	ldr	x0, [sp, #96]
    1ccc:	add	x2, x0, #0x4
    1cd0:	str	x2, [sp, #96]
    1cd4:	ldr	w2, [sp, #92]
    1cd8:	str	w2, [x0]
    1cdc:	ldr	w0, [x0]
    1ce0:	add	w1, w1, w0
    1ce4:	mov	w0, #0xd7be                	// #55230
    1ce8:	movk	w0, #0x895c, lsl #16
    1cec:	add	w0, w1, w0
    1cf0:	ldr	w1, [sp, #80]
    1cf4:	add	w0, w1, w0
    1cf8:	str	w0, [sp, #80]
    1cfc:	ldr	w0, [sp, #80]
    1d00:	ror	w0, w0, #10
    1d04:	str	w0, [sp, #80]
    1d08:	ldr	w1, [sp, #80]
    1d0c:	ldr	w0, [sp, #84]
    1d10:	add	w0, w1, w0
    1d14:	str	w0, [sp, #80]
    1d18:	ldr	x0, [sp, #32]
    1d1c:	ldrb	w0, [x0]
    1d20:	mov	w1, w0
    1d24:	ldr	x0, [sp, #32]
    1d28:	add	x0, x0, #0x1
    1d2c:	ldrb	w0, [x0]
    1d30:	lsl	w0, w0, #8
    1d34:	orr	w1, w1, w0
    1d38:	ldr	x0, [sp, #32]
    1d3c:	add	x0, x0, #0x2
    1d40:	ldrb	w0, [x0]
    1d44:	lsl	w0, w0, #16
    1d48:	orr	w1, w1, w0
    1d4c:	ldr	x0, [sp, #32]
    1d50:	add	x0, x0, #0x3
    1d54:	ldrb	w0, [x0]
    1d58:	lsl	w0, w0, #24
    1d5c:	orr	w0, w1, w0
    1d60:	str	w0, [sp, #92]
    1d64:	ldr	x0, [sp, #32]
    1d68:	add	x0, x0, #0x4
    1d6c:	str	x0, [sp, #32]
    1d70:	ldr	w1, [sp, #84]
    1d74:	ldr	w0, [sp, #88]
    1d78:	eor	w1, w1, w0
    1d7c:	ldr	w0, [sp, #80]
    1d80:	and	w1, w1, w0
    1d84:	ldr	w0, [sp, #88]
    1d88:	eor	w1, w1, w0
    1d8c:	ldr	x0, [sp, #96]
    1d90:	add	x2, x0, #0x4
    1d94:	str	x2, [sp, #96]
    1d98:	ldr	w2, [sp, #92]
    1d9c:	str	w2, [x0]
    1da0:	ldr	w0, [x0]
    1da4:	add	w1, w1, w0
    1da8:	mov	w0, #0x1122                	// #4386
    1dac:	movk	w0, #0x6b90, lsl #16
    1db0:	add	w0, w1, w0
    1db4:	ldr	w1, [sp, #76]
    1db8:	add	w0, w1, w0
    1dbc:	str	w0, [sp, #76]
    1dc0:	ldr	w0, [sp, #76]
    1dc4:	ror	w0, w0, #25
    1dc8:	str	w0, [sp, #76]
    1dcc:	ldr	w1, [sp, #76]
    1dd0:	ldr	w0, [sp, #80]
    1dd4:	add	w0, w1, w0
    1dd8:	str	w0, [sp, #76]
    1ddc:	ldr	x0, [sp, #32]
    1de0:	ldrb	w0, [x0]
    1de4:	mov	w1, w0
    1de8:	ldr	x0, [sp, #32]
    1dec:	add	x0, x0, #0x1
    1df0:	ldrb	w0, [x0]
    1df4:	lsl	w0, w0, #8
    1df8:	orr	w1, w1, w0
    1dfc:	ldr	x0, [sp, #32]
    1e00:	add	x0, x0, #0x2
    1e04:	ldrb	w0, [x0]
    1e08:	lsl	w0, w0, #16
    1e0c:	orr	w1, w1, w0
    1e10:	ldr	x0, [sp, #32]
    1e14:	add	x0, x0, #0x3
    1e18:	ldrb	w0, [x0]
    1e1c:	lsl	w0, w0, #24
    1e20:	orr	w0, w1, w0
    1e24:	str	w0, [sp, #92]
    1e28:	ldr	x0, [sp, #32]
    1e2c:	add	x0, x0, #0x4
    1e30:	str	x0, [sp, #32]
    1e34:	ldr	w1, [sp, #80]
    1e38:	ldr	w0, [sp, #84]
    1e3c:	eor	w1, w1, w0
    1e40:	ldr	w0, [sp, #76]
    1e44:	and	w1, w1, w0
    1e48:	ldr	w0, [sp, #84]
    1e4c:	eor	w1, w1, w0
    1e50:	ldr	x0, [sp, #96]
    1e54:	add	x2, x0, #0x4
    1e58:	str	x2, [sp, #96]
    1e5c:	ldr	w2, [sp, #92]
    1e60:	str	w2, [x0]
    1e64:	ldr	w0, [x0]
    1e68:	add	w1, w1, w0
    1e6c:	mov	w0, #0x7193                	// #29075
    1e70:	movk	w0, #0xfd98, lsl #16
    1e74:	add	w0, w1, w0
    1e78:	ldr	w1, [sp, #88]
    1e7c:	add	w0, w1, w0
    1e80:	str	w0, [sp, #88]
    1e84:	ldr	w0, [sp, #88]
    1e88:	ror	w0, w0, #20
    1e8c:	str	w0, [sp, #88]
    1e90:	ldr	w1, [sp, #88]
    1e94:	ldr	w0, [sp, #76]
    1e98:	add	w0, w1, w0
    1e9c:	str	w0, [sp, #88]
    1ea0:	ldr	x0, [sp, #32]
    1ea4:	ldrb	w0, [x0]
    1ea8:	mov	w1, w0
    1eac:	ldr	x0, [sp, #32]
    1eb0:	add	x0, x0, #0x1
    1eb4:	ldrb	w0, [x0]
    1eb8:	lsl	w0, w0, #8
    1ebc:	orr	w1, w1, w0
    1ec0:	ldr	x0, [sp, #32]
    1ec4:	add	x0, x0, #0x2
    1ec8:	ldrb	w0, [x0]
    1ecc:	lsl	w0, w0, #16
    1ed0:	orr	w1, w1, w0
    1ed4:	ldr	x0, [sp, #32]
    1ed8:	add	x0, x0, #0x3
    1edc:	ldrb	w0, [x0]
    1ee0:	lsl	w0, w0, #24
    1ee4:	orr	w0, w1, w0
    1ee8:	str	w0, [sp, #92]
    1eec:	ldr	x0, [sp, #32]
    1ef0:	add	x0, x0, #0x4
    1ef4:	str	x0, [sp, #32]
    1ef8:	ldr	w1, [sp, #76]
    1efc:	ldr	w0, [sp, #80]
    1f00:	eor	w1, w1, w0
    1f04:	ldr	w0, [sp, #88]
    1f08:	and	w1, w1, w0
    1f0c:	ldr	w0, [sp, #80]
    1f10:	eor	w1, w1, w0
    1f14:	ldr	x0, [sp, #96]
    1f18:	add	x2, x0, #0x4
    1f1c:	str	x2, [sp, #96]
    1f20:	ldr	w2, [sp, #92]
    1f24:	str	w2, [x0]
    1f28:	ldr	w0, [x0]
    1f2c:	add	w1, w1, w0
    1f30:	mov	w0, #0x438e                	// #17294
    1f34:	movk	w0, #0xa679, lsl #16
    1f38:	add	w0, w1, w0
    1f3c:	ldr	w1, [sp, #84]
    1f40:	add	w0, w1, w0
    1f44:	str	w0, [sp, #84]
    1f48:	ldr	w0, [sp, #84]
    1f4c:	ror	w0, w0, #15
    1f50:	str	w0, [sp, #84]
    1f54:	ldr	w1, [sp, #84]
    1f58:	ldr	w0, [sp, #88]
    1f5c:	add	w0, w1, w0
    1f60:	str	w0, [sp, #84]
    1f64:	ldr	x0, [sp, #32]
    1f68:	ldrb	w0, [x0]
    1f6c:	mov	w1, w0
    1f70:	ldr	x0, [sp, #32]
    1f74:	add	x0, x0, #0x1
    1f78:	ldrb	w0, [x0]
    1f7c:	lsl	w0, w0, #8
    1f80:	orr	w1, w1, w0
    1f84:	ldr	x0, [sp, #32]
    1f88:	add	x0, x0, #0x2
    1f8c:	ldrb	w0, [x0]
    1f90:	lsl	w0, w0, #16
    1f94:	orr	w1, w1, w0
    1f98:	ldr	x0, [sp, #32]
    1f9c:	add	x0, x0, #0x3
    1fa0:	ldrb	w0, [x0]
    1fa4:	lsl	w0, w0, #24
    1fa8:	orr	w0, w1, w0
    1fac:	str	w0, [sp, #92]
    1fb0:	ldr	x0, [sp, #32]
    1fb4:	add	x0, x0, #0x4
    1fb8:	str	x0, [sp, #32]
    1fbc:	ldr	w1, [sp, #88]
    1fc0:	ldr	w0, [sp, #76]
    1fc4:	eor	w1, w1, w0
    1fc8:	ldr	w0, [sp, #84]
    1fcc:	and	w1, w1, w0
    1fd0:	ldr	w0, [sp, #76]
    1fd4:	eor	w1, w1, w0
    1fd8:	ldr	x0, [sp, #96]
    1fdc:	add	x2, x0, #0x4
    1fe0:	str	x2, [sp, #96]
    1fe4:	ldr	w2, [sp, #92]
    1fe8:	str	w2, [x0]
    1fec:	ldr	w0, [x0]
    1ff0:	add	w1, w1, w0
    1ff4:	mov	w0, #0x821                 	// #2081
    1ff8:	movk	w0, #0x49b4, lsl #16
    1ffc:	add	w0, w1, w0
    2000:	ldr	w1, [sp, #80]
    2004:	add	w0, w1, w0
    2008:	str	w0, [sp, #80]
    200c:	ldr	w0, [sp, #80]
    2010:	ror	w0, w0, #10
    2014:	str	w0, [sp, #80]
    2018:	ldr	w1, [sp, #80]
    201c:	ldr	w0, [sp, #84]
    2020:	add	w0, w1, w0
    2024:	str	w0, [sp, #80]
    2028:	ldr	w1, [sp, #80]
    202c:	ldr	w0, [sp, #84]
    2030:	eor	w1, w1, w0
    2034:	ldr	w0, [sp, #88]
    2038:	and	w1, w1, w0
    203c:	ldr	w0, [sp, #84]
    2040:	eor	w1, w1, w0
    2044:	ldr	w0, [sp, #108]
    2048:	add	w1, w1, w0
    204c:	ldr	w0, [sp, #76]
    2050:	add	w1, w1, w0
    2054:	mov	w0, #0x2562                	// #9570
    2058:	movk	w0, #0xf61e, lsl #16
    205c:	add	w0, w1, w0
    2060:	str	w0, [sp, #76]
    2064:	ldr	w0, [sp, #76]
    2068:	ror	w0, w0, #27
    206c:	str	w0, [sp, #76]
    2070:	ldr	w1, [sp, #76]
    2074:	ldr	w0, [sp, #80]
    2078:	add	w0, w1, w0
    207c:	str	w0, [sp, #76]
    2080:	ldr	w1, [sp, #76]
    2084:	ldr	w0, [sp, #80]
    2088:	eor	w1, w1, w0
    208c:	ldr	w0, [sp, #84]
    2090:	and	w1, w1, w0
    2094:	ldr	w0, [sp, #80]
    2098:	eor	w1, w1, w0
    209c:	ldr	w0, [sp, #128]
    20a0:	add	w1, w1, w0
    20a4:	ldr	w0, [sp, #88]
    20a8:	add	w1, w1, w0
    20ac:	mov	w0, #0xb340                	// #45888
    20b0:	movk	w0, #0xc040, lsl #16
    20b4:	add	w0, w1, w0
    20b8:	str	w0, [sp, #88]
    20bc:	ldr	w0, [sp, #88]
    20c0:	ror	w0, w0, #23
    20c4:	str	w0, [sp, #88]
    20c8:	ldr	w1, [sp, #88]
    20cc:	ldr	w0, [sp, #76]
    20d0:	add	w0, w1, w0
    20d4:	str	w0, [sp, #88]
    20d8:	ldr	w1, [sp, #88]
    20dc:	ldr	w0, [sp, #76]
    20e0:	eor	w1, w1, w0
    20e4:	ldr	w0, [sp, #80]
    20e8:	and	w1, w1, w0
    20ec:	ldr	w0, [sp, #76]
    20f0:	eor	w1, w1, w0
    20f4:	ldr	w0, [sp, #148]
    20f8:	add	w1, w1, w0
    20fc:	ldr	w0, [sp, #84]
    2100:	add	w1, w1, w0
    2104:	mov	w0, #0x5a51                	// #23121
    2108:	movk	w0, #0x265e, lsl #16
    210c:	add	w0, w1, w0
    2110:	str	w0, [sp, #84]
    2114:	ldr	w0, [sp, #84]
    2118:	ror	w0, w0, #18
    211c:	str	w0, [sp, #84]
    2120:	ldr	w1, [sp, #84]
    2124:	ldr	w0, [sp, #88]
    2128:	add	w0, w1, w0
    212c:	str	w0, [sp, #84]
    2130:	ldr	w1, [sp, #84]
    2134:	ldr	w0, [sp, #88]
    2138:	eor	w1, w1, w0
    213c:	ldr	w0, [sp, #76]
    2140:	and	w1, w1, w0
    2144:	ldr	w0, [sp, #88]
    2148:	eor	w1, w1, w0
    214c:	ldr	w0, [sp, #104]
    2150:	add	w1, w1, w0
    2154:	ldr	w0, [sp, #80]
    2158:	add	w1, w1, w0
    215c:	mov	w0, #0xc7aa                	// #51114
    2160:	movk	w0, #0xe9b6, lsl #16
    2164:	add	w0, w1, w0
    2168:	str	w0, [sp, #80]
    216c:	ldr	w0, [sp, #80]
    2170:	ror	w0, w0, #12
    2174:	str	w0, [sp, #80]
    2178:	ldr	w1, [sp, #80]
    217c:	ldr	w0, [sp, #84]
    2180:	add	w0, w1, w0
    2184:	str	w0, [sp, #80]
    2188:	ldr	w1, [sp, #80]
    218c:	ldr	w0, [sp, #84]
    2190:	eor	w1, w1, w0
    2194:	ldr	w0, [sp, #88]
    2198:	and	w1, w1, w0
    219c:	ldr	w0, [sp, #84]
    21a0:	eor	w1, w1, w0
    21a4:	ldr	w0, [sp, #124]
    21a8:	add	w1, w1, w0
    21ac:	ldr	w0, [sp, #76]
    21b0:	add	w1, w1, w0
    21b4:	mov	w0, #0x105d                	// #4189
    21b8:	movk	w0, #0xd62f, lsl #16
    21bc:	add	w0, w1, w0
    21c0:	str	w0, [sp, #76]
    21c4:	ldr	w0, [sp, #76]
    21c8:	ror	w0, w0, #27
    21cc:	str	w0, [sp, #76]
    21d0:	ldr	w1, [sp, #76]
    21d4:	ldr	w0, [sp, #80]
    21d8:	add	w0, w1, w0
    21dc:	str	w0, [sp, #76]
    21e0:	ldr	w1, [sp, #76]
    21e4:	ldr	w0, [sp, #80]
    21e8:	eor	w1, w1, w0
    21ec:	ldr	w0, [sp, #84]
    21f0:	and	w1, w1, w0
    21f4:	ldr	w0, [sp, #80]
    21f8:	eor	w1, w1, w0
    21fc:	ldr	w0, [sp, #144]
    2200:	add	w1, w1, w0
    2204:	ldr	w0, [sp, #88]
    2208:	add	w1, w1, w0
    220c:	mov	w0, #0x1453                	// #5203
    2210:	movk	w0, #0x244, lsl #16
    2214:	add	w0, w1, w0
    2218:	str	w0, [sp, #88]
    221c:	ldr	w0, [sp, #88]
    2220:	ror	w0, w0, #23
    2224:	str	w0, [sp, #88]
    2228:	ldr	w1, [sp, #88]
    222c:	ldr	w0, [sp, #76]
    2230:	add	w0, w1, w0
    2234:	str	w0, [sp, #88]
    2238:	ldr	w1, [sp, #88]
    223c:	ldr	w0, [sp, #76]
    2240:	eor	w1, w1, w0
    2244:	ldr	w0, [sp, #80]
    2248:	and	w1, w1, w0
    224c:	ldr	w0, [sp, #76]
    2250:	eor	w1, w1, w0
    2254:	ldr	w0, [sp, #164]
    2258:	add	w1, w1, w0
    225c:	ldr	w0, [sp, #84]
    2260:	add	w1, w1, w0
    2264:	mov	w0, #0xe681                	// #59009
    2268:	movk	w0, #0xd8a1, lsl #16
    226c:	add	w0, w1, w0
    2270:	str	w0, [sp, #84]
    2274:	ldr	w0, [sp, #84]
    2278:	ror	w0, w0, #18
    227c:	str	w0, [sp, #84]
    2280:	ldr	w1, [sp, #84]
    2284:	ldr	w0, [sp, #88]
    2288:	add	w0, w1, w0
    228c:	str	w0, [sp, #84]
    2290:	ldr	w1, [sp, #84]
    2294:	ldr	w0, [sp, #88]
    2298:	eor	w1, w1, w0
    229c:	ldr	w0, [sp, #76]
    22a0:	and	w1, w1, w0
    22a4:	ldr	w0, [sp, #88]
    22a8:	eor	w1, w1, w0
    22ac:	ldr	w0, [sp, #120]
    22b0:	add	w1, w1, w0
    22b4:	ldr	w0, [sp, #80]
    22b8:	add	w1, w1, w0
    22bc:	mov	w0, #0xfbc8                	// #64456
    22c0:	movk	w0, #0xe7d3, lsl #16
    22c4:	add	w0, w1, w0
    22c8:	str	w0, [sp, #80]
    22cc:	ldr	w0, [sp, #80]
    22d0:	ror	w0, w0, #12
    22d4:	str	w0, [sp, #80]
    22d8:	ldr	w1, [sp, #80]
    22dc:	ldr	w0, [sp, #84]
    22e0:	add	w0, w1, w0
    22e4:	str	w0, [sp, #80]
    22e8:	ldr	w1, [sp, #80]
    22ec:	ldr	w0, [sp, #84]
    22f0:	eor	w1, w1, w0
    22f4:	ldr	w0, [sp, #88]
    22f8:	and	w1, w1, w0
    22fc:	ldr	w0, [sp, #84]
    2300:	eor	w1, w1, w0
    2304:	ldr	w0, [sp, #140]
    2308:	add	w1, w1, w0
    230c:	ldr	w0, [sp, #76]
    2310:	add	w1, w1, w0
    2314:	mov	w0, #0xcde6                	// #52710
    2318:	movk	w0, #0x21e1, lsl #16
    231c:	add	w0, w1, w0
    2320:	str	w0, [sp, #76]
    2324:	ldr	w0, [sp, #76]
    2328:	ror	w0, w0, #27
    232c:	str	w0, [sp, #76]
    2330:	ldr	w1, [sp, #76]
    2334:	ldr	w0, [sp, #80]
    2338:	add	w0, w1, w0
    233c:	str	w0, [sp, #76]
    2340:	ldr	w1, [sp, #76]
    2344:	ldr	w0, [sp, #80]
    2348:	eor	w1, w1, w0
    234c:	ldr	w0, [sp, #84]
    2350:	and	w1, w1, w0
    2354:	ldr	w0, [sp, #80]
    2358:	eor	w1, w1, w0
    235c:	ldr	w0, [sp, #160]
    2360:	add	w1, w1, w0
    2364:	ldr	w0, [sp, #88]
    2368:	add	w1, w1, w0
    236c:	mov	w0, #0x7d6                 	// #2006
    2370:	movk	w0, #0xc337, lsl #16
    2374:	add	w0, w1, w0
    2378:	str	w0, [sp, #88]
    237c:	ldr	w0, [sp, #88]
    2380:	ror	w0, w0, #23
    2384:	str	w0, [sp, #88]
    2388:	ldr	w1, [sp, #88]
    238c:	ldr	w0, [sp, #76]
    2390:	add	w0, w1, w0
    2394:	str	w0, [sp, #88]
    2398:	ldr	w1, [sp, #88]
    239c:	ldr	w0, [sp, #76]
    23a0:	eor	w1, w1, w0
    23a4:	ldr	w0, [sp, #80]
    23a8:	and	w1, w1, w0
    23ac:	ldr	w0, [sp, #76]
    23b0:	eor	w1, w1, w0
    23b4:	ldr	w0, [sp, #116]
    23b8:	add	w1, w1, w0
    23bc:	ldr	w0, [sp, #84]
    23c0:	add	w1, w1, w0
    23c4:	mov	w0, #0xd87                 	// #3463
    23c8:	movk	w0, #0xf4d5, lsl #16
    23cc:	add	w0, w1, w0
    23d0:	str	w0, [sp, #84]
    23d4:	ldr	w0, [sp, #84]
    23d8:	ror	w0, w0, #18
    23dc:	str	w0, [sp, #84]
    23e0:	ldr	w1, [sp, #84]
    23e4:	ldr	w0, [sp, #88]
    23e8:	add	w0, w1, w0
    23ec:	str	w0, [sp, #84]
    23f0:	ldr	w1, [sp, #84]
    23f4:	ldr	w0, [sp, #88]
    23f8:	eor	w1, w1, w0
    23fc:	ldr	w0, [sp, #76]
    2400:	and	w1, w1, w0
    2404:	ldr	w0, [sp, #88]
    2408:	eor	w1, w1, w0
    240c:	ldr	w0, [sp, #136]
    2410:	add	w1, w1, w0
    2414:	ldr	w0, [sp, #80]
    2418:	add	w1, w1, w0
    241c:	mov	w0, #0x14ed                	// #5357
    2420:	movk	w0, #0x455a, lsl #16
    2424:	add	w0, w1, w0
    2428:	str	w0, [sp, #80]
    242c:	ldr	w0, [sp, #80]
    2430:	ror	w0, w0, #12
    2434:	str	w0, [sp, #80]
    2438:	ldr	w1, [sp, #80]
    243c:	ldr	w0, [sp, #84]
    2440:	add	w0, w1, w0
    2444:	str	w0, [sp, #80]
    2448:	ldr	w1, [sp, #80]
    244c:	ldr	w0, [sp, #84]
    2450:	eor	w1, w1, w0
    2454:	ldr	w0, [sp, #88]
    2458:	and	w1, w1, w0
    245c:	ldr	w0, [sp, #84]
    2460:	eor	w1, w1, w0
    2464:	ldr	w0, [sp, #156]
    2468:	add	w1, w1, w0
    246c:	ldr	w0, [sp, #76]
    2470:	add	w1, w1, w0
    2474:	mov	w0, #0xe905                	// #59653
    2478:	movk	w0, #0xa9e3, lsl #16
    247c:	add	w0, w1, w0
    2480:	str	w0, [sp, #76]
    2484:	ldr	w0, [sp, #76]
    2488:	ror	w0, w0, #27
    248c:	str	w0, [sp, #76]
    2490:	ldr	w1, [sp, #76]
    2494:	ldr	w0, [sp, #80]
    2498:	add	w0, w1, w0
    249c:	str	w0, [sp, #76]
    24a0:	ldr	w1, [sp, #76]
    24a4:	ldr	w0, [sp, #80]
    24a8:	eor	w1, w1, w0
    24ac:	ldr	w0, [sp, #84]
    24b0:	and	w1, w1, w0
    24b4:	ldr	w0, [sp, #80]
    24b8:	eor	w1, w1, w0
    24bc:	ldr	w0, [sp, #112]
    24c0:	add	w1, w1, w0
    24c4:	ldr	w0, [sp, #88]
    24c8:	add	w1, w1, w0
    24cc:	mov	w0, #0xa3f8                	// #41976
    24d0:	movk	w0, #0xfcef, lsl #16
    24d4:	add	w0, w1, w0
    24d8:	str	w0, [sp, #88]
    24dc:	ldr	w0, [sp, #88]
    24e0:	ror	w0, w0, #23
    24e4:	str	w0, [sp, #88]
    24e8:	ldr	w1, [sp, #88]
    24ec:	ldr	w0, [sp, #76]
    24f0:	add	w0, w1, w0
    24f4:	str	w0, [sp, #88]
    24f8:	ldr	w1, [sp, #88]
    24fc:	ldr	w0, [sp, #76]
    2500:	eor	w1, w1, w0
    2504:	ldr	w0, [sp, #80]
    2508:	and	w1, w1, w0
    250c:	ldr	w0, [sp, #76]
    2510:	eor	w1, w1, w0
    2514:	ldr	w0, [sp, #132]
    2518:	add	w1, w1, w0
    251c:	ldr	w0, [sp, #84]
    2520:	add	w1, w1, w0
    2524:	mov	w0, #0x2d9                 	// #729
    2528:	movk	w0, #0x676f, lsl #16
    252c:	add	w0, w1, w0
    2530:	str	w0, [sp, #84]
    2534:	ldr	w0, [sp, #84]
    2538:	ror	w0, w0, #18
    253c:	str	w0, [sp, #84]
    2540:	ldr	w1, [sp, #84]
    2544:	ldr	w0, [sp, #88]
    2548:	add	w0, w1, w0
    254c:	str	w0, [sp, #84]
    2550:	ldr	w1, [sp, #84]
    2554:	ldr	w0, [sp, #88]
    2558:	eor	w1, w1, w0
    255c:	ldr	w0, [sp, #76]
    2560:	and	w1, w1, w0
    2564:	ldr	w0, [sp, #88]
    2568:	eor	w1, w1, w0
    256c:	ldr	w0, [sp, #152]
    2570:	add	w1, w1, w0
    2574:	ldr	w0, [sp, #80]
    2578:	add	w1, w1, w0
    257c:	mov	w0, #0x4c8a                	// #19594
    2580:	movk	w0, #0x8d2a, lsl #16
    2584:	add	w0, w1, w0
    2588:	str	w0, [sp, #80]
    258c:	ldr	w0, [sp, #80]
    2590:	ror	w0, w0, #12
    2594:	str	w0, [sp, #80]
    2598:	ldr	w1, [sp, #80]
    259c:	ldr	w0, [sp, #84]
    25a0:	add	w0, w1, w0
    25a4:	str	w0, [sp, #80]
    25a8:	ldr	w1, [sp, #80]
    25ac:	ldr	w0, [sp, #84]
    25b0:	eor	w1, w1, w0
    25b4:	ldr	w0, [sp, #88]
    25b8:	eor	w1, w1, w0
    25bc:	ldr	w0, [sp, #124]
    25c0:	add	w1, w1, w0
    25c4:	ldr	w0, [sp, #76]
    25c8:	add	w1, w1, w0
    25cc:	mov	w0, #0x3942                	// #14658
    25d0:	movk	w0, #0xfffa, lsl #16
    25d4:	add	w0, w1, w0
    25d8:	str	w0, [sp, #76]
    25dc:	ldr	w0, [sp, #76]
    25e0:	ror	w0, w0, #28
    25e4:	str	w0, [sp, #76]
    25e8:	ldr	w1, [sp, #76]
    25ec:	ldr	w0, [sp, #80]
    25f0:	add	w0, w1, w0
    25f4:	str	w0, [sp, #76]
    25f8:	ldr	w1, [sp, #76]
    25fc:	ldr	w0, [sp, #80]
    2600:	eor	w1, w1, w0
    2604:	ldr	w0, [sp, #84]
    2608:	eor	w1, w1, w0
    260c:	ldr	w0, [sp, #136]
    2610:	add	w1, w1, w0
    2614:	ldr	w0, [sp, #88]
    2618:	add	w1, w1, w0
    261c:	mov	w0, #0xf681                	// #63105
    2620:	movk	w0, #0x8771, lsl #16
    2624:	add	w0, w1, w0
    2628:	str	w0, [sp, #88]
    262c:	ldr	w0, [sp, #88]
    2630:	ror	w0, w0, #21
    2634:	str	w0, [sp, #88]
    2638:	ldr	w1, [sp, #88]
    263c:	ldr	w0, [sp, #76]
    2640:	add	w0, w1, w0
    2644:	str	w0, [sp, #88]
    2648:	ldr	w1, [sp, #88]
    264c:	ldr	w0, [sp, #76]
    2650:	eor	w1, w1, w0
    2654:	ldr	w0, [sp, #80]
    2658:	eor	w1, w1, w0
    265c:	ldr	w0, [sp, #148]
    2660:	add	w1, w1, w0
    2664:	ldr	w0, [sp, #84]
    2668:	add	w1, w1, w0
    266c:	mov	w0, #0x6122                	// #24866
    2670:	movk	w0, #0x6d9d, lsl #16
    2674:	add	w0, w1, w0
    2678:	str	w0, [sp, #84]
    267c:	ldr	w0, [sp, #84]
    2680:	ror	w0, w0, #16
    2684:	str	w0, [sp, #84]
    2688:	ldr	w1, [sp, #84]
    268c:	ldr	w0, [sp, #88]
    2690:	add	w0, w1, w0
    2694:	str	w0, [sp, #84]
    2698:	ldr	w1, [sp, #84]
    269c:	ldr	w0, [sp, #88]
    26a0:	eor	w1, w1, w0
    26a4:	ldr	w0, [sp, #76]
    26a8:	eor	w1, w1, w0
    26ac:	ldr	w0, [sp, #160]
    26b0:	add	w1, w1, w0
    26b4:	ldr	w0, [sp, #80]
    26b8:	add	w1, w1, w0
    26bc:	mov	w0, #0x380c                	// #14348
    26c0:	movk	w0, #0xfde5, lsl #16
    26c4:	add	w0, w1, w0
    26c8:	str	w0, [sp, #80]
    26cc:	ldr	w0, [sp, #80]
    26d0:	ror	w0, w0, #9
    26d4:	str	w0, [sp, #80]
    26d8:	ldr	w1, [sp, #80]
    26dc:	ldr	w0, [sp, #84]
    26e0:	add	w0, w1, w0
    26e4:	str	w0, [sp, #80]
    26e8:	ldr	w1, [sp, #80]
    26ec:	ldr	w0, [sp, #84]
    26f0:	eor	w1, w1, w0
    26f4:	ldr	w0, [sp, #88]
    26f8:	eor	w1, w1, w0
    26fc:	ldr	w0, [sp, #108]
    2700:	add	w1, w1, w0
    2704:	ldr	w0, [sp, #76]
    2708:	add	w1, w1, w0
    270c:	mov	w0, #0xea44                	// #59972
    2710:	movk	w0, #0xa4be, lsl #16
    2714:	add	w0, w1, w0
    2718:	str	w0, [sp, #76]
    271c:	ldr	w0, [sp, #76]
    2720:	ror	w0, w0, #28
    2724:	str	w0, [sp, #76]
    2728:	ldr	w1, [sp, #76]
    272c:	ldr	w0, [sp, #80]
    2730:	add	w0, w1, w0
    2734:	str	w0, [sp, #76]
    2738:	ldr	w1, [sp, #76]
    273c:	ldr	w0, [sp, #80]
    2740:	eor	w1, w1, w0
    2744:	ldr	w0, [sp, #84]
    2748:	eor	w1, w1, w0
    274c:	ldr	w0, [sp, #120]
    2750:	add	w1, w1, w0
    2754:	ldr	w0, [sp, #88]
    2758:	add	w1, w1, w0
    275c:	mov	w0, #0xcfa9                	// #53161
    2760:	movk	w0, #0x4bde, lsl #16
    2764:	add	w0, w1, w0
    2768:	str	w0, [sp, #88]
    276c:	ldr	w0, [sp, #88]
    2770:	ror	w0, w0, #21
    2774:	str	w0, [sp, #88]
    2778:	ldr	w1, [sp, #88]
    277c:	ldr	w0, [sp, #76]
    2780:	add	w0, w1, w0
    2784:	str	w0, [sp, #88]
    2788:	ldr	w1, [sp, #88]
    278c:	ldr	w0, [sp, #76]
    2790:	eor	w1, w1, w0
    2794:	ldr	w0, [sp, #80]
    2798:	eor	w1, w1, w0
    279c:	ldr	w0, [sp, #132]
    27a0:	add	w1, w1, w0
    27a4:	ldr	w0, [sp, #84]
    27a8:	add	w1, w1, w0
    27ac:	mov	w0, #0x4b60                	// #19296
    27b0:	movk	w0, #0xf6bb, lsl #16
    27b4:	add	w0, w1, w0
    27b8:	str	w0, [sp, #84]
    27bc:	ldr	w0, [sp, #84]
    27c0:	ror	w0, w0, #16
    27c4:	str	w0, [sp, #84]
    27c8:	ldr	w1, [sp, #84]
    27cc:	ldr	w0, [sp, #88]
    27d0:	add	w0, w1, w0
    27d4:	str	w0, [sp, #84]
    27d8:	ldr	w1, [sp, #84]
    27dc:	ldr	w0, [sp, #88]
    27e0:	eor	w1, w1, w0
    27e4:	ldr	w0, [sp, #76]
    27e8:	eor	w1, w1, w0
    27ec:	ldr	w0, [sp, #144]
    27f0:	add	w1, w1, w0
    27f4:	ldr	w0, [sp, #80]
    27f8:	add	w1, w1, w0
    27fc:	mov	w0, #0xbc70                	// #48240
    2800:	movk	w0, #0xbebf, lsl #16
    2804:	add	w0, w1, w0
    2808:	str	w0, [sp, #80]
    280c:	ldr	w0, [sp, #80]
    2810:	ror	w0, w0, #9
    2814:	str	w0, [sp, #80]
    2818:	ldr	w1, [sp, #80]
    281c:	ldr	w0, [sp, #84]
    2820:	add	w0, w1, w0
    2824:	str	w0, [sp, #80]
    2828:	ldr	w1, [sp, #80]
    282c:	ldr	w0, [sp, #84]
    2830:	eor	w1, w1, w0
    2834:	ldr	w0, [sp, #88]
    2838:	eor	w1, w1, w0
    283c:	ldr	w0, [sp, #156]
    2840:	add	w1, w1, w0
    2844:	ldr	w0, [sp, #76]
    2848:	add	w1, w1, w0
    284c:	mov	w0, #0x7ec6                	// #32454
    2850:	movk	w0, #0x289b, lsl #16
    2854:	add	w0, w1, w0
    2858:	str	w0, [sp, #76]
    285c:	ldr	w0, [sp, #76]
    2860:	ror	w0, w0, #28
    2864:	str	w0, [sp, #76]
    2868:	ldr	w1, [sp, #76]
    286c:	ldr	w0, [sp, #80]
    2870:	add	w0, w1, w0
    2874:	str	w0, [sp, #76]
    2878:	ldr	w1, [sp, #76]
    287c:	ldr	w0, [sp, #80]
    2880:	eor	w1, w1, w0
    2884:	ldr	w0, [sp, #84]
    2888:	eor	w1, w1, w0
    288c:	ldr	w0, [sp, #104]
    2890:	add	w1, w1, w0
    2894:	ldr	w0, [sp, #88]
    2898:	add	w1, w1, w0
    289c:	mov	w0, #0x27fa                	// #10234
    28a0:	movk	w0, #0xeaa1, lsl #16
    28a4:	add	w0, w1, w0
    28a8:	str	w0, [sp, #88]
    28ac:	ldr	w0, [sp, #88]
    28b0:	ror	w0, w0, #21
    28b4:	str	w0, [sp, #88]
    28b8:	ldr	w1, [sp, #88]
    28bc:	ldr	w0, [sp, #76]
    28c0:	add	w0, w1, w0
    28c4:	str	w0, [sp, #88]
    28c8:	ldr	w1, [sp, #88]
    28cc:	ldr	w0, [sp, #76]
    28d0:	eor	w1, w1, w0
    28d4:	ldr	w0, [sp, #80]
    28d8:	eor	w1, w1, w0
    28dc:	ldr	w0, [sp, #116]
    28e0:	add	w1, w1, w0
    28e4:	ldr	w0, [sp, #84]
    28e8:	add	w1, w1, w0
    28ec:	mov	w0, #0x3085                	// #12421
    28f0:	movk	w0, #0xd4ef, lsl #16
    28f4:	add	w0, w1, w0
    28f8:	str	w0, [sp, #84]
    28fc:	ldr	w0, [sp, #84]
    2900:	ror	w0, w0, #16
    2904:	str	w0, [sp, #84]
    2908:	ldr	w1, [sp, #84]
    290c:	ldr	w0, [sp, #88]
    2910:	add	w0, w1, w0
    2914:	str	w0, [sp, #84]
    2918:	ldr	w1, [sp, #84]
    291c:	ldr	w0, [sp, #88]
    2920:	eor	w1, w1, w0
    2924:	ldr	w0, [sp, #76]
    2928:	eor	w1, w1, w0
    292c:	ldr	w0, [sp, #128]
    2930:	add	w1, w1, w0
    2934:	ldr	w0, [sp, #80]
    2938:	add	w1, w1, w0
    293c:	mov	w0, #0x1d05                	// #7429
    2940:	movk	w0, #0x488, lsl #16
    2944:	add	w0, w1, w0
    2948:	str	w0, [sp, #80]
    294c:	ldr	w0, [sp, #80]
    2950:	ror	w0, w0, #9
    2954:	str	w0, [sp, #80]
    2958:	ldr	w1, [sp, #80]
    295c:	ldr	w0, [sp, #84]
    2960:	add	w0, w1, w0
    2964:	str	w0, [sp, #80]
    2968:	ldr	w1, [sp, #80]
    296c:	ldr	w0, [sp, #84]
    2970:	eor	w1, w1, w0
    2974:	ldr	w0, [sp, #88]
    2978:	eor	w1, w1, w0
    297c:	ldr	w0, [sp, #140]
    2980:	add	w1, w1, w0
    2984:	ldr	w0, [sp, #76]
    2988:	add	w1, w1, w0
    298c:	mov	w0, #0xd039                	// #53305
    2990:	movk	w0, #0xd9d4, lsl #16
    2994:	add	w0, w1, w0
    2998:	str	w0, [sp, #76]
    299c:	ldr	w0, [sp, #76]
    29a0:	ror	w0, w0, #28
    29a4:	str	w0, [sp, #76]
    29a8:	ldr	w1, [sp, #76]
    29ac:	ldr	w0, [sp, #80]
    29b0:	add	w0, w1, w0
    29b4:	str	w0, [sp, #76]
    29b8:	ldr	w1, [sp, #76]
    29bc:	ldr	w0, [sp, #80]
    29c0:	eor	w1, w1, w0
    29c4:	ldr	w0, [sp, #84]
    29c8:	eor	w1, w1, w0
    29cc:	ldr	w0, [sp, #152]
    29d0:	add	w1, w1, w0
    29d4:	ldr	w0, [sp, #88]
    29d8:	add	w1, w1, w0
    29dc:	mov	w0, #0x99e5                	// #39397
    29e0:	movk	w0, #0xe6db, lsl #16
    29e4:	add	w0, w1, w0
    29e8:	str	w0, [sp, #88]
    29ec:	ldr	w0, [sp, #88]
    29f0:	ror	w0, w0, #21
    29f4:	str	w0, [sp, #88]
    29f8:	ldr	w1, [sp, #88]
    29fc:	ldr	w0, [sp, #76]
    2a00:	add	w0, w1, w0
    2a04:	str	w0, [sp, #88]
    2a08:	ldr	w1, [sp, #88]
    2a0c:	ldr	w0, [sp, #76]
    2a10:	eor	w1, w1, w0
    2a14:	ldr	w0, [sp, #80]
    2a18:	eor	w1, w1, w0
    2a1c:	ldr	w0, [sp, #164]
    2a20:	add	w1, w1, w0
    2a24:	ldr	w0, [sp, #84]
    2a28:	add	w1, w1, w0
    2a2c:	mov	w0, #0x7cf8                	// #31992
    2a30:	movk	w0, #0x1fa2, lsl #16
    2a34:	add	w0, w1, w0
    2a38:	str	w0, [sp, #84]
    2a3c:	ldr	w0, [sp, #84]
    2a40:	ror	w0, w0, #16
    2a44:	str	w0, [sp, #84]
    2a48:	ldr	w1, [sp, #84]
    2a4c:	ldr	w0, [sp, #88]
    2a50:	add	w0, w1, w0
    2a54:	str	w0, [sp, #84]
    2a58:	ldr	w1, [sp, #84]
    2a5c:	ldr	w0, [sp, #88]
    2a60:	eor	w1, w1, w0
    2a64:	ldr	w0, [sp, #76]
    2a68:	eor	w1, w1, w0
    2a6c:	ldr	w0, [sp, #112]
    2a70:	add	w1, w1, w0
    2a74:	ldr	w0, [sp, #80]
    2a78:	add	w1, w1, w0
    2a7c:	mov	w0, #0x5665                	// #22117
    2a80:	movk	w0, #0xc4ac, lsl #16
    2a84:	add	w0, w1, w0
    2a88:	str	w0, [sp, #80]
    2a8c:	ldr	w0, [sp, #80]
    2a90:	ror	w0, w0, #9
    2a94:	str	w0, [sp, #80]
    2a98:	ldr	w1, [sp, #80]
    2a9c:	ldr	w0, [sp, #84]
    2aa0:	add	w0, w1, w0
    2aa4:	str	w0, [sp, #80]
    2aa8:	ldr	w0, [sp, #88]
    2aac:	mvn	w1, w0
    2ab0:	ldr	w0, [sp, #80]
    2ab4:	orr	w1, w1, w0
    2ab8:	ldr	w0, [sp, #84]
    2abc:	eor	w1, w1, w0
    2ac0:	ldr	w0, [sp, #104]
    2ac4:	add	w1, w1, w0
    2ac8:	ldr	w0, [sp, #76]
    2acc:	add	w1, w1, w0
    2ad0:	mov	w0, #0x2244                	// #8772
    2ad4:	movk	w0, #0xf429, lsl #16
    2ad8:	add	w0, w1, w0
    2adc:	str	w0, [sp, #76]
    2ae0:	ldr	w0, [sp, #76]
    2ae4:	ror	w0, w0, #26
    2ae8:	str	w0, [sp, #76]
    2aec:	ldr	w1, [sp, #76]
    2af0:	ldr	w0, [sp, #80]
    2af4:	add	w0, w1, w0
    2af8:	str	w0, [sp, #76]
    2afc:	ldr	w0, [sp, #84]
    2b00:	mvn	w1, w0
    2b04:	ldr	w0, [sp, #76]
    2b08:	orr	w1, w1, w0
    2b0c:	ldr	w0, [sp, #80]
    2b10:	eor	w1, w1, w0
    2b14:	ldr	w0, [sp, #132]
    2b18:	add	w1, w1, w0
    2b1c:	ldr	w0, [sp, #88]
    2b20:	add	w1, w1, w0
    2b24:	mov	w0, #0xff97                	// #65431
    2b28:	movk	w0, #0x432a, lsl #16
    2b2c:	add	w0, w1, w0
    2b30:	str	w0, [sp, #88]
    2b34:	ldr	w0, [sp, #88]
    2b38:	ror	w0, w0, #22
    2b3c:	str	w0, [sp, #88]
    2b40:	ldr	w1, [sp, #88]
    2b44:	ldr	w0, [sp, #76]
    2b48:	add	w0, w1, w0
    2b4c:	str	w0, [sp, #88]
    2b50:	ldr	w0, [sp, #80]
    2b54:	mvn	w1, w0
    2b58:	ldr	w0, [sp, #88]
    2b5c:	orr	w1, w1, w0
    2b60:	ldr	w0, [sp, #76]
    2b64:	eor	w1, w1, w0
    2b68:	ldr	w0, [sp, #160]
    2b6c:	add	w1, w1, w0
    2b70:	ldr	w0, [sp, #84]
    2b74:	add	w1, w1, w0
    2b78:	mov	w0, #0x23a7                	// #9127
    2b7c:	movk	w0, #0xab94, lsl #16
    2b80:	add	w0, w1, w0
    2b84:	str	w0, [sp, #84]
    2b88:	ldr	w0, [sp, #84]
    2b8c:	ror	w0, w0, #17
    2b90:	str	w0, [sp, #84]
    2b94:	ldr	w1, [sp, #84]
    2b98:	ldr	w0, [sp, #88]
    2b9c:	add	w0, w1, w0
    2ba0:	str	w0, [sp, #84]
    2ba4:	ldr	w0, [sp, #76]
    2ba8:	mvn	w1, w0
    2bac:	ldr	w0, [sp, #84]
    2bb0:	orr	w1, w1, w0
    2bb4:	ldr	w0, [sp, #88]
    2bb8:	eor	w1, w1, w0
    2bbc:	ldr	w0, [sp, #124]
    2bc0:	add	w1, w1, w0
    2bc4:	ldr	w0, [sp, #80]
    2bc8:	add	w1, w1, w0
    2bcc:	mov	w0, #0xa039                	// #41017
    2bd0:	movk	w0, #0xfc93, lsl #16
    2bd4:	add	w0, w1, w0
    2bd8:	str	w0, [sp, #80]
    2bdc:	ldr	w0, [sp, #80]
    2be0:	ror	w0, w0, #11
    2be4:	str	w0, [sp, #80]
    2be8:	ldr	w1, [sp, #80]
    2bec:	ldr	w0, [sp, #84]
    2bf0:	add	w0, w1, w0
    2bf4:	str	w0, [sp, #80]
    2bf8:	ldr	w0, [sp, #88]
    2bfc:	mvn	w1, w0
    2c00:	ldr	w0, [sp, #80]
    2c04:	orr	w1, w1, w0
    2c08:	ldr	w0, [sp, #84]
    2c0c:	eor	w1, w1, w0
    2c10:	ldr	w0, [sp, #152]
    2c14:	add	w1, w1, w0
    2c18:	ldr	w0, [sp, #76]
    2c1c:	add	w1, w1, w0
    2c20:	mov	w0, #0x59c3                	// #22979
    2c24:	movk	w0, #0x655b, lsl #16
    2c28:	add	w0, w1, w0
    2c2c:	str	w0, [sp, #76]
    2c30:	ldr	w0, [sp, #76]
    2c34:	ror	w0, w0, #26
    2c38:	str	w0, [sp, #76]
    2c3c:	ldr	w1, [sp, #76]
    2c40:	ldr	w0, [sp, #80]
    2c44:	add	w0, w1, w0
    2c48:	str	w0, [sp, #76]
    2c4c:	ldr	w0, [sp, #84]
    2c50:	mvn	w1, w0
    2c54:	ldr	w0, [sp, #76]
    2c58:	orr	w1, w1, w0
    2c5c:	ldr	w0, [sp, #80]
    2c60:	eor	w1, w1, w0
    2c64:	ldr	w0, [sp, #116]
    2c68:	add	w1, w1, w0
    2c6c:	ldr	w0, [sp, #88]
    2c70:	add	w1, w1, w0
    2c74:	mov	w0, #0xcc92                	// #52370
    2c78:	movk	w0, #0x8f0c, lsl #16
    2c7c:	add	w0, w1, w0
    2c80:	str	w0, [sp, #88]
    2c84:	ldr	w0, [sp, #88]
    2c88:	ror	w0, w0, #22
    2c8c:	str	w0, [sp, #88]
    2c90:	ldr	w1, [sp, #88]
    2c94:	ldr	w0, [sp, #76]
    2c98:	add	w0, w1, w0
    2c9c:	str	w0, [sp, #88]
    2ca0:	ldr	w0, [sp, #80]
    2ca4:	mvn	w1, w0
    2ca8:	ldr	w0, [sp, #88]
    2cac:	orr	w1, w1, w0
    2cb0:	ldr	w0, [sp, #76]
    2cb4:	eor	w1, w1, w0
    2cb8:	ldr	w0, [sp, #144]
    2cbc:	add	w1, w1, w0
    2cc0:	ldr	w0, [sp, #84]
    2cc4:	add	w1, w1, w0
    2cc8:	mov	w0, #0xf47d                	// #62589
    2ccc:	movk	w0, #0xffef, lsl #16
    2cd0:	add	w0, w1, w0
    2cd4:	str	w0, [sp, #84]
    2cd8:	ldr	w0, [sp, #84]
    2cdc:	ror	w0, w0, #17
    2ce0:	str	w0, [sp, #84]
    2ce4:	ldr	w1, [sp, #84]
    2ce8:	ldr	w0, [sp, #88]
    2cec:	add	w0, w1, w0
    2cf0:	str	w0, [sp, #84]
    2cf4:	ldr	w0, [sp, #76]
    2cf8:	mvn	w1, w0
    2cfc:	ldr	w0, [sp, #84]
    2d00:	orr	w1, w1, w0
    2d04:	ldr	w0, [sp, #88]
    2d08:	eor	w1, w1, w0
    2d0c:	ldr	w0, [sp, #108]
    2d10:	add	w1, w1, w0
    2d14:	ldr	w0, [sp, #80]
    2d18:	add	w1, w1, w0
    2d1c:	mov	w0, #0x5dd1                	// #24017
    2d20:	movk	w0, #0x8584, lsl #16
    2d24:	add	w0, w1, w0
    2d28:	str	w0, [sp, #80]
    2d2c:	ldr	w0, [sp, #80]
    2d30:	ror	w0, w0, #11
    2d34:	str	w0, [sp, #80]
    2d38:	ldr	w1, [sp, #80]
    2d3c:	ldr	w0, [sp, #84]
    2d40:	add	w0, w1, w0
    2d44:	str	w0, [sp, #80]
    2d48:	ldr	w0, [sp, #88]
    2d4c:	mvn	w1, w0
    2d50:	ldr	w0, [sp, #80]
    2d54:	orr	w1, w1, w0
    2d58:	ldr	w0, [sp, #84]
    2d5c:	eor	w1, w1, w0
    2d60:	ldr	w0, [sp, #136]
    2d64:	add	w1, w1, w0
    2d68:	ldr	w0, [sp, #76]
    2d6c:	add	w1, w1, w0
    2d70:	mov	w0, #0x7e4f                	// #32335
    2d74:	movk	w0, #0x6fa8, lsl #16
    2d78:	add	w0, w1, w0
    2d7c:	str	w0, [sp, #76]
    2d80:	ldr	w0, [sp, #76]
    2d84:	ror	w0, w0, #26
    2d88:	str	w0, [sp, #76]
    2d8c:	ldr	w1, [sp, #76]
    2d90:	ldr	w0, [sp, #80]
    2d94:	add	w0, w1, w0
    2d98:	str	w0, [sp, #76]
    2d9c:	ldr	w0, [sp, #84]
    2da0:	mvn	w1, w0
    2da4:	ldr	w0, [sp, #76]
    2da8:	orr	w1, w1, w0
    2dac:	ldr	w0, [sp, #80]
    2db0:	eor	w1, w1, w0
    2db4:	ldr	w0, [sp, #164]
    2db8:	add	w1, w1, w0
    2dbc:	ldr	w0, [sp, #88]
    2dc0:	add	w1, w1, w0
    2dc4:	mov	w0, #0xe6e0                	// #59104
    2dc8:	movk	w0, #0xfe2c, lsl #16
    2dcc:	add	w0, w1, w0
    2dd0:	str	w0, [sp, #88]
    2dd4:	ldr	w0, [sp, #88]
    2dd8:	ror	w0, w0, #22
    2ddc:	str	w0, [sp, #88]
    2de0:	ldr	w1, [sp, #88]
    2de4:	ldr	w0, [sp, #76]
    2de8:	add	w0, w1, w0
    2dec:	str	w0, [sp, #88]
    2df0:	ldr	w0, [sp, #80]
    2df4:	mvn	w1, w0
    2df8:	ldr	w0, [sp, #88]
    2dfc:	orr	w1, w1, w0
    2e00:	ldr	w0, [sp, #76]
    2e04:	eor	w1, w1, w0
    2e08:	ldr	w0, [sp, #128]
    2e0c:	add	w1, w1, w0
    2e10:	ldr	w0, [sp, #84]
    2e14:	add	w1, w1, w0
    2e18:	mov	w0, #0x4314                	// #17172
    2e1c:	movk	w0, #0xa301, lsl #16
    2e20:	add	w0, w1, w0
    2e24:	str	w0, [sp, #84]
    2e28:	ldr	w0, [sp, #84]
    2e2c:	ror	w0, w0, #17
    2e30:	str	w0, [sp, #84]
    2e34:	ldr	w1, [sp, #84]
    2e38:	ldr	w0, [sp, #88]
    2e3c:	add	w0, w1, w0
    2e40:	str	w0, [sp, #84]
    2e44:	ldr	w0, [sp, #76]
    2e48:	mvn	w1, w0
    2e4c:	ldr	w0, [sp, #84]
    2e50:	orr	w1, w1, w0
    2e54:	ldr	w0, [sp, #88]
    2e58:	eor	w1, w1, w0
    2e5c:	ldr	w0, [sp, #156]
    2e60:	add	w1, w1, w0
    2e64:	ldr	w0, [sp, #80]
    2e68:	add	w1, w1, w0
    2e6c:	mov	w0, #0x11a1                	// #4513
    2e70:	movk	w0, #0x4e08, lsl #16
    2e74:	add	w0, w1, w0
    2e78:	str	w0, [sp, #80]
    2e7c:	ldr	w0, [sp, #80]
    2e80:	ror	w0, w0, #11
    2e84:	str	w0, [sp, #80]
    2e88:	ldr	w1, [sp, #80]
    2e8c:	ldr	w0, [sp, #84]
    2e90:	add	w0, w1, w0
    2e94:	str	w0, [sp, #80]
    2e98:	ldr	w0, [sp, #88]
    2e9c:	mvn	w1, w0
    2ea0:	ldr	w0, [sp, #80]
    2ea4:	orr	w1, w1, w0
    2ea8:	ldr	w0, [sp, #84]
    2eac:	eor	w1, w1, w0
    2eb0:	ldr	w0, [sp, #120]
    2eb4:	add	w1, w1, w0
    2eb8:	ldr	w0, [sp, #76]
    2ebc:	add	w1, w1, w0
    2ec0:	mov	w0, #0x7e82                	// #32386
    2ec4:	movk	w0, #0xf753, lsl #16
    2ec8:	add	w0, w1, w0
    2ecc:	str	w0, [sp, #76]
    2ed0:	ldr	w0, [sp, #76]
    2ed4:	ror	w0, w0, #26
    2ed8:	str	w0, [sp, #76]
    2edc:	ldr	w1, [sp, #76]
    2ee0:	ldr	w0, [sp, #80]
    2ee4:	add	w0, w1, w0
    2ee8:	str	w0, [sp, #76]
    2eec:	ldr	w0, [sp, #84]
    2ef0:	mvn	w1, w0
    2ef4:	ldr	w0, [sp, #76]
    2ef8:	orr	w1, w1, w0
    2efc:	ldr	w0, [sp, #80]
    2f00:	eor	w1, w1, w0
    2f04:	ldr	w0, [sp, #148]
    2f08:	add	w1, w1, w0
    2f0c:	ldr	w0, [sp, #88]
    2f10:	add	w1, w1, w0
    2f14:	mov	w0, #0xf235                	// #62005
    2f18:	movk	w0, #0xbd3a, lsl #16
    2f1c:	add	w0, w1, w0
    2f20:	str	w0, [sp, #88]
    2f24:	ldr	w0, [sp, #88]
    2f28:	ror	w0, w0, #22
    2f2c:	str	w0, [sp, #88]
    2f30:	ldr	w1, [sp, #88]
    2f34:	ldr	w0, [sp, #76]
    2f38:	add	w0, w1, w0
    2f3c:	str	w0, [sp, #88]
    2f40:	ldr	w0, [sp, #80]
    2f44:	mvn	w1, w0
    2f48:	ldr	w0, [sp, #88]
    2f4c:	orr	w1, w1, w0
    2f50:	ldr	w0, [sp, #76]
    2f54:	eor	w1, w1, w0
    2f58:	ldr	w0, [sp, #112]
    2f5c:	add	w1, w1, w0
    2f60:	ldr	w0, [sp, #84]
    2f64:	add	w1, w1, w0
    2f68:	mov	w0, #0xd2bb                	// #53947
    2f6c:	movk	w0, #0x2ad7, lsl #16
    2f70:	add	w0, w1, w0
    2f74:	str	w0, [sp, #84]
    2f78:	ldr	w0, [sp, #84]
    2f7c:	ror	w0, w0, #17
    2f80:	str	w0, [sp, #84]
    2f84:	ldr	w1, [sp, #84]
    2f88:	ldr	w0, [sp, #88]
    2f8c:	add	w0, w1, w0
    2f90:	str	w0, [sp, #84]
    2f94:	ldr	w0, [sp, #76]
    2f98:	mvn	w1, w0
    2f9c:	ldr	w0, [sp, #84]
    2fa0:	orr	w1, w1, w0
    2fa4:	ldr	w0, [sp, #88]
    2fa8:	eor	w1, w1, w0
    2fac:	ldr	w0, [sp, #140]
    2fb0:	add	w1, w1, w0
    2fb4:	ldr	w0, [sp, #80]
    2fb8:	add	w1, w1, w0
    2fbc:	mov	w0, #0xd391                	// #54161
    2fc0:	movk	w0, #0xeb86, lsl #16
    2fc4:	add	w0, w1, w0
    2fc8:	str	w0, [sp, #80]
    2fcc:	ldr	w0, [sp, #80]
    2fd0:	ror	w0, w0, #11
    2fd4:	str	w0, [sp, #80]
    2fd8:	ldr	w1, [sp, #80]
    2fdc:	ldr	w0, [sp, #84]
    2fe0:	add	w0, w1, w0
    2fe4:	str	w0, [sp, #80]
    2fe8:	ldr	w1, [sp, #60]
    2fec:	ldr	w0, [sp, #76]
    2ff0:	add	w0, w1, w0
    2ff4:	str	w0, [sp, #60]
    2ff8:	ldr	w1, [sp, #64]
    2ffc:	ldr	w0, [sp, #80]
    3000:	add	w0, w1, w0
    3004:	str	w0, [sp, #64]
    3008:	ldr	w1, [sp, #68]
    300c:	ldr	w0, [sp, #84]
    3010:	add	w0, w1, w0
    3014:	str	w0, [sp, #68]
    3018:	ldr	w1, [sp, #72]
    301c:	ldr	w0, [sp, #88]
    3020:	add	w0, w1, w0
    3024:	str	w0, [sp, #72]
    3028:	ldr	x0, [sp, #24]
    302c:	sub	x0, x0, #0x1
    3030:	str	x0, [sp, #24]
    3034:	ldr	x0, [sp, #24]
    3038:	cmp	x0, #0x0
    303c:	b.ne	13c4 <MD5Transform+0x58>  // b.any
    3040:	ldr	x0, [sp, #40]
    3044:	ldr	w1, [sp, #60]
    3048:	str	w1, [x0]
    304c:	ldr	x0, [sp, #40]
    3050:	ldr	w1, [sp, #64]
    3054:	str	w1, [x0, #4]
    3058:	ldr	x0, [sp, #40]
    305c:	ldr	w1, [sp, #68]
    3060:	str	w1, [x0, #8]
    3064:	ldr	x0, [sp, #40]
    3068:	ldr	w1, [sp, #72]
    306c:	str	w1, [x0, #12]
    3070:	nop
    3074:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3078:	ldr	x0, [x0, #4048]
    307c:	ldr	x1, [sp, #168]
    3080:	ldr	x0, [x0]
    3084:	eor	x0, x1, x0
    3088:	cmp	x0, #0x0
    308c:	b.eq	3094 <MD5Transform+0x1d28>  // b.none
    3090:	bl	f40 <__stack_chk_fail@plt>
    3094:	ldp	x29, x30, [sp], #176
    3098:	ret

000000000000309c <MD5Update>:
    309c:	stp	x29, x30, [sp, #-80]!
    30a0:	mov	x29, sp
    30a4:	str	x0, [sp, #40]
    30a8:	str	x1, [sp, #32]
    30ac:	str	x2, [sp, #24]
    30b0:	ldr	x0, [sp, #40]
    30b4:	ldr	w0, [x0, #16]
    30b8:	mov	w0, w0
    30bc:	and	x0, x0, #0x3f
    30c0:	str	x0, [sp, #56]
    30c4:	ldr	x0, [sp, #40]
    30c8:	ldr	w0, [x0, #16]
    30cc:	ldr	x1, [sp, #24]
    30d0:	add	w1, w0, w1
    30d4:	ldr	x0, [sp, #40]
    30d8:	str	w1, [x0, #16]
    30dc:	ldr	x0, [sp, #40]
    30e0:	ldr	w0, [x0, #16]
    30e4:	mov	w0, w0
    30e8:	ldr	x1, [sp, #24]
    30ec:	cmp	x1, x0
    30f0:	b.ls	3108 <MD5Update+0x6c>  // b.plast
    30f4:	ldr	x0, [sp, #40]
    30f8:	ldr	w0, [x0, #20]
    30fc:	add	w1, w0, #0x1
    3100:	ldr	x0, [sp, #40]
    3104:	str	w1, [x0, #20]
    3108:	ldr	x0, [sp, #56]
    310c:	cmp	x0, #0x0
    3110:	b.eq	31a8 <MD5Update+0x10c>  // b.none
    3114:	mov	x1, #0x40                  	// #64
    3118:	ldr	x0, [sp, #56]
    311c:	sub	x0, x1, x0
    3120:	str	x0, [sp, #64]
    3124:	ldr	x1, [sp, #24]
    3128:	ldr	x0, [sp, #64]
    312c:	cmp	x1, x0
    3130:	b.cs	3154 <MD5Update+0xb8>  // b.hs, b.nlast
    3134:	ldr	x0, [sp, #40]
    3138:	add	x1, x0, #0x18
    313c:	ldr	x0, [sp, #56]
    3140:	add	x0, x1, x0
    3144:	ldr	x2, [sp, #24]
    3148:	ldr	x1, [sp, #32]
    314c:	bl	e50 <memcpy@plt>
    3150:	b	3210 <MD5Update+0x174>
    3154:	ldr	x0, [sp, #40]
    3158:	add	x1, x0, #0x18
    315c:	ldr	x0, [sp, #56]
    3160:	add	x0, x1, x0
    3164:	ldr	x2, [sp, #64]
    3168:	ldr	x1, [sp, #32]
    316c:	bl	e50 <memcpy@plt>
    3170:	ldr	x0, [sp, #40]
    3174:	add	x0, x0, #0x18
    3178:	mov	x2, #0x1                   	// #1
    317c:	mov	x1, x0
    3180:	ldr	x0, [sp, #40]
    3184:	bl	136c <MD5Transform>
    3188:	ldr	x1, [sp, #32]
    318c:	ldr	x0, [sp, #64]
    3190:	add	x0, x1, x0
    3194:	str	x0, [sp, #32]
    3198:	ldr	x1, [sp, #24]
    319c:	ldr	x0, [sp, #64]
    31a0:	sub	x0, x1, x0
    31a4:	str	x0, [sp, #24]
    31a8:	ldr	x0, [sp, #24]
    31ac:	lsr	x0, x0, #6
    31b0:	str	x0, [sp, #72]
    31b4:	ldr	x0, [sp, #72]
    31b8:	cmp	x0, #0x0
    31bc:	b.eq	31d0 <MD5Update+0x134>  // b.none
    31c0:	ldr	x2, [sp, #72]
    31c4:	ldr	x1, [sp, #32]
    31c8:	ldr	x0, [sp, #40]
    31cc:	bl	136c <MD5Transform>
    31d0:	ldr	x0, [sp, #24]
    31d4:	and	x0, x0, #0x3f
    31d8:	str	x0, [sp, #24]
    31dc:	ldr	x0, [sp, #24]
    31e0:	cmp	x0, #0x0
    31e4:	b.eq	3210 <MD5Update+0x174>  // b.none
    31e8:	ldr	x0, [sp, #40]
    31ec:	add	x3, x0, #0x18
    31f0:	ldr	x0, [sp, #72]
    31f4:	lsl	x0, x0, #6
    31f8:	ldr	x1, [sp, #32]
    31fc:	add	x0, x1, x0
    3200:	ldr	x2, [sp, #24]
    3204:	mov	x1, x0
    3208:	mov	x0, x3
    320c:	bl	e50 <memcpy@plt>
    3210:	ldp	x29, x30, [sp], #80
    3214:	ret

0000000000003218 <MD5Final>:
    3218:	stp	x29, x30, [sp, #-64]!
    321c:	mov	x29, sp
    3220:	str	x0, [sp, #24]
    3224:	str	x1, [sp, #16]
    3228:	ldr	x0, [sp, #16]
    322c:	ldr	w0, [x0, #16]
    3230:	mov	w0, w0
    3234:	and	x0, x0, #0x3f
    3238:	str	x0, [sp, #48]
    323c:	ldr	x0, [sp, #48]
    3240:	cmp	x0, #0x37
    3244:	b.hi	3250 <MD5Final+0x38>  // b.pmore
    3248:	mov	x0, #0x38                  	// #56
    324c:	b	3254 <MD5Final+0x3c>
    3250:	mov	x0, #0x78                  	// #120
    3254:	ldr	x1, [sp, #48]
    3258:	sub	x0, x0, x1
    325c:	str	x0, [sp, #56]
    3260:	ldr	x0, [sp, #16]
    3264:	add	x1, x0, #0x18
    3268:	ldr	x0, [sp, #48]
    326c:	add	x3, x1, x0
    3270:	ldr	x2, [sp, #56]
    3274:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    3278:	add	x1, x0, #0x660
    327c:	mov	x0, x3
    3280:	bl	e50 <memcpy@plt>
    3284:	ldr	x1, [sp, #48]
    3288:	ldr	x0, [sp, #56]
    328c:	add	x0, x1, x0
    3290:	str	x0, [sp, #48]
    3294:	ldr	x0, [sp, #16]
    3298:	ldr	w0, [x0, #16]
    329c:	lsl	w0, w0, #3
    32a0:	str	w0, [sp, #40]
    32a4:	ldr	x0, [sp, #16]
    32a8:	ldr	w0, [x0, #20]
    32ac:	lsl	w1, w0, #3
    32b0:	ldr	x0, [sp, #16]
    32b4:	ldr	w0, [x0, #16]
    32b8:	lsr	w0, w0, #29
    32bc:	orr	w0, w1, w0
    32c0:	str	w0, [sp, #44]
    32c4:	ldr	x0, [sp, #16]
    32c8:	add	x1, x0, #0x18
    32cc:	ldr	x0, [sp, #48]
    32d0:	add	x0, x1, x0
    32d4:	mov	x1, x0
    32d8:	ldr	w0, [sp, #40]
    32dc:	bl	1234 <u2s>
    32e0:	ldr	x0, [sp, #48]
    32e4:	add	x0, x0, #0x4
    32e8:	str	x0, [sp, #48]
    32ec:	ldr	x0, [sp, #16]
    32f0:	add	x1, x0, #0x18
    32f4:	ldr	x0, [sp, #48]
    32f8:	add	x0, x1, x0
    32fc:	mov	x1, x0
    3300:	ldr	w0, [sp, #44]
    3304:	bl	1234 <u2s>
    3308:	ldr	x0, [sp, #48]
    330c:	add	x0, x0, #0x4
    3310:	str	x0, [sp, #48]
    3314:	ldr	x0, [sp, #16]
    3318:	add	x1, x0, #0x18
    331c:	ldr	x0, [sp, #48]
    3320:	lsr	x0, x0, #6
    3324:	mov	x2, x0
    3328:	ldr	x0, [sp, #16]
    332c:	bl	136c <MD5Transform>
    3330:	ldr	x0, [sp, #16]
    3334:	ldr	w0, [x0]
    3338:	ldr	x1, [sp, #24]
    333c:	bl	1234 <u2s>
    3340:	ldr	x0, [sp, #16]
    3344:	ldr	w2, [x0, #4]
    3348:	ldr	x0, [sp, #24]
    334c:	add	x0, x0, #0x4
    3350:	mov	x1, x0
    3354:	mov	w0, w2
    3358:	bl	1234 <u2s>
    335c:	ldr	x0, [sp, #16]
    3360:	ldr	w2, [x0, #8]
    3364:	ldr	x0, [sp, #24]
    3368:	add	x0, x0, #0x8
    336c:	mov	x1, x0
    3370:	mov	w0, w2
    3374:	bl	1234 <u2s>
    3378:	ldr	x0, [sp, #16]
    337c:	ldr	w2, [x0, #12]
    3380:	ldr	x0, [sp, #24]
    3384:	add	x0, x0, #0xc
    3388:	mov	x1, x0
    338c:	mov	w0, w2
    3390:	bl	1234 <u2s>
    3394:	nop
    3398:	ldp	x29, x30, [sp], #64
    339c:	ret

00000000000033a0 <get_md5_ctx>:
    33a0:	stp	x29, x30, [sp, #-48]!
    33a4:	mov	x29, sp
    33a8:	str	x0, [sp, #24]
    33ac:	str	x1, [sp, #16]
    33b0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    33b4:	add	x2, x0, #0x6a0
    33b8:	ldr	x1, [sp, #16]
    33bc:	ldr	x0, [sp, #24]
    33c0:	bl	eb0 <Perl_sv_derived_from@plt>
    33c4:	and	w0, w0, #0xff
    33c8:	eor	w0, w0, #0x1
    33cc:	and	w0, w0, #0xff
    33d0:	cmp	w0, #0x0
    33d4:	b.eq	33e4 <get_md5_ctx+0x44>  // b.none
    33d8:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    33dc:	add	x0, x0, #0x6b0
    33e0:	bl	fc0 <Perl_croak_nocontext@plt>
    33e4:	ldr	x0, [sp, #16]
    33e8:	ldr	x0, [x0, #16]
    33ec:	ldr	x0, [x0]
    33f0:	ldr	x0, [x0, #8]
    33f4:	str	x0, [sp, #40]
    33f8:	b	343c <get_md5_ctx+0x9c>
    33fc:	ldr	x0, [sp, #40]
    3400:	ldrb	w0, [x0, #18]
    3404:	cmp	w0, #0x7e
    3408:	b.ne	3430 <get_md5_ctx+0x90>  // b.any
    340c:	ldr	x0, [sp, #40]
    3410:	ldr	x1, [x0, #8]
    3414:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3418:	add	x0, x0, #0xd90
    341c:	cmp	x1, x0
    3420:	b.ne	3430 <get_md5_ctx+0x90>  // b.any
    3424:	ldr	x0, [sp, #40]
    3428:	ldr	x0, [x0, #40]
    342c:	b	3454 <get_md5_ctx+0xb4>
    3430:	ldr	x0, [sp, #40]
    3434:	ldr	x0, [x0]
    3438:	str	x0, [sp, #40]
    343c:	ldr	x0, [sp, #40]
    3440:	cmp	x0, #0x0
    3444:	b.ne	33fc <get_md5_ctx+0x5c>  // b.any
    3448:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    344c:	add	x0, x0, #0x6d8
    3450:	bl	fc0 <Perl_croak_nocontext@plt>
    3454:	ldp	x29, x30, [sp], #48
    3458:	ret

000000000000345c <new_md5_ctx>:
    345c:	stp	x29, x30, [sp, #-80]!
    3460:	mov	x29, sp
    3464:	str	x0, [sp, #40]
    3468:	str	x1, [sp, #32]
    346c:	str	x2, [sp, #24]
    3470:	mov	x1, #0x0                   	// #0
    3474:	ldr	x0, [sp, #40]
    3478:	bl	ee0 <Perl_newSV@plt>
    347c:	str	x0, [sp, #56]
    3480:	ldr	x1, [sp, #56]
    3484:	ldr	x0, [sp, #40]
    3488:	bl	e60 <Perl_newRV_noinc@plt>
    348c:	str	x0, [sp, #64]
    3490:	mov	w2, #0x0                   	// #0
    3494:	ldr	x1, [sp, #24]
    3498:	ldr	x0, [sp, #40]
    349c:	bl	f80 <Perl_gv_stashpv@plt>
    34a0:	mov	x2, x0
    34a4:	ldr	x1, [sp, #64]
    34a8:	ldr	x0, [sp, #40]
    34ac:	bl	ef0 <Perl_sv_bless@plt>
    34b0:	mov	w6, #0x0                   	// #0
    34b4:	ldr	x5, [sp, #32]
    34b8:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    34bc:	add	x4, x0, #0xd90
    34c0:	mov	w3, #0x7e                  	// #126
    34c4:	mov	x2, #0x0                   	// #0
    34c8:	ldr	x1, [sp, #56]
    34cc:	ldr	x0, [sp, #40]
    34d0:	bl	ea0 <Perl_sv_magicext@plt>
    34d4:	str	x0, [sp, #72]
    34d8:	ldr	x0, [sp, #72]
    34dc:	ldrb	w0, [x0, #19]
    34e0:	orr	w0, w0, #0x10
    34e4:	and	w1, w0, #0xff
    34e8:	ldr	x0, [sp, #72]
    34ec:	strb	w1, [x0, #19]
    34f0:	ldr	x0, [sp, #64]
    34f4:	ldp	x29, x30, [sp], #80
    34f8:	ret

00000000000034fc <hex_16>:
    34fc:	sub	sp, sp, #0x20
    3500:	str	x0, [sp, #8]
    3504:	str	x1, [sp]
    3508:	ldr	x0, [sp, #8]
    350c:	add	x0, x0, #0x10
    3510:	str	x0, [sp, #24]
    3514:	ldr	x0, [sp]
    3518:	str	x0, [sp, #16]
    351c:	b	358c <hex_16+0x90>
    3520:	ldr	x0, [sp, #8]
    3524:	ldrb	w0, [x0]
    3528:	lsr	w0, w0, #4
    352c:	and	w0, w0, #0xff
    3530:	mov	w3, w0
    3534:	ldr	x0, [sp, #16]
    3538:	add	x1, x0, #0x1
    353c:	str	x1, [sp, #16]
    3540:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    3544:	add	x2, x1, #0x970
    3548:	sxtw	x1, w3
    354c:	ldrb	w1, [x2, x1]
    3550:	strb	w1, [x0]
    3554:	ldr	x0, [sp, #8]
    3558:	ldrb	w0, [x0]
    355c:	and	w3, w0, #0xf
    3560:	ldr	x0, [sp, #16]
    3564:	add	x1, x0, #0x1
    3568:	str	x1, [sp, #16]
    356c:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    3570:	add	x2, x1, #0x970
    3574:	sxtw	x1, w3
    3578:	ldrb	w1, [x2, x1]
    357c:	strb	w1, [x0]
    3580:	ldr	x0, [sp, #8]
    3584:	add	x0, x0, #0x1
    3588:	str	x0, [sp, #8]
    358c:	ldr	x1, [sp, #8]
    3590:	ldr	x0, [sp, #24]
    3594:	cmp	x1, x0
    3598:	b.cc	3520 <hex_16+0x24>  // b.lo, b.ul, b.last
    359c:	ldr	x0, [sp, #16]
    35a0:	strb	wzr, [x0]
    35a4:	ldr	x0, [sp]
    35a8:	add	sp, sp, #0x20
    35ac:	ret

00000000000035b0 <base64_16>:
    35b0:	sub	sp, sp, #0x30
    35b4:	str	x0, [sp, #8]
    35b8:	str	x1, [sp]
    35bc:	ldr	x0, [sp, #8]
    35c0:	add	x0, x0, #0x10
    35c4:	str	x0, [sp, #40]
    35c8:	ldr	x0, [sp]
    35cc:	str	x0, [sp, #32]
    35d0:	ldr	x0, [sp, #8]
    35d4:	add	x1, x0, #0x1
    35d8:	str	x1, [sp, #8]
    35dc:	ldrb	w0, [x0]
    35e0:	strb	w0, [sp, #29]
    35e4:	ldrb	w0, [sp, #29]
    35e8:	lsr	w0, w0, #2
    35ec:	and	w0, w0, #0xff
    35f0:	mov	w3, w0
    35f4:	ldr	x0, [sp, #32]
    35f8:	add	x1, x0, #0x1
    35fc:	str	x1, [sp, #32]
    3600:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    3604:	add	x2, x1, #0x988
    3608:	sxtw	x1, w3
    360c:	ldrb	w1, [x2, x1]
    3610:	strb	w1, [x0]
    3614:	ldr	x1, [sp, #8]
    3618:	ldr	x0, [sp, #40]
    361c:	cmp	x1, x0
    3620:	b.ne	3654 <base64_16+0xa4>  // b.any
    3624:	ldrb	w0, [sp, #29]
    3628:	lsl	w0, w0, #4
    362c:	and	w3, w0, #0x30
    3630:	ldr	x0, [sp, #32]
    3634:	add	x1, x0, #0x1
    3638:	str	x1, [sp, #32]
    363c:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    3640:	add	x2, x1, #0x988
    3644:	sxtw	x1, w3
    3648:	ldrb	w1, [x2, x1]
    364c:	strb	w1, [x0]
    3650:	b	3720 <base64_16+0x170>
    3654:	ldr	x0, [sp, #8]
    3658:	add	x1, x0, #0x1
    365c:	str	x1, [sp, #8]
    3660:	ldrb	w0, [x0]
    3664:	strb	w0, [sp, #30]
    3668:	ldr	x0, [sp, #8]
    366c:	add	x1, x0, #0x1
    3670:	str	x1, [sp, #8]
    3674:	ldrb	w0, [x0]
    3678:	strb	w0, [sp, #31]
    367c:	ldrb	w0, [sp, #29]
    3680:	lsl	w0, w0, #4
    3684:	and	w0, w0, #0x30
    3688:	ldrb	w1, [sp, #30]
    368c:	lsr	w1, w1, #4
    3690:	and	w1, w1, #0xff
    3694:	orr	w3, w0, w1
    3698:	ldr	x0, [sp, #32]
    369c:	add	x1, x0, #0x1
    36a0:	str	x1, [sp, #32]
    36a4:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    36a8:	add	x2, x1, #0x988
    36ac:	sxtw	x1, w3
    36b0:	ldrb	w1, [x2, x1]
    36b4:	strb	w1, [x0]
    36b8:	ldrb	w0, [sp, #30]
    36bc:	lsl	w0, w0, #2
    36c0:	and	w0, w0, #0x3c
    36c4:	ldrb	w1, [sp, #31]
    36c8:	lsr	w1, w1, #6
    36cc:	and	w1, w1, #0xff
    36d0:	orr	w3, w0, w1
    36d4:	ldr	x0, [sp, #32]
    36d8:	add	x1, x0, #0x1
    36dc:	str	x1, [sp, #32]
    36e0:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    36e4:	add	x2, x1, #0x988
    36e8:	sxtw	x1, w3
    36ec:	ldrb	w1, [x2, x1]
    36f0:	strb	w1, [x0]
    36f4:	ldrb	w0, [sp, #31]
    36f8:	and	w3, w0, #0x3f
    36fc:	ldr	x0, [sp, #32]
    3700:	add	x1, x0, #0x1
    3704:	str	x1, [sp, #32]
    3708:	adrp	x1, 5000 <XS_Digest__MD5_md5+0x528>
    370c:	add	x2, x1, #0x988
    3710:	sxtw	x1, w3
    3714:	ldrb	w1, [x2, x1]
    3718:	strb	w1, [x0]
    371c:	b	35d0 <base64_16+0x20>
    3720:	ldr	x0, [sp, #32]
    3724:	strb	wzr, [x0]
    3728:	ldr	x0, [sp]
    372c:	add	sp, sp, #0x30
    3730:	ret

0000000000003734 <make_mortal_sv>:
    3734:	stp	x29, x30, [sp, #-112]!
    3738:	mov	x29, sp
    373c:	str	x0, [sp, #40]
    3740:	str	x1, [sp, #32]
    3744:	str	w2, [sp, #28]
    3748:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    374c:	ldr	x0, [x0, #4048]
    3750:	ldr	x1, [x0]
    3754:	str	x1, [sp, #104]
    3758:	mov	x1, #0x0                   	// #0
    375c:	ldr	w0, [sp, #28]
    3760:	cmp	w0, #0x2
    3764:	b.eq	37c4 <make_mortal_sv+0x90>  // b.none
    3768:	ldr	w0, [sp, #28]
    376c:	cmp	w0, #0x2
    3770:	b.gt	37e4 <make_mortal_sv+0xb0>
    3774:	ldr	w0, [sp, #28]
    3778:	cmp	w0, #0x0
    377c:	b.eq	3790 <make_mortal_sv+0x5c>  // b.none
    3780:	ldr	w0, [sp, #28]
    3784:	cmp	w0, #0x1
    3788:	b.eq	37a4 <make_mortal_sv+0x70>  // b.none
    378c:	b	37e4 <make_mortal_sv+0xb0>
    3790:	ldr	x0, [sp, #32]
    3794:	str	x0, [sp, #56]
    3798:	mov	x0, #0x10                  	// #16
    379c:	str	x0, [sp, #48]
    37a0:	b	37f4 <make_mortal_sv+0xc0>
    37a4:	add	x0, sp, #0x40
    37a8:	mov	x1, x0
    37ac:	ldr	x0, [sp, #32]
    37b0:	bl	34fc <hex_16>
    37b4:	str	x0, [sp, #56]
    37b8:	mov	x0, #0x20                  	// #32
    37bc:	str	x0, [sp, #48]
    37c0:	b	37f4 <make_mortal_sv+0xc0>
    37c4:	add	x0, sp, #0x40
    37c8:	mov	x1, x0
    37cc:	ldr	x0, [sp, #32]
    37d0:	bl	35b0 <base64_16>
    37d4:	str	x0, [sp, #56]
    37d8:	mov	x0, #0x16                  	// #22
    37dc:	str	x0, [sp, #48]
    37e0:	b	37f4 <make_mortal_sv+0xc0>
    37e4:	ldr	w1, [sp, #28]
    37e8:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    37ec:	add	x0, x0, #0x6f8
    37f0:	bl	fc0 <Perl_croak_nocontext@plt>
    37f4:	ldr	x2, [sp, #48]
    37f8:	ldr	x1, [sp, #56]
    37fc:	ldr	x0, [sp, #40]
    3800:	bl	fa0 <Perl_newSVpv@plt>
    3804:	mov	x1, x0
    3808:	ldr	x0, [sp, #40]
    380c:	bl	1000 <Perl_sv_2mortal@plt>
    3810:	mov	x1, x0
    3814:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3818:	ldr	x0, [x0, #4048]
    381c:	ldr	x2, [sp, #104]
    3820:	ldr	x0, [x0]
    3824:	eor	x0, x2, x0
    3828:	cmp	x0, #0x0
    382c:	b.eq	3834 <make_mortal_sv+0x100>  // b.none
    3830:	bl	f40 <__stack_chk_fail@plt>
    3834:	mov	x0, x1
    3838:	ldp	x29, x30, [sp], #112
    383c:	ret

0000000000003840 <XS_Digest__MD5_new>:
    3840:	stp	x29, x30, [sp, #-128]!
    3844:	mov	x29, sp
    3848:	str	x19, [sp, #16]
    384c:	str	x0, [sp, #40]
    3850:	str	x1, [sp, #32]
    3854:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3858:	ldr	x0, [x0, #4048]
    385c:	ldr	x1, [x0]
    3860:	str	x1, [sp, #120]
    3864:	mov	x1, #0x0                   	// #0
    3868:	ldr	x0, [sp, #40]
    386c:	ldr	x0, [x0]
    3870:	str	x0, [sp, #80]
    3874:	ldr	x0, [sp, #40]
    3878:	bl	11f0 <S_POPMARK>
    387c:	str	w0, [sp, #56]
    3880:	ldr	x0, [sp, #40]
    3884:	ldr	x1, [x0, #24]
    3888:	ldr	w0, [sp, #56]
    388c:	add	w2, w0, #0x1
    3890:	str	w2, [sp, #56]
    3894:	sxtw	x0, w0
    3898:	lsl	x0, x0, #3
    389c:	add	x0, x1, x0
    38a0:	str	x0, [sp, #88]
    38a4:	ldr	x1, [sp, #80]
    38a8:	ldr	x0, [sp, #88]
    38ac:	sub	x0, x1, x0
    38b0:	asr	x0, x0, #3
    38b4:	str	w0, [sp, #60]
    38b8:	ldr	w0, [sp, #60]
    38bc:	cmp	w0, #0x1
    38c0:	b.eq	38d4 <XS_Digest__MD5_new+0x94>  // b.none
    38c4:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    38c8:	add	x1, x0, #0x718
    38cc:	ldr	x0, [sp, #32]
    38d0:	bl	f60 <Perl_croak_xs_usage@plt>
    38d4:	ldrsw	x0, [sp, #60]
    38d8:	lsl	x0, x0, #3
    38dc:	neg	x0, x0
    38e0:	ldr	x1, [sp, #80]
    38e4:	add	x0, x1, x0
    38e8:	str	x0, [sp, #80]
    38ec:	ldr	x0, [sp, #40]
    38f0:	ldr	x1, [x0, #24]
    38f4:	ldrsw	x0, [sp, #56]
    38f8:	lsl	x0, x0, #3
    38fc:	add	x0, x1, x0
    3900:	ldr	x0, [x0]
    3904:	str	x0, [sp, #96]
    3908:	ldr	x0, [sp, #96]
    390c:	ldr	w0, [x0, #12]
    3910:	and	w0, w0, #0x800
    3914:	cmp	w0, #0x0
    3918:	b.ne	39b8 <XS_Digest__MD5_new+0x178>  // b.any
    391c:	ldr	x0, [sp, #96]
    3920:	ldr	w1, [x0, #12]
    3924:	mov	w0, #0x400                 	// #1024
    3928:	movk	w0, #0x20, lsl #16
    392c:	and	w0, w1, w0
    3930:	cmp	w0, #0x400
    3934:	b.ne	3954 <XS_Digest__MD5_new+0x114>  // b.any
    3938:	ldr	x0, [sp, #96]
    393c:	ldr	x0, [x0]
    3940:	ldr	x0, [x0, #16]
    3944:	str	x0, [sp, #64]
    3948:	ldr	x0, [sp, #96]
    394c:	ldr	x0, [x0, #16]
    3950:	b	396c <XS_Digest__MD5_new+0x12c>
    3954:	add	x0, sp, #0x40
    3958:	mov	w3, #0x2                   	// #2
    395c:	mov	x2, x0
    3960:	ldr	x1, [sp, #96]
    3964:	ldr	x0, [sp, #40]
    3968:	bl	f10 <Perl_sv_2pv_flags@plt>
    396c:	str	x0, [sp, #104]
    3970:	mov	x0, #0x98                  	// #152
    3974:	bl	f30 <Perl_safesysmalloc@plt>
    3978:	str	x0, [sp, #72]
    397c:	ldr	x2, [sp, #104]
    3980:	ldr	x1, [sp, #72]
    3984:	ldr	x0, [sp, #40]
    3988:	bl	345c <new_md5_ctx>
    398c:	mov	x2, x0
    3990:	ldr	x0, [sp, #40]
    3994:	ldr	x1, [x0, #24]
    3998:	ldrsw	x0, [sp, #56]
    399c:	lsl	x0, x0, #3
    39a0:	add	x19, x1, x0
    39a4:	mov	x1, x2
    39a8:	ldr	x0, [sp, #40]
    39ac:	bl	1000 <Perl_sv_2mortal@plt>
    39b0:	str	x0, [x19]
    39b4:	b	39c8 <XS_Digest__MD5_new+0x188>
    39b8:	ldr	x1, [sp, #96]
    39bc:	ldr	x0, [sp, #40]
    39c0:	bl	33a0 <get_md5_ctx>
    39c4:	str	x0, [sp, #72]
    39c8:	ldr	x0, [sp, #72]
    39cc:	bl	1300 <MD5Init>
    39d0:	mov	x0, #0x1                   	// #1
    39d4:	str	x0, [sp, #112]
    39d8:	ldr	x0, [sp, #40]
    39dc:	ldr	x1, [x0, #24]
    39e0:	ldrsw	x2, [sp, #56]
    39e4:	ldr	x0, [sp, #112]
    39e8:	add	x0, x2, x0
    39ec:	lsl	x0, x0, #3
    39f0:	sub	x0, x0, #0x8
    39f4:	add	x1, x1, x0
    39f8:	ldr	x0, [sp, #40]
    39fc:	str	x1, [x0]
    3a00:	nop
    3a04:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3a08:	ldr	x0, [x0, #4048]
    3a0c:	ldr	x1, [sp, #120]
    3a10:	ldr	x0, [x0]
    3a14:	eor	x0, x1, x0
    3a18:	cmp	x0, #0x0
    3a1c:	b.eq	3a24 <XS_Digest__MD5_new+0x1e4>  // b.none
    3a20:	bl	f40 <__stack_chk_fail@plt>
    3a24:	ldr	x19, [sp, #16]
    3a28:	ldp	x29, x30, [sp], #128
    3a2c:	ret

0000000000003a30 <XS_Digest__MD5_clone>:
    3a30:	stp	x29, x30, [sp, #-112]!
    3a34:	mov	x29, sp
    3a38:	str	x19, [sp, #16]
    3a3c:	str	x0, [sp, #40]
    3a40:	str	x1, [sp, #32]
    3a44:	ldr	x0, [sp, #40]
    3a48:	ldr	x0, [x0]
    3a4c:	str	x0, [sp, #56]
    3a50:	ldr	x0, [sp, #40]
    3a54:	bl	11f0 <S_POPMARK>
    3a58:	str	w0, [sp, #48]
    3a5c:	ldr	x0, [sp, #40]
    3a60:	ldr	x1, [x0, #24]
    3a64:	ldr	w0, [sp, #48]
    3a68:	add	w2, w0, #0x1
    3a6c:	str	w2, [sp, #48]
    3a70:	sxtw	x0, w0
    3a74:	lsl	x0, x0, #3
    3a78:	add	x0, x1, x0
    3a7c:	str	x0, [sp, #64]
    3a80:	ldr	x1, [sp, #56]
    3a84:	ldr	x0, [sp, #64]
    3a88:	sub	x0, x1, x0
    3a8c:	asr	x0, x0, #3
    3a90:	str	w0, [sp, #52]
    3a94:	ldr	w0, [sp, #52]
    3a98:	cmp	w0, #0x1
    3a9c:	b.eq	3ab0 <XS_Digest__MD5_clone+0x80>  // b.none
    3aa0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    3aa4:	add	x1, x0, #0x720
    3aa8:	ldr	x0, [sp, #32]
    3aac:	bl	f60 <Perl_croak_xs_usage@plt>
    3ab0:	ldrsw	x0, [sp, #52]
    3ab4:	lsl	x0, x0, #3
    3ab8:	neg	x0, x0
    3abc:	ldr	x1, [sp, #56]
    3ac0:	add	x0, x1, x0
    3ac4:	str	x0, [sp, #56]
    3ac8:	ldr	x0, [sp, #40]
    3acc:	ldr	x1, [x0, #24]
    3ad0:	ldrsw	x0, [sp, #48]
    3ad4:	lsl	x0, x0, #3
    3ad8:	add	x0, x1, x0
    3adc:	ldr	x0, [x0]
    3ae0:	str	x0, [sp, #72]
    3ae4:	ldr	x1, [sp, #72]
    3ae8:	ldr	x0, [sp, #40]
    3aec:	bl	33a0 <get_md5_ctx>
    3af0:	str	x0, [sp, #80]
    3af4:	ldr	x0, [sp, #72]
    3af8:	ldr	x0, [x0, #16]
    3afc:	mov	w2, #0x1                   	// #1
    3b00:	mov	x1, x0
    3b04:	ldr	x0, [sp, #40]
    3b08:	bl	ec0 <Perl_sv_reftype@plt>
    3b0c:	str	x0, [sp, #88]
    3b10:	mov	x0, #0x98                  	// #152
    3b14:	bl	f30 <Perl_safesysmalloc@plt>
    3b18:	str	x0, [sp, #96]
    3b1c:	ldr	x2, [sp, #88]
    3b20:	ldr	x1, [sp, #96]
    3b24:	ldr	x0, [sp, #40]
    3b28:	bl	345c <new_md5_ctx>
    3b2c:	mov	x2, x0
    3b30:	ldr	x0, [sp, #40]
    3b34:	ldr	x1, [x0, #24]
    3b38:	ldrsw	x0, [sp, #48]
    3b3c:	lsl	x0, x0, #3
    3b40:	add	x19, x1, x0
    3b44:	mov	x1, x2
    3b48:	ldr	x0, [sp, #40]
    3b4c:	bl	1000 <Perl_sv_2mortal@plt>
    3b50:	str	x0, [x19]
    3b54:	mov	x2, #0x98                  	// #152
    3b58:	ldr	x1, [sp, #80]
    3b5c:	ldr	x0, [sp, #96]
    3b60:	bl	e50 <memcpy@plt>
    3b64:	mov	x0, #0x1                   	// #1
    3b68:	str	x0, [sp, #104]
    3b6c:	ldr	x0, [sp, #40]
    3b70:	ldr	x1, [x0, #24]
    3b74:	ldrsw	x2, [sp, #48]
    3b78:	ldr	x0, [sp, #104]
    3b7c:	add	x0, x2, x0
    3b80:	lsl	x0, x0, #3
    3b84:	sub	x0, x0, #0x8
    3b88:	add	x1, x1, x0
    3b8c:	ldr	x0, [sp, #40]
    3b90:	str	x1, [x0]
    3b94:	nop
    3b98:	ldr	x19, [sp, #16]
    3b9c:	ldp	x29, x30, [sp], #112
    3ba0:	ret

0000000000003ba4 <XS_Digest__MD5_DESTROY>:
    3ba4:	stp	x29, x30, [sp, #-80]!
    3ba8:	mov	x29, sp
    3bac:	str	x0, [sp, #24]
    3bb0:	str	x1, [sp, #16]
    3bb4:	ldr	x0, [sp, #24]
    3bb8:	ldr	x0, [x0]
    3bbc:	str	x0, [sp, #48]
    3bc0:	ldr	x0, [sp, #24]
    3bc4:	bl	11f0 <S_POPMARK>
    3bc8:	str	w0, [sp, #40]
    3bcc:	ldr	x0, [sp, #24]
    3bd0:	ldr	x1, [x0, #24]
    3bd4:	ldr	w0, [sp, #40]
    3bd8:	add	w2, w0, #0x1
    3bdc:	str	w2, [sp, #40]
    3be0:	sxtw	x0, w0
    3be4:	lsl	x0, x0, #3
    3be8:	add	x0, x1, x0
    3bec:	str	x0, [sp, #56]
    3bf0:	ldr	x1, [sp, #48]
    3bf4:	ldr	x0, [sp, #56]
    3bf8:	sub	x0, x1, x0
    3bfc:	asr	x0, x0, #3
    3c00:	str	w0, [sp, #44]
    3c04:	ldr	w0, [sp, #44]
    3c08:	cmp	w0, #0x1
    3c0c:	b.eq	3c20 <XS_Digest__MD5_DESTROY+0x7c>  // b.none
    3c10:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    3c14:	add	x1, x0, #0x728
    3c18:	ldr	x0, [sp, #16]
    3c1c:	bl	f60 <Perl_croak_xs_usage@plt>
    3c20:	ldr	x0, [sp, #24]
    3c24:	ldr	x1, [x0, #24]
    3c28:	ldrsw	x0, [sp, #40]
    3c2c:	lsl	x0, x0, #3
    3c30:	add	x0, x1, x0
    3c34:	ldr	x0, [x0]
    3c38:	mov	x1, x0
    3c3c:	ldr	x0, [sp, #24]
    3c40:	bl	33a0 <get_md5_ctx>
    3c44:	str	x0, [sp, #64]
    3c48:	ldr	x0, [sp, #64]
    3c4c:	bl	1020 <Perl_safesysfree@plt>
    3c50:	str	xzr, [sp, #72]
    3c54:	ldr	x0, [sp, #24]
    3c58:	ldr	x1, [x0, #24]
    3c5c:	ldrsw	x2, [sp, #40]
    3c60:	ldr	x0, [sp, #72]
    3c64:	add	x0, x2, x0
    3c68:	lsl	x0, x0, #3
    3c6c:	sub	x0, x0, #0x8
    3c70:	add	x1, x1, x0
    3c74:	ldr	x0, [sp, #24]
    3c78:	str	x1, [x0]
    3c7c:	nop
    3c80:	ldp	x29, x30, [sp], #80
    3c84:	ret

0000000000003c88 <XS_Digest__MD5_add>:
    3c88:	stp	x29, x30, [sp, #-112]!
    3c8c:	mov	x29, sp
    3c90:	str	x0, [sp, #24]
    3c94:	str	x1, [sp, #16]
    3c98:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3c9c:	ldr	x0, [x0, #4048]
    3ca0:	ldr	x1, [x0]
    3ca4:	str	x1, [sp, #104]
    3ca8:	mov	x1, #0x0                   	// #0
    3cac:	ldr	x0, [sp, #24]
    3cb0:	ldr	x0, [x0]
    3cb4:	str	x0, [sp, #56]
    3cb8:	ldr	x0, [sp, #24]
    3cbc:	bl	11f0 <S_POPMARK>
    3cc0:	str	w0, [sp, #36]
    3cc4:	ldr	x0, [sp, #24]
    3cc8:	ldr	x1, [x0, #24]
    3ccc:	ldr	w0, [sp, #36]
    3cd0:	add	w2, w0, #0x1
    3cd4:	str	w2, [sp, #36]
    3cd8:	sxtw	x0, w0
    3cdc:	lsl	x0, x0, #3
    3ce0:	add	x0, x1, x0
    3ce4:	str	x0, [sp, #64]
    3ce8:	ldr	x1, [sp, #56]
    3cec:	ldr	x0, [sp, #64]
    3cf0:	sub	x0, x1, x0
    3cf4:	asr	x0, x0, #3
    3cf8:	str	w0, [sp, #40]
    3cfc:	ldr	w0, [sp, #40]
    3d00:	cmp	w0, #0x0
    3d04:	b.gt	3d18 <XS_Digest__MD5_add+0x90>
    3d08:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    3d0c:	add	x1, x0, #0x730
    3d10:	ldr	x0, [sp, #16]
    3d14:	bl	f60 <Perl_croak_xs_usage@plt>
    3d18:	ldrsw	x0, [sp, #40]
    3d1c:	lsl	x0, x0, #3
    3d20:	neg	x0, x0
    3d24:	ldr	x1, [sp, #56]
    3d28:	add	x0, x1, x0
    3d2c:	str	x0, [sp, #56]
    3d30:	ldr	x0, [sp, #24]
    3d34:	ldr	x1, [x0, #24]
    3d38:	ldrsw	x0, [sp, #36]
    3d3c:	lsl	x0, x0, #3
    3d40:	add	x0, x1, x0
    3d44:	ldr	x0, [x0]
    3d48:	str	x0, [sp, #72]
    3d4c:	ldr	x1, [sp, #72]
    3d50:	ldr	x0, [sp, #24]
    3d54:	bl	33a0 <get_md5_ctx>
    3d58:	str	x0, [sp, #80]
    3d5c:	mov	w0, #0x1                   	// #1
    3d60:	str	w0, [sp, #32]
    3d64:	b	3ed0 <XS_Digest__MD5_add+0x248>
    3d68:	ldr	x0, [sp, #24]
    3d6c:	ldr	x1, [x0, #24]
    3d70:	ldr	w2, [sp, #36]
    3d74:	ldr	w0, [sp, #32]
    3d78:	add	w0, w2, w0
    3d7c:	sxtw	x0, w0
    3d80:	lsl	x0, x0, #3
    3d84:	add	x0, x1, x0
    3d88:	ldr	x0, [x0]
    3d8c:	ldr	w0, [x0, #12]
    3d90:	and	w0, w0, #0x20000000
    3d94:	str	w0, [sp, #44]
    3d98:	ldr	x0, [sp, #24]
    3d9c:	ldr	x1, [x0, #24]
    3da0:	ldr	w2, [sp, #36]
    3da4:	ldr	w0, [sp, #32]
    3da8:	add	w0, w2, w0
    3dac:	sxtw	x0, w0
    3db0:	lsl	x0, x0, #3
    3db4:	add	x0, x1, x0
    3db8:	ldr	x0, [x0]
    3dbc:	ldr	w1, [x0, #12]
    3dc0:	mov	w0, #0x400                 	// #1024
    3dc4:	movk	w0, #0x2020, lsl #16
    3dc8:	and	w0, w1, w0
    3dcc:	cmp	w0, #0x400
    3dd0:	b.ne	3e30 <XS_Digest__MD5_add+0x1a8>  // b.any
    3dd4:	ldr	x0, [sp, #24]
    3dd8:	ldr	x1, [x0, #24]
    3ddc:	ldr	w2, [sp, #36]
    3de0:	ldr	w0, [sp, #32]
    3de4:	add	w0, w2, w0
    3de8:	sxtw	x0, w0
    3dec:	lsl	x0, x0, #3
    3df0:	add	x0, x1, x0
    3df4:	ldr	x0, [x0]
    3df8:	ldr	x0, [x0]
    3dfc:	ldr	x0, [x0, #16]
    3e00:	str	x0, [sp, #48]
    3e04:	ldr	x0, [sp, #24]
    3e08:	ldr	x1, [x0, #24]
    3e0c:	ldr	w2, [sp, #36]
    3e10:	ldr	w0, [sp, #32]
    3e14:	add	w0, w2, w0
    3e18:	sxtw	x0, w0
    3e1c:	lsl	x0, x0, #3
    3e20:	add	x0, x1, x0
    3e24:	ldr	x0, [x0]
    3e28:	ldr	x0, [x0, #16]
    3e2c:	b	3e68 <XS_Digest__MD5_add+0x1e0>
    3e30:	ldr	x0, [sp, #24]
    3e34:	ldr	x1, [x0, #24]
    3e38:	ldr	w2, [sp, #36]
    3e3c:	ldr	w0, [sp, #32]
    3e40:	add	w0, w2, w0
    3e44:	sxtw	x0, w0
    3e48:	lsl	x0, x0, #3
    3e4c:	add	x0, x1, x0
    3e50:	ldr	x0, [x0]
    3e54:	add	x1, sp, #0x30
    3e58:	mov	x2, x1
    3e5c:	mov	x1, x0
    3e60:	ldr	x0, [sp, #24]
    3e64:	bl	f00 <Perl_sv_2pvbyte@plt>
    3e68:	str	x0, [sp, #96]
    3e6c:	ldr	x0, [sp, #48]
    3e70:	mov	x2, x0
    3e74:	ldr	x1, [sp, #96]
    3e78:	ldr	x0, [sp, #80]
    3e7c:	bl	309c <MD5Update>
    3e80:	ldr	w0, [sp, #44]
    3e84:	cmp	w0, #0x0
    3e88:	b.eq	3ec4 <XS_Digest__MD5_add+0x23c>  // b.none
    3e8c:	ldr	x0, [sp, #24]
    3e90:	ldr	x1, [x0, #24]
    3e94:	ldr	w2, [sp, #36]
    3e98:	ldr	w0, [sp, #32]
    3e9c:	add	w0, w2, w0
    3ea0:	sxtw	x0, w0
    3ea4:	lsl	x0, x0, #3
    3ea8:	add	x0, x1, x0
    3eac:	ldr	x0, [x0]
    3eb0:	mov	x3, #0x0                   	// #0
    3eb4:	mov	w2, #0x2                   	// #2
    3eb8:	mov	x1, x0
    3ebc:	ldr	x0, [sp, #24]
    3ec0:	bl	f70 <Perl_sv_utf8_upgrade_flags_grow@plt>
    3ec4:	ldr	w0, [sp, #32]
    3ec8:	add	w0, w0, #0x1
    3ecc:	str	w0, [sp, #32]
    3ed0:	ldr	w1, [sp, #32]
    3ed4:	ldr	w0, [sp, #40]
    3ed8:	cmp	w1, w0
    3edc:	b.lt	3d68 <XS_Digest__MD5_add+0xe0>  // b.tstop
    3ee0:	mov	x0, #0x1                   	// #1
    3ee4:	str	x0, [sp, #88]
    3ee8:	ldr	x0, [sp, #24]
    3eec:	ldr	x1, [x0, #24]
    3ef0:	ldrsw	x2, [sp, #36]
    3ef4:	ldr	x0, [sp, #88]
    3ef8:	add	x0, x2, x0
    3efc:	lsl	x0, x0, #3
    3f00:	sub	x0, x0, #0x8
    3f04:	add	x1, x1, x0
    3f08:	ldr	x0, [sp, #24]
    3f0c:	str	x1, [x0]
    3f10:	nop
    3f14:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3f18:	ldr	x0, [x0, #4048]
    3f1c:	ldr	x1, [sp, #104]
    3f20:	ldr	x0, [x0]
    3f24:	eor	x0, x1, x0
    3f28:	cmp	x0, #0x0
    3f2c:	b.eq	3f34 <XS_Digest__MD5_add+0x2ac>  // b.none
    3f30:	bl	f40 <__stack_chk_fail@plt>
    3f34:	ldp	x29, x30, [sp], #112
    3f38:	ret

0000000000003f3c <XS_Digest__MD5_addfile>:
    3f3c:	mov	x12, #0x1080                	// #4224
    3f40:	sub	sp, sp, x12
    3f44:	stp	x29, x30, [sp]
    3f48:	mov	x29, sp
    3f4c:	str	x0, [sp, #24]
    3f50:	str	x1, [sp, #16]
    3f54:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    3f58:	ldr	x0, [x0, #4048]
    3f5c:	ldr	x1, [x0]
    3f60:	str	x1, [sp, #4216]
    3f64:	mov	x1, #0x0                   	// #0
    3f68:	ldr	x0, [sp, #24]
    3f6c:	ldr	x0, [x0]
    3f70:	str	x0, [sp, #48]
    3f74:	ldr	x0, [sp, #24]
    3f78:	bl	11f0 <S_POPMARK>
    3f7c:	str	w0, [sp, #36]
    3f80:	ldr	x0, [sp, #24]
    3f84:	ldr	x1, [x0, #24]
    3f88:	ldr	w0, [sp, #36]
    3f8c:	add	w2, w0, #0x1
    3f90:	str	w2, [sp, #36]
    3f94:	sxtw	x0, w0
    3f98:	lsl	x0, x0, #3
    3f9c:	add	x0, x1, x0
    3fa0:	str	x0, [sp, #56]
    3fa4:	ldr	x1, [sp, #48]
    3fa8:	ldr	x0, [sp, #56]
    3fac:	sub	x0, x1, x0
    3fb0:	asr	x0, x0, #3
    3fb4:	str	w0, [sp, #40]
    3fb8:	ldr	w0, [sp, #40]
    3fbc:	cmp	w0, #0x2
    3fc0:	b.eq	3fd4 <XS_Digest__MD5_addfile+0x98>  // b.none
    3fc4:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    3fc8:	add	x1, x0, #0x740
    3fcc:	ldr	x0, [sp, #16]
    3fd0:	bl	f60 <Perl_croak_xs_usage@plt>
    3fd4:	ldr	x0, [sp, #24]
    3fd8:	ldr	x1, [x0, #24]
    3fdc:	ldrsw	x0, [sp, #36]
    3fe0:	lsl	x0, x0, #3
    3fe4:	add	x0, x1, x0
    3fe8:	ldr	x0, [x0]
    3fec:	str	x0, [sp, #64]
    3ff0:	ldr	x0, [sp, #24]
    3ff4:	ldr	x1, [x0, #24]
    3ff8:	ldrsw	x0, [sp, #36]
    3ffc:	add	x0, x0, #0x1
    4000:	lsl	x0, x0, #3
    4004:	add	x0, x1, x0
    4008:	ldr	x0, [x0]
    400c:	mov	x1, x0
    4010:	ldr	x0, [sp, #24]
    4014:	bl	1030 <Perl_sv_2io@plt>
    4018:	ldr	x0, [x0, #16]
    401c:	str	x0, [sp, #72]
    4020:	ldr	x1, [sp, #64]
    4024:	ldr	x0, [sp, #24]
    4028:	bl	33a0 <get_md5_ctx>
    402c:	str	x0, [sp, #80]
    4030:	ldr	x0, [sp, #80]
    4034:	ldr	w0, [x0, #16]
    4038:	mov	w0, w0
    403c:	and	x0, x0, #0x3f
    4040:	str	x0, [sp, #88]
    4044:	ldr	x0, [sp, #72]
    4048:	cmp	x0, #0x0
    404c:	b.eq	4144 <XS_Digest__MD5_addfile+0x208>  // b.none
    4050:	ldr	x0, [sp, #88]
    4054:	cmp	x0, #0x0
    4058:	b.eq	40fc <XS_Digest__MD5_addfile+0x1c0>  // b.none
    405c:	mov	x1, #0x40                  	// #64
    4060:	ldr	x0, [sp, #88]
    4064:	sub	x0, x1, x0
    4068:	str	x0, [sp, #96]
    406c:	add	x0, sp, #0x78
    4070:	ldr	x3, [sp, #96]
    4074:	mov	x2, x0
    4078:	ldr	x1, [sp, #72]
    407c:	ldr	x0, [sp, #24]
    4080:	bl	fe0 <Perl_PerlIO_read@plt>
    4084:	str	w0, [sp, #44]
    4088:	ldr	w0, [sp, #44]
    408c:	cmp	w0, #0x0
    4090:	b.le	40b0 <XS_Digest__MD5_addfile+0x174>
    4094:	ldrsw	x1, [sp, #44]
    4098:	add	x0, sp, #0x78
    409c:	mov	x2, x1
    40a0:	mov	x1, x0
    40a4:	ldr	x0, [sp, #80]
    40a8:	bl	309c <MD5Update>
    40ac:	b	40fc <XS_Digest__MD5_addfile+0x1c0>
    40b0:	mov	x0, #0x1                   	// #1
    40b4:	str	x0, [sp, #104]
    40b8:	ldr	x0, [sp, #24]
    40bc:	ldr	x1, [x0, #24]
    40c0:	ldrsw	x2, [sp, #36]
    40c4:	ldr	x0, [sp, #104]
    40c8:	add	x0, x2, x0
    40cc:	lsl	x0, x0, #3
    40d0:	sub	x0, x0, #0x8
    40d4:	add	x1, x1, x0
    40d8:	ldr	x0, [sp, #24]
    40dc:	str	x1, [x0]
    40e0:	b	4184 <XS_Digest__MD5_addfile+0x248>
    40e4:	ldrsw	x1, [sp, #44]
    40e8:	add	x0, sp, #0x78
    40ec:	mov	x2, x1
    40f0:	mov	x1, x0
    40f4:	ldr	x0, [sp, #80]
    40f8:	bl	309c <MD5Update>
    40fc:	add	x0, sp, #0x78
    4100:	mov	x3, #0x1000                	// #4096
    4104:	mov	x2, x0
    4108:	ldr	x1, [sp, #72]
    410c:	ldr	x0, [sp, #24]
    4110:	bl	fe0 <Perl_PerlIO_read@plt>
    4114:	str	w0, [sp, #44]
    4118:	ldr	w0, [sp, #44]
    411c:	cmp	w0, #0x0
    4120:	b.gt	40e4 <XS_Digest__MD5_addfile+0x1a8>
    4124:	ldr	x1, [sp, #72]
    4128:	ldr	x0, [sp, #24]
    412c:	bl	ff0 <Perl_PerlIO_error@plt>
    4130:	cmp	w0, #0x0
    4134:	b.eq	4150 <XS_Digest__MD5_addfile+0x214>  // b.none
    4138:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    413c:	add	x0, x0, #0x750
    4140:	bl	fc0 <Perl_croak_nocontext@plt>
    4144:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4148:	add	x0, x0, #0x770
    414c:	bl	fc0 <Perl_croak_nocontext@plt>
    4150:	mov	x0, #0x1                   	// #1
    4154:	str	x0, [sp, #112]
    4158:	ldr	x0, [sp, #24]
    415c:	ldr	x1, [x0, #24]
    4160:	ldrsw	x2, [sp, #36]
    4164:	ldr	x0, [sp, #112]
    4168:	add	x0, x2, x0
    416c:	lsl	x0, x0, #3
    4170:	sub	x0, x0, #0x8
    4174:	add	x1, x1, x0
    4178:	ldr	x0, [sp, #24]
    417c:	str	x1, [x0]
    4180:	nop
    4184:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    4188:	ldr	x0, [x0, #4048]
    418c:	ldr	x1, [sp, #4216]
    4190:	ldr	x0, [x0]
    4194:	eor	x0, x1, x0
    4198:	cmp	x0, #0x0
    419c:	b.eq	41a4 <XS_Digest__MD5_addfile+0x268>  // b.none
    41a0:	bl	f40 <__stack_chk_fail@plt>
    41a4:	ldp	x29, x30, [sp]
    41a8:	mov	x12, #0x1080                	// #4224
    41ac:	add	sp, sp, x12
    41b0:	ret

00000000000041b4 <XS_Digest__MD5_digest>:
    41b4:	stp	x29, x30, [sp, #-128]!
    41b8:	mov	x29, sp
    41bc:	str	x19, [sp, #16]
    41c0:	str	x0, [sp, #40]
    41c4:	str	x1, [sp, #32]
    41c8:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    41cc:	ldr	x0, [x0, #4048]
    41d0:	ldr	x1, [x0]
    41d4:	str	x1, [sp, #120]
    41d8:	mov	x1, #0x0                   	// #0
    41dc:	ldr	x0, [sp, #40]
    41e0:	ldr	x0, [x0]
    41e4:	str	x0, [sp, #64]
    41e8:	ldr	x0, [sp, #40]
    41ec:	bl	11f0 <S_POPMARK>
    41f0:	str	w0, [sp, #52]
    41f4:	ldr	x0, [sp, #40]
    41f8:	ldr	x1, [x0, #24]
    41fc:	ldr	w0, [sp, #52]
    4200:	add	w2, w0, #0x1
    4204:	str	w2, [sp, #52]
    4208:	sxtw	x0, w0
    420c:	lsl	x0, x0, #3
    4210:	add	x0, x1, x0
    4214:	str	x0, [sp, #72]
    4218:	ldr	x1, [sp, #64]
    421c:	ldr	x0, [sp, #72]
    4220:	sub	x0, x1, x0
    4224:	asr	x0, x0, #3
    4228:	str	w0, [sp, #56]
    422c:	ldr	x0, [sp, #32]
    4230:	ldr	x0, [x0]
    4234:	str	x0, [sp, #80]
    4238:	ldr	x0, [sp, #80]
    423c:	ldr	w0, [x0, #40]
    4240:	str	w0, [sp, #60]
    4244:	ldr	w0, [sp, #56]
    4248:	cmp	w0, #0x1
    424c:	b.eq	4260 <XS_Digest__MD5_digest+0xac>  // b.none
    4250:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4254:	add	x1, x0, #0x728
    4258:	ldr	x0, [sp, #32]
    425c:	bl	f60 <Perl_croak_xs_usage@plt>
    4260:	ldrsw	x0, [sp, #56]
    4264:	lsl	x0, x0, #3
    4268:	neg	x0, x0
    426c:	ldr	x1, [sp, #64]
    4270:	add	x0, x1, x0
    4274:	str	x0, [sp, #64]
    4278:	ldr	x0, [sp, #40]
    427c:	ldr	x1, [x0, #24]
    4280:	ldrsw	x0, [sp, #52]
    4284:	lsl	x0, x0, #3
    4288:	add	x0, x1, x0
    428c:	ldr	x0, [x0]
    4290:	mov	x1, x0
    4294:	ldr	x0, [sp, #40]
    4298:	bl	33a0 <get_md5_ctx>
    429c:	str	x0, [sp, #88]
    42a0:	add	x0, sp, #0x68
    42a4:	ldr	x1, [sp, #88]
    42a8:	bl	3218 <MD5Final>
    42ac:	ldr	x0, [sp, #88]
    42b0:	bl	1300 <MD5Init>
    42b4:	ldr	x0, [sp, #40]
    42b8:	ldr	x1, [x0, #24]
    42bc:	ldrsw	x0, [sp, #52]
    42c0:	lsl	x0, x0, #3
    42c4:	add	x19, x1, x0
    42c8:	add	x0, sp, #0x68
    42cc:	ldr	w2, [sp, #60]
    42d0:	mov	x1, x0
    42d4:	ldr	x0, [sp, #40]
    42d8:	bl	3734 <make_mortal_sv>
    42dc:	str	x0, [x19]
    42e0:	mov	x0, #0x1                   	// #1
    42e4:	str	x0, [sp, #96]
    42e8:	ldr	x0, [sp, #40]
    42ec:	ldr	x1, [x0, #24]
    42f0:	ldrsw	x2, [sp, #52]
    42f4:	ldr	x0, [sp, #96]
    42f8:	add	x0, x2, x0
    42fc:	lsl	x0, x0, #3
    4300:	sub	x0, x0, #0x8
    4304:	add	x1, x1, x0
    4308:	ldr	x0, [sp, #40]
    430c:	str	x1, [x0]
    4310:	nop
    4314:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    4318:	ldr	x0, [x0, #4048]
    431c:	ldr	x1, [sp, #120]
    4320:	ldr	x0, [x0]
    4324:	eor	x0, x1, x0
    4328:	cmp	x0, #0x0
    432c:	b.eq	4334 <XS_Digest__MD5_digest+0x180>  // b.none
    4330:	bl	f40 <__stack_chk_fail@plt>
    4334:	ldr	x19, [sp, #16]
    4338:	ldp	x29, x30, [sp], #128
    433c:	ret

0000000000004340 <XS_Digest__MD5_context>:
    4340:	stp	x29, x30, [sp, #-160]!
    4344:	mov	x29, sp
    4348:	str	x19, [sp, #16]
    434c:	str	x0, [sp, #40]
    4350:	str	x1, [sp, #32]
    4354:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    4358:	ldr	x0, [x0, #4048]
    435c:	ldr	x1, [x0]
    4360:	str	x1, [sp, #152]
    4364:	mov	x1, #0x0                   	// #0
    4368:	ldr	x0, [sp, #40]
    436c:	ldr	x0, [x0]
    4370:	str	x0, [sp, #72]
    4374:	ldr	x0, [sp, #40]
    4378:	bl	11f0 <S_POPMARK>
    437c:	str	w0, [sp, #52]
    4380:	ldr	x0, [sp, #40]
    4384:	ldr	x1, [x0, #24]
    4388:	ldr	w0, [sp, #52]
    438c:	add	w2, w0, #0x1
    4390:	str	w2, [sp, #52]
    4394:	sxtw	x0, w0
    4398:	lsl	x0, x0, #3
    439c:	add	x0, x1, x0
    43a0:	str	x0, [sp, #80]
    43a4:	ldr	x1, [sp, #72]
    43a8:	ldr	x0, [sp, #80]
    43ac:	sub	x0, x1, x0
    43b0:	asr	x0, x0, #3
    43b4:	str	w0, [sp, #56]
    43b8:	ldr	w0, [sp, #56]
    43bc:	cmp	w0, #0x0
    43c0:	b.gt	43d4 <XS_Digest__MD5_context+0x94>
    43c4:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    43c8:	add	x1, x0, #0x788
    43cc:	ldr	x0, [sp, #32]
    43d0:	bl	f60 <Perl_croak_xs_usage@plt>
    43d4:	ldrsw	x0, [sp, #56]
    43d8:	lsl	x0, x0, #3
    43dc:	neg	x0, x0
    43e0:	ldr	x1, [sp, #72]
    43e4:	add	x0, x1, x0
    43e8:	str	x0, [sp, #72]
    43ec:	ldr	x0, [sp, #40]
    43f0:	ldr	x1, [x0, #24]
    43f4:	ldrsw	x0, [sp, #52]
    43f8:	lsl	x0, x0, #3
    43fc:	add	x0, x1, x0
    4400:	ldr	x0, [x0]
    4404:	mov	x1, x0
    4408:	ldr	x0, [sp, #40]
    440c:	bl	33a0 <get_md5_ctx>
    4410:	str	x0, [sp, #88]
    4414:	ldr	w0, [sp, #56]
    4418:	cmp	w0, #0x2
    441c:	b.le	47f8 <XS_Digest__MD5_context+0x4b8>
    4420:	ldr	x0, [sp, #40]
    4424:	ldr	x1, [x0, #24]
    4428:	ldrsw	x0, [sp, #52]
    442c:	add	x0, x0, #0x1
    4430:	lsl	x0, x0, #3
    4434:	add	x0, x1, x0
    4438:	ldr	x0, [x0]
    443c:	ldr	w1, [x0, #12]
    4440:	mov	w0, #0x100                 	// #256
    4444:	movk	w0, #0x8020, lsl #16
    4448:	and	w1, w1, w0
    444c:	mov	w0, #0x100                 	// #256
    4450:	movk	w0, #0x8000, lsl #16
    4454:	cmp	w1, w0
    4458:	b.ne	4484 <XS_Digest__MD5_context+0x144>  // b.any
    445c:	ldr	x0, [sp, #40]
    4460:	ldr	x1, [x0, #24]
    4464:	ldrsw	x0, [sp, #52]
    4468:	add	x0, x0, #0x1
    446c:	lsl	x0, x0, #3
    4470:	add	x0, x1, x0
    4474:	ldr	x0, [x0]
    4478:	ldr	x0, [x0]
    447c:	ldr	x0, [x0, #32]
    4480:	b	44b0 <XS_Digest__MD5_context+0x170>
    4484:	ldr	x0, [sp, #40]
    4488:	ldr	x1, [x0, #24]
    448c:	ldrsw	x0, [sp, #52]
    4490:	add	x0, x0, #0x1
    4494:	lsl	x0, x0, #3
    4498:	add	x0, x1, x0
    449c:	ldr	x0, [x0]
    44a0:	mov	w2, #0x2                   	// #2
    44a4:	mov	x1, x0
    44a8:	ldr	x0, [sp, #40]
    44ac:	bl	e70 <Perl_sv_2uv_flags@plt>
    44b0:	str	x0, [sp, #112]
    44b4:	ldr	x0, [sp, #40]
    44b8:	ldr	x1, [x0, #24]
    44bc:	ldrsw	x0, [sp, #52]
    44c0:	add	x0, x0, #0x2
    44c4:	lsl	x0, x0, #3
    44c8:	add	x0, x1, x0
    44cc:	ldr	x0, [x0]
    44d0:	ldr	w1, [x0, #12]
    44d4:	mov	w0, #0x400                 	// #1024
    44d8:	movk	w0, #0x20, lsl #16
    44dc:	and	w0, w1, w0
    44e0:	cmp	w0, #0x400
    44e4:	b.ne	4534 <XS_Digest__MD5_context+0x1f4>  // b.any
    44e8:	ldr	x0, [sp, #40]
    44ec:	ldr	x1, [x0, #24]
    44f0:	ldrsw	x0, [sp, #52]
    44f4:	add	x0, x0, #0x2
    44f8:	lsl	x0, x0, #3
    44fc:	add	x0, x1, x0
    4500:	ldr	x0, [x0]
    4504:	ldr	x0, [x0]
    4508:	ldr	x0, [x0, #16]
    450c:	str	x0, [sp, #64]
    4510:	ldr	x0, [sp, #40]
    4514:	ldr	x1, [x0, #24]
    4518:	ldrsw	x0, [sp, #52]
    451c:	add	x0, x0, #0x2
    4520:	lsl	x0, x0, #3
    4524:	add	x0, x1, x0
    4528:	ldr	x0, [x0]
    452c:	ldr	x0, [x0, #16]
    4530:	b	4568 <XS_Digest__MD5_context+0x228>
    4534:	ldr	x0, [sp, #40]
    4538:	ldr	x1, [x0, #24]
    453c:	ldrsw	x0, [sp, #52]
    4540:	add	x0, x0, #0x2
    4544:	lsl	x0, x0, #3
    4548:	add	x0, x1, x0
    454c:	ldr	x0, [x0]
    4550:	add	x1, sp, #0x40
    4554:	mov	w3, #0x2                   	// #2
    4558:	mov	x2, x1
    455c:	mov	x1, x0
    4560:	ldr	x0, [sp, #40]
    4564:	bl	f10 <Perl_sv_2pv_flags@plt>
    4568:	str	x0, [sp, #120]
    456c:	ldr	x0, [sp, #120]
    4570:	ldrb	w0, [x0]
    4574:	mov	w1, w0
    4578:	ldr	x0, [sp, #120]
    457c:	add	x0, x0, #0x1
    4580:	ldrb	w0, [x0]
    4584:	lsl	w0, w0, #8
    4588:	orr	w1, w1, w0
    458c:	ldr	x0, [sp, #120]
    4590:	add	x0, x0, #0x2
    4594:	ldrb	w0, [x0]
    4598:	lsl	w0, w0, #16
    459c:	orr	w1, w1, w0
    45a0:	ldr	x0, [sp, #120]
    45a4:	add	x0, x0, #0x3
    45a8:	ldrb	w0, [x0]
    45ac:	lsl	w0, w0, #24
    45b0:	orr	w0, w1, w0
    45b4:	mov	w1, w0
    45b8:	ldr	x0, [sp, #88]
    45bc:	str	w1, [x0]
    45c0:	ldr	x0, [sp, #120]
    45c4:	add	x0, x0, #0x4
    45c8:	ldrb	w0, [x0]
    45cc:	mov	w1, w0
    45d0:	ldr	x0, [sp, #120]
    45d4:	add	x0, x0, #0x5
    45d8:	ldrb	w0, [x0]
    45dc:	lsl	w0, w0, #8
    45e0:	orr	w1, w1, w0
    45e4:	ldr	x0, [sp, #120]
    45e8:	add	x0, x0, #0x6
    45ec:	ldrb	w0, [x0]
    45f0:	lsl	w0, w0, #16
    45f4:	orr	w1, w1, w0
    45f8:	ldr	x0, [sp, #120]
    45fc:	add	x0, x0, #0x7
    4600:	ldrb	w0, [x0]
    4604:	lsl	w0, w0, #24
    4608:	orr	w0, w1, w0
    460c:	mov	w1, w0
    4610:	ldr	x0, [sp, #88]
    4614:	str	w1, [x0, #4]
    4618:	ldr	x0, [sp, #120]
    461c:	add	x0, x0, #0x8
    4620:	ldrb	w0, [x0]
    4624:	mov	w1, w0
    4628:	ldr	x0, [sp, #120]
    462c:	add	x0, x0, #0x9
    4630:	ldrb	w0, [x0]
    4634:	lsl	w0, w0, #8
    4638:	orr	w1, w1, w0
    463c:	ldr	x0, [sp, #120]
    4640:	add	x0, x0, #0xa
    4644:	ldrb	w0, [x0]
    4648:	lsl	w0, w0, #16
    464c:	orr	w1, w1, w0
    4650:	ldr	x0, [sp, #120]
    4654:	add	x0, x0, #0xb
    4658:	ldrb	w0, [x0]
    465c:	lsl	w0, w0, #24
    4660:	orr	w0, w1, w0
    4664:	mov	w1, w0
    4668:	ldr	x0, [sp, #88]
    466c:	str	w1, [x0, #8]
    4670:	ldr	x0, [sp, #120]
    4674:	add	x0, x0, #0xc
    4678:	ldrb	w0, [x0]
    467c:	mov	w1, w0
    4680:	ldr	x0, [sp, #120]
    4684:	add	x0, x0, #0xd
    4688:	ldrb	w0, [x0]
    468c:	lsl	w0, w0, #8
    4690:	orr	w1, w1, w0
    4694:	ldr	x0, [sp, #120]
    4698:	add	x0, x0, #0xe
    469c:	ldrb	w0, [x0]
    46a0:	lsl	w0, w0, #16
    46a4:	orr	w1, w1, w0
    46a8:	ldr	x0, [sp, #120]
    46ac:	add	x0, x0, #0xf
    46b0:	ldrb	w0, [x0]
    46b4:	lsl	w0, w0, #24
    46b8:	orr	w0, w1, w0
    46bc:	mov	w1, w0
    46c0:	ldr	x0, [sp, #88]
    46c4:	str	w1, [x0, #12]
    46c8:	ldr	x0, [sp, #112]
    46cc:	lsl	w1, w0, #6
    46d0:	ldr	x0, [sp, #88]
    46d4:	str	w1, [x0, #16]
    46d8:	ldr	x0, [sp, #112]
    46dc:	lsr	x0, x0, #26
    46e0:	mov	w1, w0
    46e4:	ldr	x0, [sp, #88]
    46e8:	str	w1, [x0, #20]
    46ec:	ldr	w0, [sp, #56]
    46f0:	cmp	w0, #0x4
    46f4:	b.ne	47c4 <XS_Digest__MD5_context+0x484>  // b.any
    46f8:	ldr	x0, [sp, #40]
    46fc:	ldr	x1, [x0, #24]
    4700:	ldrsw	x0, [sp, #52]
    4704:	add	x0, x0, #0x3
    4708:	lsl	x0, x0, #3
    470c:	add	x0, x1, x0
    4710:	ldr	x0, [x0]
    4714:	ldr	w1, [x0, #12]
    4718:	mov	w0, #0x400                 	// #1024
    471c:	movk	w0, #0x20, lsl #16
    4720:	and	w0, w1, w0
    4724:	cmp	w0, #0x400
    4728:	b.ne	4778 <XS_Digest__MD5_context+0x438>  // b.any
    472c:	ldr	x0, [sp, #40]
    4730:	ldr	x1, [x0, #24]
    4734:	ldrsw	x0, [sp, #52]
    4738:	add	x0, x0, #0x3
    473c:	lsl	x0, x0, #3
    4740:	add	x0, x1, x0
    4744:	ldr	x0, [x0]
    4748:	ldr	x0, [x0]
    474c:	ldr	x0, [x0, #16]
    4750:	str	x0, [sp, #64]
    4754:	ldr	x0, [sp, #40]
    4758:	ldr	x1, [x0, #24]
    475c:	ldrsw	x0, [sp, #52]
    4760:	add	x0, x0, #0x3
    4764:	lsl	x0, x0, #3
    4768:	add	x0, x1, x0
    476c:	ldr	x0, [x0]
    4770:	ldr	x0, [x0, #16]
    4774:	b	47ac <XS_Digest__MD5_context+0x46c>
    4778:	ldr	x0, [sp, #40]
    477c:	ldr	x1, [x0, #24]
    4780:	ldrsw	x0, [sp, #52]
    4784:	add	x0, x0, #0x3
    4788:	lsl	x0, x0, #3
    478c:	add	x0, x1, x0
    4790:	ldr	x0, [x0]
    4794:	add	x1, sp, #0x40
    4798:	mov	w3, #0x2                   	// #2
    479c:	mov	x2, x1
    47a0:	mov	x1, x0
    47a4:	ldr	x0, [sp, #40]
    47a8:	bl	f10 <Perl_sv_2pv_flags@plt>
    47ac:	str	x0, [sp, #120]
    47b0:	ldr	x0, [sp, #64]
    47b4:	mov	x2, x0
    47b8:	ldr	x1, [sp, #120]
    47bc:	ldr	x0, [sp, #88]
    47c0:	bl	309c <MD5Update>
    47c4:	mov	x0, #0x1                   	// #1
    47c8:	str	x0, [sp, #128]
    47cc:	ldr	x0, [sp, #40]
    47d0:	ldr	x1, [x0, #24]
    47d4:	ldrsw	x2, [sp, #52]
    47d8:	ldr	x0, [sp, #128]
    47dc:	add	x0, x2, x0
    47e0:	lsl	x0, x0, #3
    47e4:	sub	x0, x0, #0x8
    47e8:	add	x1, x1, x0
    47ec:	ldr	x0, [sp, #40]
    47f0:	str	x1, [x0]
    47f4:	b	4aac <XS_Digest__MD5_context+0x76c>
    47f8:	ldr	w0, [sp, #56]
    47fc:	cmp	w0, #0x1
    4800:	b.eq	4834 <XS_Digest__MD5_context+0x4f4>  // b.none
    4804:	str	xzr, [sp, #104]
    4808:	ldr	x0, [sp, #40]
    480c:	ldr	x1, [x0, #24]
    4810:	ldrsw	x2, [sp, #52]
    4814:	ldr	x0, [sp, #104]
    4818:	add	x0, x2, x0
    481c:	lsl	x0, x0, #3
    4820:	sub	x0, x0, #0x8
    4824:	add	x1, x1, x0
    4828:	ldr	x0, [sp, #40]
    482c:	str	x1, [x0]
    4830:	b	4aac <XS_Digest__MD5_context+0x76c>
    4834:	ldr	x0, [sp, #88]
    4838:	ldr	w0, [x0]
    483c:	str	w0, [sp, #60]
    4840:	ldr	w0, [sp, #60]
    4844:	and	w0, w0, #0xff
    4848:	strb	w0, [sp, #136]
    484c:	ldr	w0, [sp, #60]
    4850:	lsr	w0, w0, #8
    4854:	and	w0, w0, #0xff
    4858:	strb	w0, [sp, #137]
    485c:	ldr	w0, [sp, #60]
    4860:	lsr	w0, w0, #16
    4864:	and	w0, w0, #0xff
    4868:	strb	w0, [sp, #138]
    486c:	ldr	w0, [sp, #60]
    4870:	lsr	w0, w0, #24
    4874:	and	w0, w0, #0xff
    4878:	strb	w0, [sp, #139]
    487c:	ldr	x0, [sp, #88]
    4880:	ldr	w0, [x0, #4]
    4884:	str	w0, [sp, #60]
    4888:	ldr	w0, [sp, #60]
    488c:	and	w0, w0, #0xff
    4890:	strb	w0, [sp, #140]
    4894:	ldr	w0, [sp, #60]
    4898:	lsr	w0, w0, #8
    489c:	and	w0, w0, #0xff
    48a0:	strb	w0, [sp, #141]
    48a4:	ldr	w0, [sp, #60]
    48a8:	lsr	w0, w0, #16
    48ac:	and	w0, w0, #0xff
    48b0:	strb	w0, [sp, #142]
    48b4:	ldr	w0, [sp, #60]
    48b8:	lsr	w0, w0, #24
    48bc:	and	w0, w0, #0xff
    48c0:	strb	w0, [sp, #143]
    48c4:	ldr	x0, [sp, #88]
    48c8:	ldr	w0, [x0, #8]
    48cc:	str	w0, [sp, #60]
    48d0:	ldr	w0, [sp, #60]
    48d4:	and	w0, w0, #0xff
    48d8:	strb	w0, [sp, #144]
    48dc:	ldr	w0, [sp, #60]
    48e0:	lsr	w0, w0, #8
    48e4:	and	w0, w0, #0xff
    48e8:	strb	w0, [sp, #145]
    48ec:	ldr	w0, [sp, #60]
    48f0:	lsr	w0, w0, #16
    48f4:	and	w0, w0, #0xff
    48f8:	strb	w0, [sp, #146]
    48fc:	ldr	w0, [sp, #60]
    4900:	lsr	w0, w0, #24
    4904:	and	w0, w0, #0xff
    4908:	strb	w0, [sp, #147]
    490c:	ldr	x0, [sp, #88]
    4910:	ldr	w0, [x0, #12]
    4914:	str	w0, [sp, #60]
    4918:	ldr	w0, [sp, #60]
    491c:	and	w0, w0, #0xff
    4920:	strb	w0, [sp, #148]
    4924:	ldr	w0, [sp, #60]
    4928:	lsr	w0, w0, #8
    492c:	and	w0, w0, #0xff
    4930:	strb	w0, [sp, #149]
    4934:	ldr	w0, [sp, #60]
    4938:	lsr	w0, w0, #16
    493c:	and	w0, w0, #0xff
    4940:	strb	w0, [sp, #150]
    4944:	ldr	w0, [sp, #60]
    4948:	lsr	w0, w0, #24
    494c:	and	w0, w0, #0xff
    4950:	strb	w0, [sp, #151]
    4954:	ldr	x0, [sp, #40]
    4958:	ldr	x1, [x0, #32]
    495c:	ldr	x0, [sp, #72]
    4960:	sub	x0, x1, x0
    4964:	cmp	x0, #0x10
    4968:	cset	w0, le
    496c:	and	w0, w0, #0xff
    4970:	and	x0, x0, #0xff
    4974:	cmp	x0, #0x0
    4978:	b.eq	4994 <XS_Digest__MD5_context+0x654>  // b.none
    497c:	mov	x3, #0x3                   	// #3
    4980:	ldr	x2, [sp, #72]
    4984:	ldr	x1, [sp, #72]
    4988:	ldr	x0, [sp, #40]
    498c:	bl	e80 <Perl_stack_grow@plt>
    4990:	str	x0, [sp, #72]
    4994:	ldr	x0, [sp, #88]
    4998:	ldr	w0, [x0, #20]
    499c:	lsl	w1, w0, #26
    49a0:	ldr	x0, [sp, #88]
    49a4:	ldr	w0, [x0, #16]
    49a8:	lsr	w0, w0, #6
    49ac:	orr	w0, w1, w0
    49b0:	mov	w0, w0
    49b4:	mov	x1, x0
    49b8:	ldr	x0, [sp, #40]
    49bc:	bl	1010 <Perl_newSVuv@plt>
    49c0:	mov	x2, x0
    49c4:	ldr	x0, [sp, #40]
    49c8:	ldr	x1, [x0, #24]
    49cc:	ldrsw	x0, [sp, #52]
    49d0:	lsl	x0, x0, #3
    49d4:	add	x19, x1, x0
    49d8:	mov	x1, x2
    49dc:	ldr	x0, [sp, #40]
    49e0:	bl	1000 <Perl_sv_2mortal@plt>
    49e4:	str	x0, [x19]
    49e8:	add	x0, sp, #0x88
    49ec:	mov	x2, #0x10                  	// #16
    49f0:	mov	x1, x0
    49f4:	ldr	x0, [sp, #40]
    49f8:	bl	fa0 <Perl_newSVpv@plt>
    49fc:	mov	x2, x0
    4a00:	ldr	x0, [sp, #40]
    4a04:	ldr	x1, [x0, #24]
    4a08:	ldrsw	x0, [sp, #52]
    4a0c:	add	x0, x0, #0x1
    4a10:	lsl	x0, x0, #3
    4a14:	add	x19, x1, x0
    4a18:	mov	x1, x2
    4a1c:	ldr	x0, [sp, #40]
    4a20:	bl	1000 <Perl_sv_2mortal@plt>
    4a24:	str	x0, [x19]
    4a28:	ldr	x0, [sp, #88]
    4a2c:	add	x1, x0, #0x18
    4a30:	ldr	x0, [sp, #88]
    4a34:	ldr	w0, [x0, #16]
    4a38:	mov	w0, w0
    4a3c:	and	x0, x0, #0x3f
    4a40:	mov	x2, x0
    4a44:	ldr	x0, [sp, #40]
    4a48:	bl	fa0 <Perl_newSVpv@plt>
    4a4c:	mov	x2, x0
    4a50:	ldr	x0, [sp, #40]
    4a54:	ldr	x1, [x0, #24]
    4a58:	ldrsw	x0, [sp, #52]
    4a5c:	add	x0, x0, #0x2
    4a60:	lsl	x0, x0, #3
    4a64:	add	x19, x1, x0
    4a68:	mov	x1, x2
    4a6c:	ldr	x0, [sp, #40]
    4a70:	bl	1000 <Perl_sv_2mortal@plt>
    4a74:	str	x0, [x19]
    4a78:	mov	x0, #0x3                   	// #3
    4a7c:	str	x0, [sp, #96]
    4a80:	ldr	x0, [sp, #40]
    4a84:	ldr	x1, [x0, #24]
    4a88:	ldrsw	x2, [sp, #52]
    4a8c:	ldr	x0, [sp, #96]
    4a90:	add	x0, x2, x0
    4a94:	lsl	x0, x0, #3
    4a98:	sub	x0, x0, #0x8
    4a9c:	add	x1, x1, x0
    4aa0:	ldr	x0, [sp, #40]
    4aa4:	str	x1, [x0]
    4aa8:	nop
    4aac:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    4ab0:	ldr	x0, [x0, #4048]
    4ab4:	ldr	x1, [sp, #152]
    4ab8:	ldr	x0, [x0]
    4abc:	eor	x0, x1, x0
    4ac0:	cmp	x0, #0x0
    4ac4:	b.eq	4acc <XS_Digest__MD5_context+0x78c>  // b.none
    4ac8:	bl	f40 <__stack_chk_fail@plt>
    4acc:	ldr	x19, [sp, #16]
    4ad0:	ldp	x29, x30, [sp], #160
    4ad4:	ret

0000000000004ad8 <XS_Digest__MD5_md5>:
    4ad8:	stp	x29, x30, [sp, #-352]!
    4adc:	mov	x29, sp
    4ae0:	str	x19, [sp, #16]
    4ae4:	str	x0, [sp, #40]
    4ae8:	str	x1, [sp, #32]
    4aec:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    4af0:	ldr	x0, [x0, #4048]
    4af4:	ldr	x1, [x0]
    4af8:	str	x1, [sp, #344]
    4afc:	mov	x1, #0x0                   	// #0
    4b00:	ldr	x0, [sp, #40]
    4b04:	ldr	x0, [x0]
    4b08:	str	x0, [sp, #96]
    4b0c:	ldr	x0, [sp, #40]
    4b10:	bl	11f0 <S_POPMARK>
    4b14:	str	w0, [sp, #64]
    4b18:	ldr	x0, [sp, #40]
    4b1c:	ldr	x1, [x0, #24]
    4b20:	ldr	w0, [sp, #64]
    4b24:	add	w2, w0, #0x1
    4b28:	str	w2, [sp, #64]
    4b2c:	sxtw	x0, w0
    4b30:	lsl	x0, x0, #3
    4b34:	add	x0, x1, x0
    4b38:	str	x0, [sp, #104]
    4b3c:	ldr	x1, [sp, #96]
    4b40:	ldr	x0, [sp, #104]
    4b44:	sub	x0, x1, x0
    4b48:	asr	x0, x0, #3
    4b4c:	str	w0, [sp, #68]
    4b50:	ldr	x0, [sp, #32]
    4b54:	ldr	x0, [x0]
    4b58:	str	x0, [sp, #112]
    4b5c:	ldr	x0, [sp, #112]
    4b60:	ldr	w0, [x0, #40]
    4b64:	str	w0, [sp, #72]
    4b68:	ldrsw	x0, [sp, #68]
    4b6c:	lsl	x0, x0, #3
    4b70:	neg	x0, x0
    4b74:	ldr	x1, [sp, #96]
    4b78:	add	x0, x1, x0
    4b7c:	str	x0, [sp, #96]
    4b80:	add	x0, sp, #0xb0
    4b84:	bl	1300 <MD5Init>
    4b88:	ldr	x0, [sp, #40]
    4b8c:	ldrb	w0, [x0, #200]
    4b90:	and	w0, w0, #0x1
    4b94:	cmp	w0, #0x0
    4b98:	b.ne	4bb4 <XS_Digest__MD5_md5+0xdc>  // b.any
    4b9c:	mov	w1, #0x1c                  	// #28
    4ba0:	ldr	x0, [sp, #40]
    4ba4:	bl	1050 <Perl_ckwarn@plt>
    4ba8:	and	w0, w0, #0xff
    4bac:	cmp	w0, #0x0
    4bb0:	b.eq	51d8 <XS_Digest__MD5_md5+0x700>  // b.none
    4bb4:	str	xzr, [sp, #88]
    4bb8:	ldr	w0, [sp, #68]
    4bbc:	cmp	w0, #0x1
    4bc0:	b.ne	4e34 <XS_Digest__MD5_md5+0x35c>  // b.any
    4bc4:	ldr	x0, [sp, #40]
    4bc8:	ldr	x1, [x0, #24]
    4bcc:	ldrsw	x0, [sp, #64]
    4bd0:	lsl	x0, x0, #3
    4bd4:	add	x0, x1, x0
    4bd8:	ldr	x0, [x0]
    4bdc:	ldr	w0, [x0, #12]
    4be0:	and	w0, w0, #0x800
    4be4:	cmp	w0, #0x0
    4be8:	b.eq	517c <XS_Digest__MD5_md5+0x6a4>  // b.none
    4bec:	ldr	x0, [sp, #40]
    4bf0:	ldr	x1, [x0, #24]
    4bf4:	ldrsw	x0, [sp, #64]
    4bf8:	lsl	x0, x0, #3
    4bfc:	add	x0, x1, x0
    4c00:	ldr	x0, [x0]
    4c04:	ldr	x0, [x0, #16]
    4c08:	str	x0, [sp, #144]
    4c0c:	ldr	x0, [sp, #144]
    4c10:	ldr	w0, [x0, #12]
    4c14:	and	w0, w0, #0x100000
    4c18:	cmp	w0, #0x0
    4c1c:	b.eq	4e24 <XS_Digest__MD5_md5+0x34c>  // b.none
    4c20:	ldr	x0, [sp, #144]
    4c24:	ldr	x0, [x0]
    4c28:	ldr	x0, [x0]
    4c2c:	ldr	w0, [x0, #12]
    4c30:	and	w0, w0, #0x2000000
    4c34:	cmp	w0, #0x0
    4c38:	b.eq	4de8 <XS_Digest__MD5_md5+0x310>  // b.none
    4c3c:	ldr	x0, [sp, #144]
    4c40:	ldr	x0, [x0]
    4c44:	ldr	x0, [x0]
    4c48:	ldr	x1, [x0, #16]
    4c4c:	ldr	x0, [sp, #144]
    4c50:	ldr	x0, [x0]
    4c54:	ldr	x0, [x0]
    4c58:	ldr	x0, [x0]
    4c5c:	ldr	x0, [x0, #24]
    4c60:	add	x0, x0, #0x1
    4c64:	lsl	x0, x0, #3
    4c68:	add	x0, x1, x0
    4c6c:	ldr	x0, [x0]
    4c70:	cmp	x0, #0x0
    4c74:	b.eq	4de8 <XS_Digest__MD5_md5+0x310>  // b.none
    4c78:	ldr	x0, [sp, #144]
    4c7c:	ldr	x0, [x0]
    4c80:	ldr	x0, [x0]
    4c84:	ldr	x1, [x0, #16]
    4c88:	ldr	x0, [sp, #144]
    4c8c:	ldr	x0, [x0]
    4c90:	ldr	x0, [x0]
    4c94:	ldr	x0, [x0]
    4c98:	ldr	x0, [x0, #24]
    4c9c:	add	x0, x0, #0x1
    4ca0:	lsl	x0, x0, #3
    4ca4:	add	x0, x1, x0
    4ca8:	ldr	w0, [x0, #28]
    4cac:	cmp	w0, #0x0
    4cb0:	b.eq	4cf8 <XS_Digest__MD5_md5+0x220>  // b.none
    4cb4:	ldr	x0, [sp, #144]
    4cb8:	ldr	x0, [x0]
    4cbc:	ldr	x0, [x0]
    4cc0:	ldr	x1, [x0, #16]
    4cc4:	ldr	x0, [sp, #144]
    4cc8:	ldr	x0, [x0]
    4ccc:	ldr	x0, [x0]
    4cd0:	ldr	x0, [x0]
    4cd4:	ldr	x0, [x0, #24]
    4cd8:	add	x0, x0, #0x1
    4cdc:	lsl	x0, x0, #3
    4ce0:	add	x0, x1, x0
    4ce4:	ldr	x0, [x0]
    4ce8:	ldr	x0, [x0]
    4cec:	cmp	x0, #0x0
    4cf0:	b.ne	4d34 <XS_Digest__MD5_md5+0x25c>  // b.any
    4cf4:	b	4de8 <XS_Digest__MD5_md5+0x310>
    4cf8:	ldr	x0, [sp, #144]
    4cfc:	ldr	x0, [x0]
    4d00:	ldr	x0, [x0]
    4d04:	ldr	x1, [x0, #16]
    4d08:	ldr	x0, [sp, #144]
    4d0c:	ldr	x0, [x0]
    4d10:	ldr	x0, [x0]
    4d14:	ldr	x0, [x0]
    4d18:	ldr	x0, [x0, #24]
    4d1c:	add	x0, x0, #0x1
    4d20:	lsl	x0, x0, #3
    4d24:	add	x0, x1, x0
    4d28:	ldr	x0, [x0]
    4d2c:	cmp	x0, #0x0
    4d30:	b.eq	4de8 <XS_Digest__MD5_md5+0x310>  // b.none
    4d34:	ldr	x0, [sp, #144]
    4d38:	ldr	x0, [x0]
    4d3c:	ldr	x0, [x0]
    4d40:	ldr	x1, [x0, #16]
    4d44:	ldr	x0, [sp, #144]
    4d48:	ldr	x0, [x0]
    4d4c:	ldr	x0, [x0]
    4d50:	ldr	x0, [x0]
    4d54:	ldr	x0, [x0, #24]
    4d58:	add	x0, x0, #0x1
    4d5c:	lsl	x0, x0, #3
    4d60:	add	x0, x1, x0
    4d64:	ldr	w0, [x0, #28]
    4d68:	cmp	w0, #0x0
    4d6c:	b.eq	4dac <XS_Digest__MD5_md5+0x2d4>  // b.none
    4d70:	ldr	x0, [sp, #144]
    4d74:	ldr	x0, [x0]
    4d78:	ldr	x0, [x0]
    4d7c:	ldr	x1, [x0, #16]
    4d80:	ldr	x0, [sp, #144]
    4d84:	ldr	x0, [x0]
    4d88:	ldr	x0, [x0]
    4d8c:	ldr	x0, [x0]
    4d90:	ldr	x0, [x0, #24]
    4d94:	add	x0, x0, #0x1
    4d98:	lsl	x0, x0, #3
    4d9c:	add	x0, x1, x0
    4da0:	ldr	x0, [x0]
    4da4:	ldr	x0, [x0]
    4da8:	b	4de0 <XS_Digest__MD5_md5+0x308>
    4dac:	ldr	x0, [sp, #144]
    4db0:	ldr	x0, [x0]
    4db4:	ldr	x0, [x0]
    4db8:	ldr	x1, [x0, #16]
    4dbc:	ldr	x0, [sp, #144]
    4dc0:	ldr	x0, [x0]
    4dc4:	ldr	x0, [x0]
    4dc8:	ldr	x0, [x0]
    4dcc:	ldr	x0, [x0, #24]
    4dd0:	add	x0, x0, #0x1
    4dd4:	lsl	x0, x0, #3
    4dd8:	add	x0, x1, x0
    4ddc:	ldr	x0, [x0]
    4de0:	add	x0, x0, #0x8
    4de4:	b	4dec <XS_Digest__MD5_md5+0x314>
    4de8:	mov	x0, #0x0                   	// #0
    4dec:	str	x0, [sp, #152]
    4df0:	ldr	x0, [sp, #152]
    4df4:	cmp	x0, #0x0
    4df8:	b.eq	4e24 <XS_Digest__MD5_md5+0x34c>  // b.none
    4dfc:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4e00:	add	x1, x0, #0x6a0
    4e04:	ldr	x0, [sp, #152]
    4e08:	bl	fb0 <strcmp@plt>
    4e0c:	cmp	w0, #0x0
    4e10:	b.ne	4e24 <XS_Digest__MD5_md5+0x34c>  // b.any
    4e14:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4e18:	add	x0, x0, #0x798
    4e1c:	str	x0, [sp, #88]
    4e20:	b	517c <XS_Digest__MD5_md5+0x6a4>
    4e24:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4e28:	add	x0, x0, #0x7b8
    4e2c:	str	x0, [sp, #88]
    4e30:	b	517c <XS_Digest__MD5_md5+0x6a4>
    4e34:	ldr	w0, [sp, #68]
    4e38:	cmp	w0, #0x1
    4e3c:	b.le	517c <XS_Digest__MD5_md5+0x6a4>
    4e40:	ldr	x0, [sp, #40]
    4e44:	ldr	x1, [x0, #24]
    4e48:	ldrsw	x0, [sp, #64]
    4e4c:	lsl	x0, x0, #3
    4e50:	add	x0, x1, x0
    4e54:	ldr	x0, [x0]
    4e58:	ldr	w1, [x0, #12]
    4e5c:	mov	w0, #0x400                 	// #1024
    4e60:	movk	w0, #0x20, lsl #16
    4e64:	and	w0, w1, w0
    4e68:	cmp	w0, #0x400
    4e6c:	b.ne	4eb4 <XS_Digest__MD5_md5+0x3dc>  // b.any
    4e70:	ldr	x0, [sp, #40]
    4e74:	ldr	x1, [x0, #24]
    4e78:	ldrsw	x0, [sp, #64]
    4e7c:	lsl	x0, x0, #3
    4e80:	add	x0, x1, x0
    4e84:	ldr	x0, [x0]
    4e88:	ldr	x0, [x0]
    4e8c:	ldr	x0, [x0, #16]
    4e90:	str	x0, [sp, #80]
    4e94:	ldr	x0, [sp, #40]
    4e98:	ldr	x1, [x0, #24]
    4e9c:	ldrsw	x0, [sp, #64]
    4ea0:	lsl	x0, x0, #3
    4ea4:	add	x0, x1, x0
    4ea8:	ldr	x0, [x0]
    4eac:	ldr	x0, [x0, #16]
    4eb0:	b	4ee4 <XS_Digest__MD5_md5+0x40c>
    4eb4:	ldr	x0, [sp, #40]
    4eb8:	ldr	x1, [x0, #24]
    4ebc:	ldrsw	x0, [sp, #64]
    4ec0:	lsl	x0, x0, #3
    4ec4:	add	x0, x1, x0
    4ec8:	ldr	x0, [x0]
    4ecc:	add	x1, sp, #0x50
    4ed0:	mov	w3, #0x2                   	// #2
    4ed4:	mov	x2, x1
    4ed8:	mov	x1, x0
    4edc:	ldr	x0, [sp, #40]
    4ee0:	bl	f10 <Perl_sv_2pv_flags@plt>
    4ee4:	str	x0, [sp, #120]
    4ee8:	ldr	x0, [sp, #80]
    4eec:	cmp	x0, #0xb
    4ef0:	b.ne	4f20 <XS_Digest__MD5_md5+0x448>  // b.any
    4ef4:	mov	x2, #0xb                   	// #11
    4ef8:	ldr	x1, [sp, #120]
    4efc:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4f00:	add	x0, x0, #0x6a0
    4f04:	bl	f90 <memcmp@plt>
    4f08:	cmp	w0, #0x0
    4f0c:	b.ne	4f20 <XS_Digest__MD5_md5+0x448>  // b.any
    4f10:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    4f14:	add	x0, x0, #0x7d8
    4f18:	str	x0, [sp, #88]
    4f1c:	b	517c <XS_Digest__MD5_md5+0x6a4>
    4f20:	ldr	x0, [sp, #40]
    4f24:	ldr	x1, [x0, #24]
    4f28:	ldrsw	x0, [sp, #64]
    4f2c:	lsl	x0, x0, #3
    4f30:	add	x0, x1, x0
    4f34:	ldr	x0, [x0]
    4f38:	ldr	w0, [x0, #12]
    4f3c:	and	w0, w0, #0x800
    4f40:	cmp	w0, #0x0
    4f44:	b.eq	517c <XS_Digest__MD5_md5+0x6a4>  // b.none
    4f48:	ldr	x0, [sp, #40]
    4f4c:	ldr	x1, [x0, #24]
    4f50:	ldrsw	x0, [sp, #64]
    4f54:	lsl	x0, x0, #3
    4f58:	add	x0, x1, x0
    4f5c:	ldr	x0, [x0]
    4f60:	ldr	x0, [x0, #16]
    4f64:	str	x0, [sp, #128]
    4f68:	ldr	x0, [sp, #128]
    4f6c:	ldr	w0, [x0, #12]
    4f70:	and	w0, w0, #0x100000
    4f74:	cmp	w0, #0x0
    4f78:	b.eq	517c <XS_Digest__MD5_md5+0x6a4>  // b.none
    4f7c:	ldr	x0, [sp, #128]
    4f80:	ldr	x0, [x0]
    4f84:	ldr	x0, [x0]
    4f88:	ldr	w0, [x0, #12]
    4f8c:	and	w0, w0, #0x2000000
    4f90:	cmp	w0, #0x0
    4f94:	b.eq	5144 <XS_Digest__MD5_md5+0x66c>  // b.none
    4f98:	ldr	x0, [sp, #128]
    4f9c:	ldr	x0, [x0]
    4fa0:	ldr	x0, [x0]
    4fa4:	ldr	x1, [x0, #16]
    4fa8:	ldr	x0, [sp, #128]
    4fac:	ldr	x0, [x0]
    4fb0:	ldr	x0, [x0]
    4fb4:	ldr	x0, [x0]
    4fb8:	ldr	x0, [x0, #24]
    4fbc:	add	x0, x0, #0x1
    4fc0:	lsl	x0, x0, #3
    4fc4:	add	x0, x1, x0
    4fc8:	ldr	x0, [x0]
    4fcc:	cmp	x0, #0x0
    4fd0:	b.eq	5144 <XS_Digest__MD5_md5+0x66c>  // b.none
    4fd4:	ldr	x0, [sp, #128]
    4fd8:	ldr	x0, [x0]
    4fdc:	ldr	x0, [x0]
    4fe0:	ldr	x1, [x0, #16]
    4fe4:	ldr	x0, [sp, #128]
    4fe8:	ldr	x0, [x0]
    4fec:	ldr	x0, [x0]
    4ff0:	ldr	x0, [x0]
    4ff4:	ldr	x0, [x0, #24]
    4ff8:	add	x0, x0, #0x1
    4ffc:	lsl	x0, x0, #3
    5000:	add	x0, x1, x0
    5004:	ldr	w0, [x0, #28]
    5008:	cmp	w0, #0x0
    500c:	b.eq	5054 <XS_Digest__MD5_md5+0x57c>  // b.none
    5010:	ldr	x0, [sp, #128]
    5014:	ldr	x0, [x0]
    5018:	ldr	x0, [x0]
    501c:	ldr	x1, [x0, #16]
    5020:	ldr	x0, [sp, #128]
    5024:	ldr	x0, [x0]
    5028:	ldr	x0, [x0]
    502c:	ldr	x0, [x0]
    5030:	ldr	x0, [x0, #24]
    5034:	add	x0, x0, #0x1
    5038:	lsl	x0, x0, #3
    503c:	add	x0, x1, x0
    5040:	ldr	x0, [x0]
    5044:	ldr	x0, [x0]
    5048:	cmp	x0, #0x0
    504c:	b.ne	5090 <XS_Digest__MD5_md5+0x5b8>  // b.any
    5050:	b	5144 <XS_Digest__MD5_md5+0x66c>
    5054:	ldr	x0, [sp, #128]
    5058:	ldr	x0, [x0]
    505c:	ldr	x0, [x0]
    5060:	ldr	x1, [x0, #16]
    5064:	ldr	x0, [sp, #128]
    5068:	ldr	x0, [x0]
    506c:	ldr	x0, [x0]
    5070:	ldr	x0, [x0]
    5074:	ldr	x0, [x0, #24]
    5078:	add	x0, x0, #0x1
    507c:	lsl	x0, x0, #3
    5080:	add	x0, x1, x0
    5084:	ldr	x0, [x0]
    5088:	cmp	x0, #0x0
    508c:	b.eq	5144 <XS_Digest__MD5_md5+0x66c>  // b.none
    5090:	ldr	x0, [sp, #128]
    5094:	ldr	x0, [x0]
    5098:	ldr	x0, [x0]
    509c:	ldr	x1, [x0, #16]
    50a0:	ldr	x0, [sp, #128]
    50a4:	ldr	x0, [x0]
    50a8:	ldr	x0, [x0]
    50ac:	ldr	x0, [x0]
    50b0:	ldr	x0, [x0, #24]
    50b4:	add	x0, x0, #0x1
    50b8:	lsl	x0, x0, #3
    50bc:	add	x0, x1, x0
    50c0:	ldr	w0, [x0, #28]
    50c4:	cmp	w0, #0x0
    50c8:	b.eq	5108 <XS_Digest__MD5_md5+0x630>  // b.none
    50cc:	ldr	x0, [sp, #128]
    50d0:	ldr	x0, [x0]
    50d4:	ldr	x0, [x0]
    50d8:	ldr	x1, [x0, #16]
    50dc:	ldr	x0, [sp, #128]
    50e0:	ldr	x0, [x0]
    50e4:	ldr	x0, [x0]
    50e8:	ldr	x0, [x0]
    50ec:	ldr	x0, [x0, #24]
    50f0:	add	x0, x0, #0x1
    50f4:	lsl	x0, x0, #3
    50f8:	add	x0, x1, x0
    50fc:	ldr	x0, [x0]
    5100:	ldr	x0, [x0]
    5104:	b	513c <XS_Digest__MD5_md5+0x664>
    5108:	ldr	x0, [sp, #128]
    510c:	ldr	x0, [x0]
    5110:	ldr	x0, [x0]
    5114:	ldr	x1, [x0, #16]
    5118:	ldr	x0, [sp, #128]
    511c:	ldr	x0, [x0]
    5120:	ldr	x0, [x0]
    5124:	ldr	x0, [x0]
    5128:	ldr	x0, [x0, #24]
    512c:	add	x0, x0, #0x1
    5130:	lsl	x0, x0, #3
    5134:	add	x0, x1, x0
    5138:	ldr	x0, [x0]
    513c:	add	x0, x0, #0x8
    5140:	b	5148 <XS_Digest__MD5_md5+0x670>
    5144:	mov	x0, #0x0                   	// #0
    5148:	str	x0, [sp, #136]
    514c:	ldr	x0, [sp, #136]
    5150:	cmp	x0, #0x0
    5154:	b.eq	517c <XS_Digest__MD5_md5+0x6a4>  // b.none
    5158:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    515c:	add	x1, x0, #0x6a0
    5160:	ldr	x0, [sp, #136]
    5164:	bl	fb0 <strcmp@plt>
    5168:	cmp	w0, #0x0
    516c:	b.ne	517c <XS_Digest__MD5_md5+0x6a4>  // b.any
    5170:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5174:	add	x0, x0, #0x798
    5178:	str	x0, [sp, #88]
    517c:	ldr	x0, [sp, #88]
    5180:	cmp	x0, #0x0
    5184:	b.eq	51d8 <XS_Digest__MD5_md5+0x700>  // b.none
    5188:	ldr	w0, [sp, #72]
    518c:	cmp	w0, #0x0
    5190:	b.eq	51b8 <XS_Digest__MD5_md5+0x6e0>  // b.none
    5194:	ldr	w0, [sp, #72]
    5198:	cmp	w0, #0x1
    519c:	b.ne	51ac <XS_Digest__MD5_md5+0x6d4>  // b.any
    51a0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    51a4:	add	x0, x0, #0x7f8
    51a8:	b	51c0 <XS_Digest__MD5_md5+0x6e8>
    51ac:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    51b0:	add	x0, x0, #0x800
    51b4:	b	51c0 <XS_Digest__MD5_md5+0x6e8>
    51b8:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    51bc:	add	x0, x0, #0x810
    51c0:	str	x0, [sp, #160]
    51c4:	ldr	x2, [sp, #88]
    51c8:	ldr	x1, [sp, #160]
    51cc:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    51d0:	add	x0, x0, #0x818
    51d4:	bl	ed0 <Perl_warn_nocontext@plt>
    51d8:	str	wzr, [sp, #60]
    51dc:	b	5348 <XS_Digest__MD5_md5+0x870>
    51e0:	ldr	x0, [sp, #40]
    51e4:	ldr	x1, [x0, #24]
    51e8:	ldr	w2, [sp, #64]
    51ec:	ldr	w0, [sp, #60]
    51f0:	add	w0, w2, w0
    51f4:	sxtw	x0, w0
    51f8:	lsl	x0, x0, #3
    51fc:	add	x0, x1, x0
    5200:	ldr	x0, [x0]
    5204:	ldr	w0, [x0, #12]
    5208:	and	w0, w0, #0x20000000
    520c:	str	w0, [sp, #76]
    5210:	ldr	x0, [sp, #40]
    5214:	ldr	x1, [x0, #24]
    5218:	ldr	w2, [sp, #64]
    521c:	ldr	w0, [sp, #60]
    5220:	add	w0, w2, w0
    5224:	sxtw	x0, w0
    5228:	lsl	x0, x0, #3
    522c:	add	x0, x1, x0
    5230:	ldr	x0, [x0]
    5234:	ldr	w1, [x0, #12]
    5238:	mov	w0, #0x400                 	// #1024
    523c:	movk	w0, #0x2020, lsl #16
    5240:	and	w0, w1, w0
    5244:	cmp	w0, #0x400
    5248:	b.ne	52a8 <XS_Digest__MD5_md5+0x7d0>  // b.any
    524c:	ldr	x0, [sp, #40]
    5250:	ldr	x1, [x0, #24]
    5254:	ldr	w2, [sp, #64]
    5258:	ldr	w0, [sp, #60]
    525c:	add	w0, w2, w0
    5260:	sxtw	x0, w0
    5264:	lsl	x0, x0, #3
    5268:	add	x0, x1, x0
    526c:	ldr	x0, [x0]
    5270:	ldr	x0, [x0]
    5274:	ldr	x0, [x0, #16]
    5278:	str	x0, [sp, #80]
    527c:	ldr	x0, [sp, #40]
    5280:	ldr	x1, [x0, #24]
    5284:	ldr	w2, [sp, #64]
    5288:	ldr	w0, [sp, #60]
    528c:	add	w0, w2, w0
    5290:	sxtw	x0, w0
    5294:	lsl	x0, x0, #3
    5298:	add	x0, x1, x0
    529c:	ldr	x0, [x0]
    52a0:	ldr	x0, [x0, #16]
    52a4:	b	52e0 <XS_Digest__MD5_md5+0x808>
    52a8:	ldr	x0, [sp, #40]
    52ac:	ldr	x1, [x0, #24]
    52b0:	ldr	w2, [sp, #64]
    52b4:	ldr	w0, [sp, #60]
    52b8:	add	w0, w2, w0
    52bc:	sxtw	x0, w0
    52c0:	lsl	x0, x0, #3
    52c4:	add	x0, x1, x0
    52c8:	ldr	x0, [x0]
    52cc:	add	x1, sp, #0x50
    52d0:	mov	x2, x1
    52d4:	mov	x1, x0
    52d8:	ldr	x0, [sp, #40]
    52dc:	bl	f00 <Perl_sv_2pvbyte@plt>
    52e0:	str	x0, [sp, #120]
    52e4:	ldr	x1, [sp, #80]
    52e8:	add	x0, sp, #0xb0
    52ec:	mov	x2, x1
    52f0:	ldr	x1, [sp, #120]
    52f4:	bl	309c <MD5Update>
    52f8:	ldr	w0, [sp, #76]
    52fc:	cmp	w0, #0x0
    5300:	b.eq	533c <XS_Digest__MD5_md5+0x864>  // b.none
    5304:	ldr	x0, [sp, #40]
    5308:	ldr	x1, [x0, #24]
    530c:	ldr	w2, [sp, #64]
    5310:	ldr	w0, [sp, #60]
    5314:	add	w0, w2, w0
    5318:	sxtw	x0, w0
    531c:	lsl	x0, x0, #3
    5320:	add	x0, x1, x0
    5324:	ldr	x0, [x0]
    5328:	mov	x3, #0x0                   	// #0
    532c:	mov	w2, #0x2                   	// #2
    5330:	mov	x1, x0
    5334:	ldr	x0, [sp, #40]
    5338:	bl	f70 <Perl_sv_utf8_upgrade_flags_grow@plt>
    533c:	ldr	w0, [sp, #60]
    5340:	add	w0, w0, #0x1
    5344:	str	w0, [sp, #60]
    5348:	ldr	w1, [sp, #60]
    534c:	ldr	w0, [sp, #68]
    5350:	cmp	w1, w0
    5354:	b.lt	51e0 <XS_Digest__MD5_md5+0x708>  // b.tstop
    5358:	add	x1, sp, #0xb0
    535c:	add	x0, sp, #0x148
    5360:	bl	3218 <MD5Final>
    5364:	ldr	x0, [sp, #40]
    5368:	ldr	x1, [x0, #24]
    536c:	ldrsw	x0, [sp, #64]
    5370:	lsl	x0, x0, #3
    5374:	add	x19, x1, x0
    5378:	add	x0, sp, #0x148
    537c:	ldr	w2, [sp, #72]
    5380:	mov	x1, x0
    5384:	ldr	x0, [sp, #40]
    5388:	bl	3734 <make_mortal_sv>
    538c:	str	x0, [x19]
    5390:	mov	x0, #0x1                   	// #1
    5394:	str	x0, [sp, #168]
    5398:	ldr	x0, [sp, #40]
    539c:	ldr	x1, [x0, #24]
    53a0:	ldrsw	x2, [sp, #64]
    53a4:	ldr	x0, [sp, #168]
    53a8:	add	x0, x2, x0
    53ac:	lsl	x0, x0, #3
    53b0:	sub	x0, x0, #0x8
    53b4:	add	x1, x1, x0
    53b8:	ldr	x0, [sp, #40]
    53bc:	str	x1, [x0]
    53c0:	nop
    53c4:	adrp	x0, 16000 <__FRAME_END__+0x10218>
    53c8:	ldr	x0, [x0, #4048]
    53cc:	ldr	x1, [sp, #344]
    53d0:	ldr	x0, [x0]
    53d4:	eor	x0, x1, x0
    53d8:	cmp	x0, #0x0
    53dc:	b.eq	53e4 <XS_Digest__MD5_md5+0x90c>  // b.none
    53e0:	bl	f40 <__stack_chk_fail@plt>
    53e4:	ldr	x19, [sp, #16]
    53e8:	ldp	x29, x30, [sp], #352
    53ec:	ret

00000000000053f0 <boot_Digest__MD5>:
    53f0:	stp	x29, x30, [sp, #-128]!
    53f4:	mov	x29, sp
    53f8:	str	x0, [sp, #24]
    53fc:	str	x1, [sp, #16]
    5400:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5404:	add	x4, x0, #0x838
    5408:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    540c:	add	x3, x0, #0x840
    5410:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5414:	add	x2, x0, #0x848
    5418:	ldr	x1, [sp, #24]
    541c:	mov	w0, #0x4e7                 	// #1255
    5420:	movk	w0, #0xd30, lsl #16
    5424:	bl	1040 <Perl_xs_handshake@plt>
    5428:	str	w0, [sp, #40]
    542c:	ldr	x0, [sp, #24]
    5430:	ldr	x1, [x0, #24]
    5434:	ldrsw	x0, [sp, #40]
    5438:	lsl	x0, x0, #3
    543c:	add	x0, x1, x0
    5440:	str	x0, [sp, #48]
    5444:	ldr	x0, [sp, #24]
    5448:	ldr	x0, [x0]
    544c:	str	x0, [sp, #56]
    5450:	ldr	x1, [sp, #56]
    5454:	ldr	x0, [sp, #48]
    5458:	sub	x0, x1, x0
    545c:	asr	x0, x0, #3
    5460:	str	w0, [sp, #44]
    5464:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5468:	add	x0, x0, #0x848
    546c:	str	x0, [sp, #64]
    5470:	adrp	x0, 3000 <MD5Transform+0x1c94>
    5474:	add	x2, x0, #0x840
    5478:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    547c:	add	x1, x0, #0x850
    5480:	ldr	x0, [sp, #24]
    5484:	bl	fd0 <Perl_newXS_deffile@plt>
    5488:	adrp	x0, 3000 <MD5Transform+0x1c94>
    548c:	add	x2, x0, #0xa30
    5490:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5494:	add	x1, x0, #0x868
    5498:	ldr	x0, [sp, #24]
    549c:	bl	fd0 <Perl_newXS_deffile@plt>
    54a0:	adrp	x0, 3000 <MD5Transform+0x1c94>
    54a4:	add	x2, x0, #0xba4
    54a8:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    54ac:	add	x1, x0, #0x880
    54b0:	ldr	x0, [sp, #24]
    54b4:	bl	fd0 <Perl_newXS_deffile@plt>
    54b8:	adrp	x0, 3000 <MD5Transform+0x1c94>
    54bc:	add	x2, x0, #0xc88
    54c0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    54c4:	add	x1, x0, #0x898
    54c8:	ldr	x0, [sp, #24]
    54cc:	bl	fd0 <Perl_newXS_deffile@plt>
    54d0:	adrp	x0, 3000 <MD5Transform+0x1c94>
    54d4:	add	x2, x0, #0xf3c
    54d8:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    54dc:	add	x1, x0, #0x8b0
    54e0:	ldr	x0, [sp, #24]
    54e4:	bl	fd0 <Perl_newXS_deffile@plt>
    54e8:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    54ec:	add	x2, x0, #0x1b4
    54f0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    54f4:	add	x1, x0, #0x8c8
    54f8:	ldr	x0, [sp, #24]
    54fc:	bl	fd0 <Perl_newXS_deffile@plt>
    5500:	str	x0, [sp, #72]
    5504:	ldr	x0, [sp, #72]
    5508:	ldr	x0, [x0]
    550c:	str	x0, [sp, #80]
    5510:	ldr	x0, [sp, #80]
    5514:	mov	w1, #0x2                   	// #2
    5518:	str	w1, [x0, #40]
    551c:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    5520:	add	x2, x0, #0x1b4
    5524:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5528:	add	x1, x0, #0x8e0
    552c:	ldr	x0, [sp, #24]
    5530:	bl	fd0 <Perl_newXS_deffile@plt>
    5534:	str	x0, [sp, #72]
    5538:	ldr	x0, [sp, #72]
    553c:	ldr	x0, [x0]
    5540:	str	x0, [sp, #88]
    5544:	ldr	x0, [sp, #88]
    5548:	str	wzr, [x0, #40]
    554c:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    5550:	add	x2, x0, #0x1b4
    5554:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5558:	add	x1, x0, #0x8f8
    555c:	ldr	x0, [sp, #24]
    5560:	bl	fd0 <Perl_newXS_deffile@plt>
    5564:	str	x0, [sp, #72]
    5568:	ldr	x0, [sp, #72]
    556c:	ldr	x0, [x0]
    5570:	str	x0, [sp, #96]
    5574:	ldr	x0, [sp, #96]
    5578:	mov	w1, #0x1                   	// #1
    557c:	str	w1, [x0, #40]
    5580:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    5584:	add	x2, x0, #0x340
    5588:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    558c:	add	x1, x0, #0x910
    5590:	ldr	x0, [sp, #24]
    5594:	bl	fd0 <Perl_newXS_deffile@plt>
    5598:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    559c:	add	x2, x0, #0xad8
    55a0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    55a4:	add	x1, x0, #0x928
    55a8:	ldr	x0, [sp, #24]
    55ac:	bl	fd0 <Perl_newXS_deffile@plt>
    55b0:	str	x0, [sp, #72]
    55b4:	ldr	x0, [sp, #72]
    55b8:	ldr	x0, [x0]
    55bc:	str	x0, [sp, #104]
    55c0:	ldr	x0, [sp, #104]
    55c4:	str	wzr, [x0, #40]
    55c8:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    55cc:	add	x2, x0, #0xad8
    55d0:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    55d4:	add	x1, x0, #0x940
    55d8:	ldr	x0, [sp, #24]
    55dc:	bl	fd0 <Perl_newXS_deffile@plt>
    55e0:	str	x0, [sp, #72]
    55e4:	ldr	x0, [sp, #72]
    55e8:	ldr	x0, [x0]
    55ec:	str	x0, [sp, #112]
    55f0:	ldr	x0, [sp, #112]
    55f4:	mov	w1, #0x2                   	// #2
    55f8:	str	w1, [x0, #40]
    55fc:	adrp	x0, 4000 <XS_Digest__MD5_addfile+0xc4>
    5600:	add	x2, x0, #0xad8
    5604:	adrp	x0, 5000 <XS_Digest__MD5_md5+0x528>
    5608:	add	x1, x0, #0x958
    560c:	ldr	x0, [sp, #24]
    5610:	bl	fd0 <Perl_newXS_deffile@plt>
    5614:	str	x0, [sp, #72]
    5618:	ldr	x0, [sp, #72]
    561c:	ldr	x0, [x0]
    5620:	str	x0, [sp, #120]
    5624:	ldr	x0, [sp, #120]
    5628:	mov	w1, #0x1                   	// #1
    562c:	str	w1, [x0, #40]
    5630:	ldr	w1, [sp, #40]
    5634:	ldr	x0, [sp, #24]
    5638:	bl	f20 <Perl_xs_boot_epilog@plt>
    563c:	nop
    5640:	ldp	x29, x30, [sp], #128
    5644:	ret

Disassembly of section .fini:

0000000000005648 <_fini>:
    5648:	stp	x29, x30, [sp, #-16]!
    564c:	mov	x29, sp
    5650:	ldp	x29, x30, [sp], #16
    5654:	ret
