#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov  9 12:56:44 2018
# Process ID: 5988
# Current directory: D:/FPGA/VIO_VHDL/VIO_VHDL.runs/design_1_MATH_UNIT_0_0_synth_1
# Command line: vivado.exe -log design_1_MATH_UNIT_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_MATH_UNIT_0_0.tcl
# Log file: D:/FPGA/VIO_VHDL/VIO_VHDL.runs/design_1_MATH_UNIT_0_0_synth_1/design_1_MATH_UNIT_0_0.vds
# Journal file: D:/FPGA/VIO_VHDL/VIO_VHDL.runs/design_1_MATH_UNIT_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_MATH_UNIT_0_0.tcl -notrace
