
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>SystemVerilog Review | Elijah's Notes</title>

    <!-- SEO Meta Tags -->
    <meta name="description" content="SystemVerilog review for EE271/CSE371 Spring 2025, covering basic concepts for combinational and sequential logic, FSMs, and test benches.">
    <meta name="author" content="Elijah Melton">
    <meta name="robots" content="index, follow">
    <meta name="generator" content="Custom Static Site Generator">
    <link rel="canonical" href="https://notes.elimelt.com/hardware-design/371/verilog-review.html">

    <!-- Open Graph / Facebook -->
    <meta property="og:type" content="article">
    <meta property="og:title" content="SystemVerilog Review">
    <meta property="og:description" content="SystemVerilog review for EE271/CSE371 Spring 2025, covering basic concepts for combinational and sequential logic, FSMs, and test benches.">
    <meta property="og:url" content="https://notes.elimelt.com/hardware-design/371/verilog-review.html">

    <!-- Twitter -->
    <meta name="twitter:card" content="summary">
    <meta name="twitter:title" content="SystemVerilog Review">
    <meta name="twitter:description" content="SystemVerilog review for EE271/CSE371 Spring 2025, covering basic concepts for combinational and sequential logic, FSMs, and test benches.">

    <meta name="keywords" content="systemverilog,review,combinational logic,sequential logic,fsm,test benches">

    <!-- Schema.org JSON-LD -->
    <script type="application/ld+json">
    {"@context": "https://schema.org", "@type": "Article", "headline": "SystemVerilog Review", "dateModified": "2025-05-07T12:52:53.957165", "description": "SystemVerilog review for EE271/CSE371 Spring 2025, covering basic concepts for combinational and sequential logic, FSMs, and test benches.", "articleSection": "Hardware", "keywords": "systemverilog,review,combinational logic,sequential logic,fsm,test benches"}
    </script>

    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/katex.min.css">
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/katex.min.js"></script>
    <script src="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.7.1/contrib/auto-render.min.js"></script>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/default.min.css">
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/highlight.min.js"></script>
<!-- and it's easy to individually load additional languages -->
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/verilog.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/python.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/java.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/cpp.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/languages/c.min.js"></script>
    <link rel="stylesheet" href=/css/styles.css>

    <!-- Configure KaTeX auto-render -->
    <script>
        document.addEventListener("DOMContentLoaded", function() {
            renderMathInElement(document.body, {
                delimiters: [
                    {left: "$$", right: "$$", display: true},
                    {left: "\[", right: "\]", display: true},
                    {left: "$", right: "$", display: false},
                ],
                preProcess: (math) => {
                    console.log("Pre-processing: " + math);
                    math = math.split("\n").map((line) => {
                        if (line.endsWith("\\")) {
                            return line + "\\";
                        }
                        return line;
                    }).join("\n");
                    return math;
                },
                throwOnError: false
            });
        });
    </script>
</head>
<body>
    <header>
        <nav role="navigation" aria-label="Main navigation">
            <a href="/index.html">Home</a>
<a href="/categories/index.html">Categories</a>
<a href="/tags/index.html">Tags</a>
        </nav>
        <div class="breadcrumbs" role="navigation" aria-label="Breadcrumb">
            <a href="/index.html">Home</a> » <a href="/categories/hardware.html">Hardware</a> » SystemVerilog Review
        </div>
    </header>
    <main role="main">
        <article>
            <h1>SystemVerilog Review</h1>
            <div class="meta">
                <time datetime="2025-05-07T12:52:53.957165">
                    Last modified: 2025-05-07
                </time>
                <span>Category: <a href="/categories/hardware.html">Hardware</a></span>
                <span><a id="parent-link" href="index.html">..</a></span>
            </div>
            <div class=markdown-content content>
                <h1 id="systemverilog-review">SystemVerilog Review</h1>
<h3 id="integer-representation">Integer Representation</h3>
<ul>
<li><strong>Unsigned integers</strong>: Standard binary (base 2) representation<ul>
<li>With $n$ bits, can represent integers $0$ to $2^n - 1$</li>
</ul>
</li>
<li><strong>Signed integers</strong>: Two's Complement representation<ul>
<li>Most significant bit (MSB) has negative weight $(-2^{(n-1)})$</li>
<li>With $n$ bits, can represent integers $-2^{(n-1)}$ to $2^{(n-1)} - 1$</li>
<li>MSB functions as sign bit (0 = positive, 1 = negative)</li>
<li>Negation: Bitwise complement + 1 (e.g., <code>~x + 1</code>)</li>
</ul>
</li>
</ul>
<h3 id="constants-data-types">Constants &amp; Data Types</h3>
<ul>
<li>Multi-bit constants format: <code>&lt;n&gt;'&lt;s&gt;&lt;b&gt;#...#</code><ul>
<li><code>&lt;n&gt;</code> = width (unsized by default)</li>
<li><code>&lt;s&gt;</code> = signed designation (omit or 's')</li>
<li><code>&lt;b&gt;</code> = radix/base (d=decimal, h=hex, b=binary, o=octal)</li>
<li>Case-insensitive, underscores allowed for readability</li>
</ul>
</li>
</ul>
<h3 id="operators">Operators</h3>
<ul>
<li>Arithmetic: <code>+</code>, <code>-</code>, <code>*</code>, <code>/</code>, <code>%</code> (modulus), <code>**</code> (exponentiation)</li>
<li>Shift: <code>&gt;&gt;</code>, <code>&lt;&lt;</code>, <code>&gt;&gt;&gt;</code> (arithmetic right shift)</li>
<li>Relational: <code>&gt;</code>, <code>&lt;</code>, <code>&gt;=</code>, <code>&lt;=</code></li>
<li>Equality: <code>==</code>, <code>!=</code>, <code>===</code> (case equality)</li>
<li>Bitwise: <code>~</code>, <code>&amp;</code>, <code>|</code>, <code>^</code></li>
<li>Logical: <code>!</code>, <code>&amp;&amp;</code>, <code>||</code></li>
<li>Ternary operator: <code>select ? &lt;then_expr&gt; : &lt;else_expr&gt;</code></li>
</ul>
<h3 id="bit-manipulation">Bit Manipulation</h3>
<ul>
<li>Concatenation: <code>{sig, ..., sig}</code></li>
<li>Replication: <code>{n{m}}</code> (repeats value m, n times)</li>
</ul>
<h3 id="parameters">Parameters</h3>
<ul>
<li>Named constants with default values</li>
<li>Format for parameterized modules:<ul>
<li><code>module &lt;name&gt; #(&lt;parameter list&gt;) (&lt;port list&gt;);</code></li>
<li>Example: <code>#(parameter N = 8)</code></li>
</ul>
</li>
</ul>
<h2 id="modules-instantiation">Modules &amp; Instantiation</h2>
<ul>
<li>Modules are the building blocks of design hierarchy</li>
<li>Ports define connections between module and environment</li>
<li>Port direction: <code>input</code>, <code>output</code>, <code>inout</code></li>
<li>Module instantiation: <code>&lt;type&gt; &lt;name&gt; (&lt;port connections&gt;);</code></li>
<li>Connection styles:<ol>
<li>Positional: <code>my_tri(out, in, enable);</code></li>
<li>Named/explicit: <code>my_tri(.out(out), .in(in), .enable(enable));</code></li>
<li>Implicit: <code>my_tri(.out, .in, .enable);</code> (when port/signal names match)</li>
</ol>
</li>
</ul>
<h2 id="procedural-blocks">Procedural Blocks</h2>
<ul>
<li><strong>Always blocks</strong>: Used for behavioral code, run repeatedly based on sensitivity list</li>
<li>SystemVerilog variants:<ul>
<li><code>always_comb</code>: For combinational logic (auto sensitivity list)</li>
<li><code>always_latch</code>: For latch-based logic (auto sensitivity list)</li>
<li><code>always_ff</code>: For sequential/clocked logic (must specify sensitivity)</li>
</ul>
</li>
<li><strong>Initial blocks</strong>: Run once at time zero (for simulation/test benches only)</li>
</ul>
<h2 id="latches-vs-flip-flops">Latches vs. Flip-Flops</h2>
<ul>
<li>Both store information, but operate differently:<ul>
<li>Latches are asynchronous (level-sensitive)</li>
<li>Flip-flops are edge-triggered (synchronous)</li>
</ul>
</li>
<li>Beware of inadvertent latches from incomplete assignments</li>
</ul>
<h2 id="case-statements">Case Statements</h2>
<ul>
<li>Create combinational logic inside always blocks</li>
<li>Must include <code>default</code> case to avoid incomplete assignments</li>
<li>Each case has an implied break</li>
</ul>
<h2 id="finite-state-machines-fsms">Finite State Machines (FSMs)</h2>
<ul>
<li>A way to conceptualize computation over time using state transition diagrams</li>
<li>Components:<ol>
<li>State register (sequential logic)</li>
<li>Next state logic (combinational)</li>
<li>Output logic (combinational)</li>
</ol>
</li>
<li>Implementation notes:<ul>
<li>States require binary encoding (use enum for readability)</li>
<li>Reset can be synchronous or asynchronous</li>
<li>State logic can be one combined block or two separate blocks</li>
</ul>
</li>
</ul>
<h3 id="moore-vs-mealy-fsms">Moore vs. Mealy FSMs</h3>
<ul>
<li><strong>Moore</strong>: Outputs depend only on current state<ul>
<li>Output changes synchronously with state changes</li>
</ul>
</li>
<li><strong>Mealy</strong>: Outputs depend on state and inputs<ul>
<li>Input changes can cause immediate output changes</li>
</ul>
</li>
</ul>
<h2 id="test-benches">Test Benches</h2>
<ul>
<li>Special modules for simulation only</li>
<li>Create simulated inputs for FPGA testing</li>
<li>Control timing of signals using:<ul>
<li>Delay: <code>#&lt;time&gt;</code></li>
<li>Edge-sensitive: <code>@(&lt;pos/neg&gt;edge &lt;signal&gt;)</code></li>
<li>Level-sensitive: <code>wait(&lt;expression&gt;)</code></li>
</ul>
</li>
<li>Output test results using <code>$display</code> and related system tasks</li>
<li>Format specifiers for output: <code>%h</code> (hex), <code>%d</code> (decimal), <code>%b</code> (binary), etc.</li>
</ul>
            </div>
            <div class="tags">
                Tags:
                <a href="/tags/combinational%20logic.html">combinational logic</a>
                <a href="/tags/fsm.html">fsm</a>
                <a href="/tags/review.html">review</a>
                <a href="/tags/sequential%20logic.html">sequential logic</a>
                <a href="/tags/systemverilog.html">systemverilog</a>
                <a href="/tags/test%20benches.html">test benches</a>
            </div>
        </article>
    </main>
    <footer role="contentinfo">
        <p>2025, authored by Elijah Melton.</p>
    </footer>
</body>
</html>