From 24a7a8bf25aae27ac11295f4fbd590b94a144c4e Mon Sep 17 00:00:00 2001
From: "tao.zeng" <tao.zeng@amlogic.com>
Date: Tue, 14 Oct 2014 13:54:01 +0800
Subject: [PATCH 4952/5965] PD #98115: Increase delay to 500us after reset PLL
 for lock error under high temperature

Change-Id: If553552029e9ec7e6ec5a743a6076f692e2a9e0d
---
 arch/arm/mach-meson8b/clock.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/arch/arm/mach-meson8b/clock.c b/arch/arm/mach-meson8b/clock.c
index ea83b539dd0c..2a0eea703265 100755
--- a/arch/arm/mach-meson8b/clock.c
+++ b/arch/arm/mach-meson8b/clock.c
@@ -1193,7 +1193,7 @@ SETPLL:
 
 		aml_write_reg32(P_HHI_SYS_PLL_CNTL,  cpu_clk_cntl);
 
-		udelay_scaled(100, dst / 1000000, 24 /*clk_get_rate_xtal*/);
+		udelay_scaled(500, dst / 1000000, 24 /*clk_get_rate_xtal*/);
 
 		cntl = aml_read_reg32(P_HHI_SYS_PLL_CNTL);
 		if((cntl & (1<<31)) == 0){
-- 
2.19.0

