library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;

entity ULA is

	port 
	(
		inA	: in std_logic_vector	(7 downto 0);
		inB	: in std_logic_vector	(7 downto 0);
		sel	: in std_logic_vector	(2 downto 0);
		outX	: out std_logic_vector	(7 downto 0);
		flagEqual : out std_logic
	);

end entity;

architecture arc_ula of ULA is
	signal equal : std_logic;
begin
	equal <= '1' when (to_integer(inA XOR inB) = '0') else '0'

	with sel select 
	
		outX <= std_logic_vector(unsigned(inA) + unsigned(inB)) when "000",
					equal when "001",
					inA when "011",
					inB when "010"
					(others => '0') when others;

end arc_ula;