<stg><name>conv_2d_large_cl.1</name>


<trans_list>

<trans id="60" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="65" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="7" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="9" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="14" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:0  %data_col_V = alloca [16 x i14], align 2

]]></Node>
<StgValue><ssdm name="data_col_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="14" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:1  %res_V_assign = alloca [8 x i14], align 2

]]></Node>
<StgValue><ssdm name="res_V_assign"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i5 [ %i_7, %6 ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader:1  %phi_mul = phi i13 [ %next_mul, %6 ], [ 0, %arrayctor.loop1.preheader ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader:2  %next_mul = add i13 %phi_mul, 232

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %tmp = icmp eq i5 %i, -3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:5  %i_7 = add i5 %i, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %tmp, label %7, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str20)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %j = phi i5 [ 0, %0 ], [ %j_1, %5 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp_s = icmp eq i5 %j, -3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_65 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 29, i64 29, i64 29)

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %j_1 = add i5 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_s, label %6, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="5" op_4_bw="5">
<![CDATA[
:2  call fastcc void @im2col_2d_cl.1([1024 x i14]* %data_V, [16 x i14]* %data_col_V, i5 %i, i5 %j)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_68 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str20, i32 %tmp_48)

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="32" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14" op_3_bw="5" op_4_bw="5">
<![CDATA[
:2  call fastcc void @im2col_2d_cl.1([1024 x i14]* %data_V, [16 x i14]* %data_col_V, i5 %i, i5 %j)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="33" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
:3  call fastcc void @dense_large_rf_gt_ni.1([16 x i14]* %data_col_V, [8 x i14]* %res_V_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str21) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str21)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="14">
<![CDATA[
:3  call fastcc void @dense_large_rf_gt_ni.1([16 x i14]* %data_col_V, [8 x i14]* %res_V_assign)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:4  %tmp_77 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8">
<![CDATA[
:5  %tmp_135_cast_cast = zext i8 %tmp_77 to i9

]]></Node>
<StgValue><ssdm name="tmp_135_cast_cast"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="40" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %k = phi i4 [ 0, %2 ], [ %k_1, %4 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="41" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="9" op_0_bw="4">
<![CDATA[
:1  %k_cast4_cast = zext i4 %k to i9

]]></Node>
<StgValue><ssdm name="k_cast4_cast"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_78 = icmp eq i4 %k, -8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %k_1 = add i4 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_78, label %5, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp1 = add i9 %tmp_135_cast_cast, %k_cast4_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="9">
<![CDATA[
:2  %tmp1_cast = zext i9 %tmp1 to i13

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:3  %tmp_79 = add i13 %tmp1_cast, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="4">
<![CDATA[
:5  %tmp_81 = zext i4 %k to i64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %res_V_assign_addr = getelementptr [8 x i14]* %res_V_assign, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="res_V_assign_addr"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="3">
<![CDATA[
:7  %res_V_assign_load = load i14* %res_V_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="res_V_assign_load"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str21, i32 %tmp_49)

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="3">
<![CDATA[
:7  %res_V_assign_load = load i14* %res_V_assign_addr, align 2

]]></Node>
<StgValue><ssdm name="res_V_assign_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str22) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="13">
<![CDATA[
:4  %tmp_80 = zext i13 %tmp_79 to i64

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="13" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %res_V_addr = getelementptr [6728 x i14]* %res_V, i64 0, i64 %tmp_80

]]></Node>
<StgValue><ssdm name="res_V_addr"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="14" op_1_bw="13">
<![CDATA[
:9  store i14 %res_V_assign_load, i14* %res_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="73" name="data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="74" name="res_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="75" name="outidx7" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="outidx7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="76" name="w3_V" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="w3_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="78" from="StgValue_77" to="data_col_V" fromId="77" toId="10">
</dataflow>
<dataflow id="79" from="StgValue_77" to="res_V_assign" fromId="77" toId="11">
</dataflow>
<dataflow id="80" from="i_7" to="i" fromId="18" toId="13">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="StgValue_31" to="i" fromId="31" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="83" from="StgValue_82" to="i" fromId="82" toId="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="84" from="StgValue_12" to="i" fromId="12" toId="13">
</dataflow>
<dataflow id="85" from="next_mul" to="phi_mul" fromId="15" toId="14">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="StgValue_31" to="phi_mul" fromId="31" toId="14">
<BackEdge/>
</dataflow>
<dataflow id="88" from="StgValue_87" to="phi_mul" fromId="87" toId="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="89" from="StgValue_12" to="phi_mul" fromId="12" toId="14">
</dataflow>
<dataflow id="90" from="phi_mul" to="next_mul" fromId="14" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="next_mul" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="i" to="tmp" fromId="13" toId="16">
</dataflow>
<dataflow id="95" from="StgValue_94" to="tmp" fromId="94" toId="16">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="96" toId="17">
</dataflow>
<dataflow id="99" from="StgValue_98" to="empty" fromId="98" toId="17">
</dataflow>
<dataflow id="100" from="StgValue_98" to="empty" fromId="98" toId="17">
</dataflow>
<dataflow id="101" from="StgValue_98" to="empty" fromId="98" toId="17">
</dataflow>
<dataflow id="102" from="i" to="i_7" fromId="13" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="i_7" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="tmp" to="StgValue_19" fromId="16" toId="19">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecLoopName" to="StgValue_20" fromId="106" toId="20">
</dataflow>
<dataflow id="109" from="p_str20" to="StgValue_20" fromId="108" toId="20">
</dataflow>
<dataflow id="111" from="_ssdm_op_SpecRegionBegin" to="tmp_48" fromId="110" toId="21">
</dataflow>
<dataflow id="112" from="p_str20" to="tmp_48" fromId="108" toId="21">
</dataflow>
<dataflow id="113" from="StgValue_82" to="j" fromId="82" toId="24">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="StgValue_22" to="j" fromId="22" toId="24">
</dataflow>
<dataflow id="115" from="j_1" to="j" fromId="27" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="116" from="StgValue_53" to="j" fromId="53" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="117" from="j" to="tmp_s" fromId="24" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_94" to="tmp_s" fromId="94" toId="25">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecLoopTripCount" to="empty_65" fromId="96" toId="26">
</dataflow>
<dataflow id="120" from="StgValue_98" to="empty_65" fromId="98" toId="26">
</dataflow>
<dataflow id="121" from="StgValue_98" to="empty_65" fromId="98" toId="26">
</dataflow>
<dataflow id="122" from="StgValue_98" to="empty_65" fromId="98" toId="26">
</dataflow>
<dataflow id="123" from="j" to="j_1" fromId="24" toId="27">
</dataflow>
<dataflow id="124" from="StgValue_103" to="j_1" fromId="103" toId="27">
</dataflow>
<dataflow id="125" from="tmp_s" to="StgValue_28" fromId="25" toId="28">
</dataflow>
<dataflow id="127" from="im2col_2d_cl.1" to="StgValue_29" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="data_V" to="StgValue_29" fromId="73" toId="29">
</dataflow>
<dataflow id="129" from="data_col_V" to="StgValue_29" fromId="10" toId="29">
</dataflow>
<dataflow id="130" from="i" to="StgValue_29" fromId="13" toId="29">
</dataflow>
<dataflow id="131" from="j" to="StgValue_29" fromId="24" toId="29">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecRegionEnd" to="empty_68" fromId="132" toId="30">
</dataflow>
<dataflow id="134" from="p_str20" to="empty_68" fromId="108" toId="30">
</dataflow>
<dataflow id="135" from="tmp_48" to="empty_68" fromId="21" toId="30">
</dataflow>
<dataflow id="136" from="im2col_2d_cl.1" to="StgValue_32" fromId="126" toId="32">
</dataflow>
<dataflow id="137" from="data_V" to="StgValue_32" fromId="73" toId="32">
</dataflow>
<dataflow id="138" from="data_col_V" to="StgValue_32" fromId="10" toId="32">
</dataflow>
<dataflow id="139" from="i" to="StgValue_32" fromId="13" toId="32">
</dataflow>
<dataflow id="140" from="j" to="StgValue_32" fromId="24" toId="32">
</dataflow>
<dataflow id="142" from="dense_large_rf_gt_ni.1" to="StgValue_33" fromId="141" toId="33">
</dataflow>
<dataflow id="143" from="data_col_V" to="StgValue_33" fromId="10" toId="33">
</dataflow>
<dataflow id="144" from="res_V_assign" to="StgValue_33" fromId="11" toId="33">
</dataflow>
<dataflow id="145" from="outidx7" to="StgValue_33" fromId="75" toId="33">
</dataflow>
<dataflow id="146" from="w3_V" to="StgValue_33" fromId="76" toId="33">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecLoopName" to="StgValue_34" fromId="106" toId="34">
</dataflow>
<dataflow id="149" from="p_str21" to="StgValue_34" fromId="148" toId="34">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecRegionBegin" to="tmp_49" fromId="110" toId="35">
</dataflow>
<dataflow id="151" from="p_str21" to="tmp_49" fromId="148" toId="35">
</dataflow>
<dataflow id="152" from="dense_large_rf_gt_ni.1" to="StgValue_36" fromId="141" toId="36">
</dataflow>
<dataflow id="153" from="data_col_V" to="StgValue_36" fromId="10" toId="36">
</dataflow>
<dataflow id="154" from="res_V_assign" to="StgValue_36" fromId="11" toId="36">
</dataflow>
<dataflow id="155" from="outidx7" to="StgValue_36" fromId="75" toId="36">
</dataflow>
<dataflow id="156" from="w3_V" to="StgValue_36" fromId="76" toId="36">
</dataflow>
<dataflow id="158" from="_ssdm_op_BitConcatenate.i8.i5.i3" to="tmp_77" fromId="157" toId="37">
</dataflow>
<dataflow id="159" from="j" to="tmp_77" fromId="24" toId="37">
</dataflow>
<dataflow id="161" from="StgValue_160" to="tmp_77" fromId="160" toId="37">
</dataflow>
<dataflow id="162" from="tmp_77" to="tmp_135_cast_cast" fromId="37" toId="38">
</dataflow>
<dataflow id="164" from="StgValue_163" to="k" fromId="163" toId="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="165" from="StgValue_39" to="k" fromId="39" toId="40">
</dataflow>
<dataflow id="166" from="k_1" to="k" fromId="44" toId="40">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="167" from="StgValue_59" to="k" fromId="59" toId="40">
<BackEdge/>
</dataflow>
<dataflow id="168" from="k" to="k_cast4_cast" fromId="40" toId="41">
</dataflow>
<dataflow id="169" from="k" to="tmp_78" fromId="40" toId="42">
</dataflow>
<dataflow id="171" from="StgValue_170" to="tmp_78" fromId="170" toId="42">
</dataflow>
<dataflow id="172" from="_ssdm_op_SpecLoopTripCount" to="empty_66" fromId="96" toId="43">
</dataflow>
<dataflow id="174" from="StgValue_173" to="empty_66" fromId="173" toId="43">
</dataflow>
<dataflow id="175" from="StgValue_173" to="empty_66" fromId="173" toId="43">
</dataflow>
<dataflow id="176" from="StgValue_173" to="empty_66" fromId="173" toId="43">
</dataflow>
<dataflow id="177" from="k" to="k_1" fromId="40" toId="44">
</dataflow>
<dataflow id="179" from="StgValue_178" to="k_1" fromId="178" toId="44">
</dataflow>
<dataflow id="180" from="tmp_78" to="StgValue_45" fromId="42" toId="45">
</dataflow>
<dataflow id="181" from="tmp_135_cast_cast" to="tmp1" fromId="38" toId="46">
</dataflow>
<dataflow id="182" from="k_cast4_cast" to="tmp1" fromId="41" toId="46">
</dataflow>
<dataflow id="183" from="tmp1" to="tmp1_cast" fromId="46" toId="47">
</dataflow>
<dataflow id="184" from="tmp1_cast" to="tmp_79" fromId="47" toId="48">
</dataflow>
<dataflow id="185" from="phi_mul" to="tmp_79" fromId="14" toId="48">
</dataflow>
<dataflow id="186" from="k" to="tmp_81" fromId="40" toId="49">
</dataflow>
<dataflow id="187" from="res_V_assign" to="res_V_assign_addr" fromId="11" toId="50">
</dataflow>
<dataflow id="189" from="StgValue_188" to="res_V_assign_addr" fromId="188" toId="50">
</dataflow>
<dataflow id="190" from="tmp_81" to="res_V_assign_addr" fromId="49" toId="50">
</dataflow>
<dataflow id="191" from="res_V_assign_addr" to="res_V_assign_load" fromId="50" toId="51">
</dataflow>
<dataflow id="192" from="_ssdm_op_SpecRegionEnd" to="empty_67" fromId="132" toId="52">
</dataflow>
<dataflow id="193" from="p_str21" to="empty_67" fromId="148" toId="52">
</dataflow>
<dataflow id="194" from="tmp_49" to="empty_67" fromId="35" toId="52">
</dataflow>
<dataflow id="195" from="res_V_assign_addr" to="res_V_assign_load" fromId="50" toId="54">
</dataflow>
<dataflow id="196" from="_ssdm_op_SpecLoopName" to="StgValue_55" fromId="106" toId="55">
</dataflow>
<dataflow id="198" from="p_str22" to="StgValue_55" fromId="197" toId="55">
</dataflow>
<dataflow id="199" from="tmp_79" to="tmp_80" fromId="48" toId="56">
</dataflow>
<dataflow id="200" from="res_V" to="res_V_addr" fromId="74" toId="57">
</dataflow>
<dataflow id="201" from="StgValue_188" to="res_V_addr" fromId="188" toId="57">
</dataflow>
<dataflow id="202" from="tmp_80" to="res_V_addr" fromId="56" toId="57">
</dataflow>
<dataflow id="203" from="res_V_assign_load" to="StgValue_58" fromId="54" toId="58">
</dataflow>
<dataflow id="204" from="res_V_addr" to="StgValue_58" fromId="57" toId="58">
</dataflow>
<dataflow id="205" from="tmp" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="206" from="tmp_s" to="StgValue_3" fromId="25" toId="3">
</dataflow>
<dataflow id="207" from="tmp_78" to="StgValue_7" fromId="42" toId="7">
</dataflow>
</dataflows>


</stg>
