<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>ICH_HFGRTR_EL2</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">ICH_HFGRTR_EL2, Hypervisor GIC Fine-Grained Read Trap Register</h1><p>The ICH_HFGRTR_EL2 characteristics are:</p><h2>Purpose</h2>
        <p>Provides controls for traps of MRS reads of GIC System registers.</p>
      <h2>Configuration</h2><p>This register is present only when FEAT_GCIE is implemented, (EL2 is implemented or EL3 is implemented), and FEAT_AA64 is implemented. Otherwise, direct accesses to ICH_HFGRTR_EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p>
        <p>If EL2 is not implemented, this register is <span class="arm-defined-word">RES0</span> from EL3.</p>
      <h2>Attributes</h2>
        <p>ICH_HFGRTR_EL2 is a 64-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_21">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="11"><a href="#fieldset_0-63_21">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-20_20">ICC_PPI_ACTIVERn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-19_19">ICC_PPI_PRIORITYRn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-18_18">ICC_PPI_PENDRn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17">ICC_PPI_ENABLERn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-16_16">ICC_PPI_HMRn_EL1</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-7_7">ICC_IAFFIDR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-6_6">ICC_ICSR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-5_5">ICC_PCR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-4_4">ICC_HPPIR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-3_3">ICC_HAPR_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-2_2">ICC_CR0_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-1_1">ICC_IDRn_EL1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-0_0">ICC_APR_EL1</a></td></tr></tbody></table><h4 id="fieldset_0-63_21">Bits [63:21]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-20_20">ICC_PPI_ACTIVERn_EL1, bit [20]</h4><div class="field">
      <p>Trap MRS reads of ICC_PPI_CACTIVER&lt;n&gt;_EL1, ICC_PPI_SACTIVER&lt;n&gt;_EL1, ICV_PPI_CACTIVER&lt;n&gt;_EL1 and ICV_PPI_SACTIVER&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PPI_ACTIVERn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-19_19">ICC_PPI_PRIORITYRn_EL1, bit [19]</h4><div class="field">
      <p>Trap MRS reads of ICC_PPI_PRIORITYR&lt;n&gt;_EL1 and ICV_PPI_PRIORITYR&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PPI_PRIORITYRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-18_18">ICC_PPI_PENDRn_EL1, bit [18]</h4><div class="field">
      <p>Trap MRS reads of ICC_PPI_CPENDR&lt;n&gt;_EL1, ICC_PPI_SPENDR&lt;n&gt;_EL1 ICV_PPI_CPENDR&lt;n&gt;_EL1 and ICV_PPI_SPENDR&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PPI_PENDRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-17_17">ICC_PPI_ENABLERn_EL1, bit [17]</h4><div class="field">
      <p>Trap MRS reads of ICC_PPI_ENABLER&lt;n&gt;_EL1 and ICV_PPI_ENABLER&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PPI_ENABLERn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-16_16">ICC_PPI_HMRn_EL1, bit [16]</h4><div class="field">
      <p>Trap MRS reads of ICC_PPI_HMR&lt;n&gt;_EL1 and ICV_PPI_HMR&lt;n&gt;_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PPI_HMRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-15_8">Bits [15:8]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_7">ICC_IAFFIDR_EL1, bit [7]</h4><div class="field">
      <p>Trap MRS reads of ICC_IAFFIDR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_IAFFIDR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-6_6">ICC_ICSR_EL1, bit [6]</h4><div class="field">
      <p>Trap MRS reads of ICC_ICSR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_ICSR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-5_5">ICC_PCR_EL1, bit [5]</h4><div class="field">
      <p>Trap MRS reads of ICC_PCR_EL1 and ICV_PCR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_PCR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-4_4">ICC_HPPIR_EL1, bit [4]</h4><div class="field">
      <p>Trap MRS reads of ICC_HPPIR_EL1 and ICV_HPPIR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_HPPIR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-3_3">ICC_HAPR_EL1, bit [3]</h4><div class="field">
      <p>Trap MRS reads of ICC_HAPR_EL1 and ICV_HAPR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_HAPR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-2_2">ICC_CR0_EL1, bit [2]</h4><div class="field">
      <p>Trap MRS reads of ICC_CR0_EL1 and ICV_CR0_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_CR0_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-1_1">ICC_IDRn_EL1, bit [1]</h4><div class="field">
      <p>Trap MRS reads of ICC_IDR0_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_IDRn_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-0_0">ICC_APR_EL1, bit [0]</h4><div class="field">
      <p>Trap MRS reads of ICC_APR_EL1 and ICV_APR_EL1 at EL1 using AArch64 to EL2.</p>
    <table class="valuetable"><tr><th>ICC_APR_EL1</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If EL2 is implemented and enabled in the current Security state, then MRS reads of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value <span class="hexnumber">0x18</span>, unless the read generates a higher priority exception.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>MRS reads of the specified registers are not trapped by this mechanism.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><div class="access_mechanisms"><h2>Accessing ICH_HFGRTR_EL2</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRS &lt;Xt&gt;, ICH_HFGRTR_EL2</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1001</td><td>0b100</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; (HaveEL(EL2) || HaveEL(EL3)) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        X{64}(t) = NVMem(0xB18);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    X{64}(t) = ICH_HFGRTR_EL2();
elsif PSTATE.EL == EL3 then
    X{64}(t) = ICH_HFGRTR_EL2();
end;
                </p><div><h4 class="assembler">MSR ICH_HFGRTR_EL2, &lt;Xt&gt;</h4></div><table class="access_instructions"><tr><th>op0</th><th>op1</th><th>CRn</th><th>CRm</th><th>op2</th></tr><tr><td>0b11</td><td>0b100</td><td>0b1100</td><td>0b1001</td><td>0b100</td></tr></table><p class="pseudocode">
if !(IsFeatureImplemented(FEAT_GCIE) &amp;&amp; (HaveEL(EL2) || HaveEL(EL3)) &amp;&amp; IsFeatureImplemented(FEAT_AA64)) then
    Undefined();
elsif PSTATE.EL == EL0 then
    Undefined();
elsif PSTATE.EL == EL1 then
    if EffectiveHCR_EL2_NVx() IN {'1x1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        NVMem(0xB18) = X{64}(t);
    elsif EffectiveHCR_EL2_NVx() IN {'xx1'} &amp;&amp; (!IsFeatureImplemented(FEAT_GCIE_LEGACY) || (IsFeatureImplemented(FEAT_GCIE_LEGACY) &amp;&amp; ICH_VCTLR_EL2().V3 == '0')) then
        AArch64_SystemAccessTrap(EL2, 0x18);
    else
        Undefined();
    end;
elsif PSTATE.EL == EL2 then
    ICH_HFGRTR_EL2() = X{64}(t);
elsif PSTATE.EL == EL3 then
    ICH_HFGRTR_EL2() = X{64}(t);
end;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">2025-10-24 11:39:28, 2025-09_rel_asl1</p><p class="copyconf">Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
