Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.1 (win64) Build 1215546 Mon Apr 27 19:22:08 MDT 2015
| Date             : Fri Oct 30 17:00:16 2015
| Host             : zombie running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file DCT_power_routed.rpt -pb DCT_power_summary_routed.pb
| Design           : DCT
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-----------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.242 |
| Dynamic (W)              | 0.123 |
| Device Static (W)        | 0.120 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 82.2  |
| Junction Temperature (C) | 27.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.000 |        3 |       --- |             --- |
| Slice Logic              |     0.041 |    23876 |       --- |             --- |
|   LUT as Logic           |     0.036 |     7158 |     53200 |           13.45 |
|   Register               |     0.002 |     9338 |    106400 |            8.78 |
|   CARRY4                 |     0.002 |      286 |     13300 |            2.15 |
|   LUT as Distributed RAM |     0.001 |      256 |     17400 |            1.47 |
|   LUT as Shift Register  |    <0.001 |     2282 |     17400 |           13.11 |
|   F7/F8 Muxes            |    <0.001 |        2 |     53200 |           <0.01 |
|   Others                 |     0.000 |     1164 |       --- |             --- |
| Signals                  |     0.062 |    20739 |       --- |             --- |
| Block RAM                |     0.003 |        2 |       140 |            1.43 |
| DSPs                     |     0.015 |       23 |       220 |           10.45 |
| Static Power             |     0.120 |          |           |                 |
| Total                    |     0.242 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.130 |       0.122 |      0.008 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| DCT                                                            |     0.123 |
|   DCT_Block_proc1_U0                                           |     0.118 |
|     T_1_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_1_rom_U                                |    <0.001 |
|     T_2_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_2_rom_U                                |    <0.001 |
|     T_3_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_3_rom_U                                |    <0.001 |
|     T_4_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_4_rom_U                                |    <0.001 |
|     T_5_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_5_rom_U                                |    <0.001 |
|     T_6_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_6_rom_U                                |    <0.001 |
|     T_7_U                                                      |    <0.001 |
|       DCT_Block_proc1_T_7_rom_U                                |    <0.001 |
|     Tinv_0_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_0_rom_U                             |    <0.001 |
|     Tinv_1_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_1_rom_U                             |    <0.001 |
|     Tinv_2_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_2_rom_U                             |    <0.001 |
|     Tinv_3_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_3_rom_U                             |    <0.001 |
|     Tinv_4_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_4_rom_U                             |    <0.001 |
|     Tinv_5_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_5_rom_U                             |    <0.001 |
|     Tinv_6_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_6_rom_U                             |    <0.001 |
|     Tinv_7_U                                                   |    <0.001 |
|       DCT_Block_proc1_Tinv_7_rom_U                             |    <0.001 |
|     Xmat2_U                                                    |     0.001 |
|       DCT_Block_proc1_Xmat2_ram_U                              |     0.001 |
|     grp_DCT_MAT_Multiply_1_fu_109                              |     0.047 |
|       B_cached_0_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel_ram     |    <0.001 |
|       B_cached_0_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel_ram     |    <0.001 |
|       B_cached_0_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel_ram     |    <0.001 |
|       B_cached_0_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel_ram     |    <0.001 |
|       B_cached_0_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel_ram     |    <0.001 |
|       B_cached_0_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel_ram     |    <0.001 |
|       B_cached_0_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel_ram     |    <0.001 |
|       B_cached_0_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel_ram     |    <0.001 |
|       B_cached_1_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel_ram     |    <0.001 |
|       B_cached_1_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel_ram     |    <0.001 |
|       B_cached_1_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel_ram     |    <0.001 |
|       B_cached_1_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel_ram     |    <0.001 |
|       B_cached_1_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel_ram     |    <0.001 |
|       B_cached_1_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel_ram     |    <0.001 |
|       B_cached_1_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel_ram     |    <0.001 |
|       B_cached_1_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel_ram     |    <0.001 |
|       B_cached_2_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel_ram     |    <0.001 |
|       B_cached_2_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel_ram     |    <0.001 |
|       B_cached_2_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel_ram     |    <0.001 |
|       B_cached_2_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel_ram     |    <0.001 |
|       B_cached_2_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel_ram     |    <0.001 |
|       B_cached_2_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel_ram     |    <0.001 |
|       B_cached_2_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel_ram     |    <0.001 |
|       B_cached_2_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel_ram     |    <0.001 |
|       B_cached_3_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel_ram     |    <0.001 |
|       B_cached_3_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel_ram     |    <0.001 |
|       B_cached_3_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel_ram     |    <0.001 |
|       B_cached_3_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel_ram     |    <0.001 |
|       B_cached_3_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel_ram     |    <0.001 |
|       B_cached_3_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel_ram     |    <0.001 |
|       B_cached_3_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel_ram     |    <0.001 |
|       B_cached_3_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel_ram     |    <0.001 |
|       B_cached_4_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel_ram     |    <0.001 |
|       B_cached_4_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel_ram     |    <0.001 |
|       B_cached_4_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel_ram     |    <0.001 |
|       B_cached_4_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel_ram     |    <0.001 |
|       B_cached_4_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel_ram     |    <0.001 |
|       B_cached_4_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel_ram     |    <0.001 |
|       B_cached_4_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel_ram     |    <0.001 |
|       B_cached_4_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel_ram     |    <0.001 |
|       B_cached_5_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel_ram     |    <0.001 |
|       B_cached_5_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel_ram     |    <0.001 |
|       B_cached_5_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel_ram     |    <0.001 |
|       B_cached_5_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel_ram     |    <0.001 |
|       B_cached_5_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel_ram     |    <0.001 |
|       B_cached_5_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel_ram     |    <0.001 |
|       B_cached_5_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel_ram     |    <0.001 |
|       B_cached_5_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel_ram     |    <0.001 |
|       B_cached_6_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel_ram     |    <0.001 |
|       B_cached_6_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel_ram     |    <0.001 |
|       B_cached_6_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel_ram     |    <0.001 |
|       B_cached_6_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel_ram     |    <0.001 |
|       B_cached_6_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel_ram     |    <0.001 |
|       B_cached_6_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel_ram     |    <0.001 |
|       B_cached_6_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel_ram     |    <0.001 |
|       B_cached_6_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel_ram     |    <0.001 |
|       B_cached_7_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel_ram     |    <0.001 |
|       B_cached_7_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel_ram     |    <0.001 |
|       B_cached_7_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel_ram     |    <0.001 |
|       B_cached_7_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel_ram     |    <0.001 |
|       B_cached_7_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel_ram     |    <0.001 |
|       B_cached_7_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel_ram     |    <0.001 |
|       B_cached_7_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel_ram     |    <0.001 |
|       B_cached_7_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel_ram     |    <0.001 |
|       DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0                    |     0.007 |
|       DCT_MAT_Multiply_1_Loop_Row_proc_U0                      |     0.040 |
|         DCT_fadd_32ns_32ns_32_5_full_dsp_U195                  |     0.007 |
|           DCT_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                 |     0.006 |
|               i_synth                                          |     0.006 |
|                 ADDSUB_OP.ADDSUB                               |     0.006 |
|                   SPEED_OP.DSP.OP                              |     0.006 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                       DSP2                                     |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |     0.001 |
|                       LOD                                      |    <0.001 |
|                       MSBS_DELAY                               |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       ROUND_BIT_DELAY                          |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       SHIFT_RND                                |    <0.001 |
|                     EXP                                        |     0.003 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |     0.001 |
|                         i_pipe                                 |     0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|         DCT_fadd_32ns_32ns_32_5_full_dsp_U196                  |     0.007 |
|           DCT_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                 |     0.006 |
|               i_synth                                          |     0.006 |
|                 ADDSUB_OP.ADDSUB                               |     0.006 |
|                   SPEED_OP.DSP.OP                              |     0.006 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                       DSP2                                     |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |     0.001 |
|                       LOD                                      |    <0.001 |
|                       MSBS_DELAY                               |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       ROUND_BIT_DELAY                          |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       SHIFT_RND                                |    <0.001 |
|                     EXP                                        |     0.003 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |     0.001 |
|                         i_pipe                                 |     0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |     0.001 |
|                         i_pipe                                 |     0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|         DCT_fmul_32ns_32ns_32_4_max_dsp_U197                   |     0.009 |
|           DCT_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                 |     0.005 |
|               i_synth                                          |     0.005 |
|                 MULT.OP                                        |     0.005 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     INV_OP_DEL                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.002 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         DCT_fmul_32ns_32ns_32_4_max_dsp_U198                   |     0.008 |
|           DCT_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                 |     0.005 |
|               i_synth                                          |     0.005 |
|                 MULT.OP                                        |     0.005 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     INV_OP_DEL                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.002 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|     grp_DCT_MAT_Multiply_fu_147                                |     0.042 |
|       B_cached_0_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_0_channel_ram       |    <0.001 |
|       B_cached_0_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_1_channel_ram       |    <0.001 |
|       B_cached_0_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_2_channel_ram       |    <0.001 |
|       B_cached_0_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_3_channel_ram       |    <0.001 |
|       B_cached_0_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_4_channel_ram       |    <0.001 |
|       B_cached_0_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_5_channel_ram       |    <0.001 |
|       B_cached_0_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_6_channel_ram       |    <0.001 |
|       B_cached_0_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_0_7_channel_ram       |    <0.001 |
|       B_cached_1_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_0_channel_ram       |    <0.001 |
|       B_cached_1_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_1_channel_ram       |    <0.001 |
|       B_cached_1_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_2_channel_ram       |    <0.001 |
|       B_cached_1_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_3_channel_ram       |    <0.001 |
|       B_cached_1_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_4_channel_ram       |    <0.001 |
|       B_cached_1_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_5_channel_ram       |    <0.001 |
|       B_cached_1_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_6_channel_ram       |    <0.001 |
|       B_cached_1_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_1_7_channel_ram       |    <0.001 |
|       B_cached_2_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_0_channel_ram       |    <0.001 |
|       B_cached_2_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_1_channel_ram       |    <0.001 |
|       B_cached_2_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_2_channel_ram       |    <0.001 |
|       B_cached_2_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_3_channel_ram       |    <0.001 |
|       B_cached_2_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_4_channel_ram       |    <0.001 |
|       B_cached_2_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_5_channel_ram       |    <0.001 |
|       B_cached_2_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_6_channel_ram       |    <0.001 |
|       B_cached_2_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_2_7_channel_ram       |    <0.001 |
|       B_cached_3_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_0_channel_ram       |    <0.001 |
|       B_cached_3_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_1_channel_ram       |    <0.001 |
|       B_cached_3_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_2_channel_ram       |    <0.001 |
|       B_cached_3_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_3_channel_ram       |    <0.001 |
|       B_cached_3_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_4_channel_ram       |    <0.001 |
|       B_cached_3_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_5_channel_ram       |    <0.001 |
|       B_cached_3_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_6_channel_ram       |    <0.001 |
|       B_cached_3_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_3_7_channel_ram       |    <0.001 |
|       B_cached_4_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_0_channel_ram       |    <0.001 |
|       B_cached_4_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_1_channel_ram       |    <0.001 |
|       B_cached_4_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_2_channel_ram       |    <0.001 |
|       B_cached_4_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_3_channel_ram       |    <0.001 |
|       B_cached_4_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_4_channel_ram       |    <0.001 |
|       B_cached_4_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_5_channel_ram       |    <0.001 |
|       B_cached_4_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_6_channel_ram       |    <0.001 |
|       B_cached_4_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_4_7_channel_ram       |    <0.001 |
|       B_cached_5_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_0_channel_ram       |    <0.001 |
|       B_cached_5_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_1_channel_ram       |    <0.001 |
|       B_cached_5_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_2_channel_ram       |    <0.001 |
|       B_cached_5_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_3_channel_ram       |    <0.001 |
|       B_cached_5_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_4_channel_ram       |    <0.001 |
|       B_cached_5_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_5_channel_ram       |    <0.001 |
|       B_cached_5_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_6_channel_ram       |    <0.001 |
|       B_cached_5_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_5_7_channel_ram       |    <0.001 |
|       B_cached_6_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_0_channel_ram       |    <0.001 |
|       B_cached_6_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_1_channel_ram       |    <0.001 |
|       B_cached_6_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_2_channel_ram       |    <0.001 |
|       B_cached_6_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_3_channel_ram       |    <0.001 |
|       B_cached_6_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_4_channel_ram       |    <0.001 |
|       B_cached_6_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_5_channel_ram       |    <0.001 |
|       B_cached_6_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_6_channel_ram       |    <0.001 |
|       B_cached_6_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_6_7_channel_ram       |    <0.001 |
|       B_cached_7_0_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_0_channel_ram       |    <0.001 |
|       B_cached_7_1_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_1_channel_ram       |    <0.001 |
|       B_cached_7_2_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_2_channel_ram       |    <0.001 |
|       B_cached_7_3_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_3_channel_ram       |    <0.001 |
|       B_cached_7_4_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_4_channel_ram       |    <0.001 |
|       B_cached_7_5_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_5_channel_ram       |    <0.001 |
|       B_cached_7_6_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_6_channel_ram       |    <0.001 |
|       B_cached_7_7_channel_U                                   |    <0.001 |
|         U_FIFO_DCT_MAT_Multiply_B_cached_7_7_channel_ram       |    <0.001 |
|       DCT_MAT_Multiply_Loop_LoadRow_proc_U0                    |    <0.001 |
|       DCT_MAT_Multiply_Loop_Row_proc_U0                        |     0.042 |
|         DCT_fadd_32ns_32ns_32_5_full_dsp_U11                   |     0.007 |
|           DCT_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                 |     0.006 |
|               i_synth                                          |     0.006 |
|                 ADDSUB_OP.ADDSUB                               |     0.006 |
|                   SPEED_OP.DSP.OP                              |     0.006 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                       DSP2                                     |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |     0.001 |
|                       LOD                                      |    <0.001 |
|                       MSBS_DELAY                               |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       ROUND_BIT_DELAY                          |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       SHIFT_RND                                |    <0.001 |
|                     EXP                                        |     0.003 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |     0.001 |
|                         i_pipe                                 |     0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|         DCT_fadd_32ns_32ns_32_5_full_dsp_U12                   |     0.007 |
|           DCT_ap_fadd_3_full_dsp_32_u                          |     0.006 |
|             U0                                                 |     0.006 |
|               i_synth                                          |     0.006 |
|                 ADDSUB_OP.ADDSUB                               |     0.006 |
|                   SPEED_OP.DSP.OP                              |     0.006 |
|                     A_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     B_IP_DELAY                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                     |     0.001 |
|                       DSP2                                     |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                    |    <0.001 |
|                       ZERO_14_DET.ZERO_DET                     |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                       Z_14_LZD_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                      |     0.001 |
|                       LOD                                      |    <0.001 |
|                       MSBS_DELAY                               |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       ROUND_BIT_DELAY                          |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       SHIFT_RND                                |    <0.001 |
|                     EXP                                        |     0.003 |
|                       A_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       A_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       BMA_EXP_DELAY                            |     0.001 |
|                         i_pipe                                 |     0.001 |
|                       B_EXP_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       B_SIGN_DELAY                             |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       CANCELLATION_DELAY                       |     0.000 |
|                         i_pipe                                 |     0.000 |
|                       COND_DET_A                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       COND_DET_B                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL            |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL           |    <0.001 |
|                           i_pipe                               |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET           |    <0.001 |
|                           CARRY_ZERO_DET                       |    <0.001 |
|                       DET_SIGN_DELAY                           |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                       |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       NUMB_CMP                                 |    <0.001 |
|                         NOT_FAST.CMP                           |    <0.001 |
|                           C_CHAIN                              |    <0.001 |
|                       STATE_DELAY                              |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                       SUB_DELAY                                |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|         DCT_fmul_32ns_32ns_32_4_max_dsp_U13                    |     0.009 |
|           DCT_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                 |     0.005 |
|               i_synth                                          |     0.005 |
|                 MULT.OP                                        |     0.005 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     INV_OP_DEL                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.002 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|         DCT_fmul_32ns_32ns_32_4_max_dsp_U14                    |     0.009 |
|           DCT_ap_fmul_2_max_dsp_32_u                           |     0.005 |
|             U0                                                 |     0.005 |
|               i_synth                                          |     0.005 |
|                 MULT.OP                                        |     0.005 |
|                   EXP                                          |    <0.001 |
|                     COND_DET_A                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     COND_DET_B                                 |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET             |    <0.001 |
|                         CARRY_ZERO_DET                         |    <0.001 |
|                     EXP_ADD.C_CHAIN                            |    <0.001 |
|                     EXP_PRE_RND_DEL                            |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     INV_OP_DEL                                 |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     IP_SIGN_DELAY                              |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     SIG_DELAY                                  |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                     STATE_DELAY                                |    <0.001 |
|                       i_pipe                                   |    <0.001 |
|                   MULT                                         |     0.002 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT           |     0.002 |
|                       DSP1                                     |    <0.001 |
|                       DSP2                                     |     0.002 |
|                   OP                                           |    <0.001 |
|                   R_AND_R                                      |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                       |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD           |    <0.001 |
|     grp_DCT_Quant_fu_193                                       |     0.022 |
|       DCT_fdiv_32ns_32ns_32_16_U5                              |     0.017 |
|         DCT_ap_fdiv_14_no_dsp_32_u                             |     0.017 |
|           U0                                                   |     0.017 |
|             i_synth                                            |     0.017 |
|               DIV_OP.SPD.OP                                    |     0.017 |
|                 EXP                                            |    <0.001 |
|                   DIV_BY_ZERO_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   EXP_PRE_RND_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   EXP_SIG_DEL                                  |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   FLOW_DEC_DEL                                 |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   IP_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   SIGN_UP_DELAY                                |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   STATE_DELAY                                  |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   STATE_UP_DELAY                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                 MANT_DIV                                       |     0.016 |
|                   MSB_DEL                                      |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[0].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[10].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[11].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[11].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[12].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[13].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[13].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[14].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[15].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[15].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[16].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[17].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[17].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[18].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[19].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[19].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[1].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[1].MANT_DEL                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[20].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[21].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[21].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[22].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[23].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[23].MANT_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[23].Q_DEL                                 |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[24].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[25].ADDSUB                                |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[25].Q_DEL                                 |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[2].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[3].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[3].MANT_DEL                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[4].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[5].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[5].MANT_DEL                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[6].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[7].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[7].MANT_DEL                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   RT[8].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                   RT[9].ADDSUB                                 |    <0.001 |
|                     ADDSUB                                     |    <0.001 |
|                       Q_DEL                                    |    <0.001 |
|                         i_pipe                                 |    <0.001 |
|                   RT[9].MANT_DEL                               |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                 OP                                             |    <0.001 |
|                 ROUND                                          |    <0.001 |
|                   EXP_ADD.ADD                                  |    <0.001 |
|                   LOGIC.RND1                                   |    <0.001 |
|                   LOGIC.RND2                                   |    <0.001 |
|                   RND_BIT_GEN                                  |     0.000 |
|                     NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1        |     0.000 |
|       DCT_fmul_32ns_32ns_32_4_max_dsp_U4                       |     0.004 |
|         DCT_ap_fmul_2_max_dsp_32_u                             |     0.003 |
|           U0                                                   |     0.003 |
|             i_synth                                            |     0.003 |
|               MULT.OP                                          |     0.003 |
|                 EXP                                            |    <0.001 |
|                   COND_DET_A                                   |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                       CARRY_ZERO_DET                           |    <0.001 |
|                   COND_DET_B                                   |    <0.001 |
|                     MANT_CARRY.MANT_ALL_ZERO_DET               |    <0.001 |
|                       CARRY_ZERO_DET                           |    <0.001 |
|                   EXP_ADD.C_CHAIN                              |    <0.001 |
|                   EXP_PRE_RND_DEL                              |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   INV_OP_DEL                                   |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   IP_SIGN_DELAY                                |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   SIG_DELAY                                    |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                   STATE_DELAY                                  |    <0.001 |
|                     i_pipe                                     |    <0.001 |
|                 MULT                                           |     0.002 |
|                   DSP48E1_SPD_SGL_VARIANT.FIX_MULT             |     0.002 |
|                     DSP1                                       |    <0.001 |
|                     DSP2                                       |     0.002 |
|                 OP                                             |    <0.001 |
|                 R_AND_R                                        |    <0.001 |
|                   LAT_OPT.FULL.R_AND_R                         |    <0.001 |
|                     DSP48E1_SGL_EXP_IP.OLD_ADD.ADD             |    <0.001 |
|       QMatrix_U                                                |    <0.001 |
|         DCT_Quant_QMatrix_rom_U                                |    <0.001 |
|     temp_0_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_1_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_2_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_3_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_4_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_5_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_6_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|     temp_7_U                                                   |    <0.001 |
|       DCT_Block_proc1_temp_0_ram_U                             |    <0.001 |
|         ram_reg_0_7_0_0                                        |    <0.001 |
|         ram_reg_0_7_10_10                                      |    <0.001 |
|         ram_reg_0_7_11_11                                      |    <0.001 |
|         ram_reg_0_7_12_12                                      |    <0.001 |
|         ram_reg_0_7_13_13                                      |    <0.001 |
|         ram_reg_0_7_14_14                                      |    <0.001 |
|         ram_reg_0_7_15_15                                      |    <0.001 |
|         ram_reg_0_7_16_16                                      |    <0.001 |
|         ram_reg_0_7_17_17                                      |    <0.001 |
|         ram_reg_0_7_18_18                                      |    <0.001 |
|         ram_reg_0_7_19_19                                      |    <0.001 |
|         ram_reg_0_7_1_1                                        |    <0.001 |
|         ram_reg_0_7_20_20                                      |    <0.001 |
|         ram_reg_0_7_21_21                                      |    <0.001 |
|         ram_reg_0_7_22_22                                      |    <0.001 |
|         ram_reg_0_7_23_23                                      |    <0.001 |
|         ram_reg_0_7_24_24                                      |    <0.001 |
|         ram_reg_0_7_25_25                                      |    <0.001 |
|         ram_reg_0_7_26_26                                      |    <0.001 |
|         ram_reg_0_7_27_27                                      |    <0.001 |
|         ram_reg_0_7_28_28                                      |    <0.001 |
|         ram_reg_0_7_29_29                                      |    <0.001 |
|         ram_reg_0_7_2_2                                        |    <0.001 |
|         ram_reg_0_7_30_30                                      |    <0.001 |
|         ram_reg_0_7_31_31                                      |    <0.001 |
|         ram_reg_0_7_3_3                                        |    <0.001 |
|         ram_reg_0_7_4_4                                        |    <0.001 |
|         ram_reg_0_7_5_5                                        |    <0.001 |
|         ram_reg_0_7_6_6                                        |    <0.001 |
|         ram_reg_0_7_7_7                                        |    <0.001 |
|         ram_reg_0_7_8_8                                        |    <0.001 |
|         ram_reg_0_7_9_9                                        |    <0.001 |
|   DCT_Loop_1_proc_U0                                           |    <0.001 |
|   DCT_Loop_2_proc_U0                                           |    <0.001 |
|   DCT_Loop_3_proc1_U0                                          |    <0.001 |
|   Xbuff_U                                                      |     0.002 |
|     DCT_Xbuff_memcore_U                                        |     0.002 |
|       DCT_Xbuff_memcore_ram_U                                  |     0.002 |
|   Xmat_U                                                       |    <0.001 |
|     DCT_Xmat_memcore_U                                         |    <0.001 |
|       DCT_Xmat_memcore_ram_U                                   |    <0.001 |
|   Ymat_U                                                       |    <0.001 |
|     DCT_Xmat_memcore_U                                         |    <0.001 |
|       DCT_Xmat_memcore_ram_U                                   |    <0.001 |
|   opt_type_02_loc_loc_loc_channe_1_U                           |    <0.001 |
|     U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_1_ram            |    <0.001 |
|   opt_type_02_loc_loc_loc_channe_U                             |    <0.001 |
|     U_FIFO_DCT_opt_type_02_loc_loc_loc_channe_ram              |    <0.001 |
+----------------------------------------------------------------+-----------+


