#pragma once

#define CMSIS_ARCH_ID_RAS 0x0A00
#define CMSIS_ARCH_ID_ITM 0x1A01
#define CMSIS_ARCH_ID_DWT 0x1A02
#define CMSIS_ARCH_ID_FPB 0x1A03
#define CMSIS_ARCH_ID_PROCESSOR_DEBUG_ARMV8_M 0x2A04
#define CMSIS_ARCH_ID_PROCESSOR_DEBUG_ARMV8_R 0x6A05
#define CMSIS_ARCH_ID_PC_SAMPLE_BASED_PROFILING 0x0A10
#define CMSIS_ARCH_ID_ETM 0x4A13
#define CMSIS_ARCH_ID_CTI 0x1A14
#define CMSIS_ARCH_ID_PROCESSOR_DEBUG_V8_0_A 0x6A15
#define CMSIS_ARCH_ID_PROCESSOR_DEBUG_V8_1_A 0x7A15
#define CMSIS_ARCH_ID_PROCESSOR_DEBUG_V8_2_A 0x8A15
#define CMSIS_ARCH_ID_PMU 0x2A16
#define CMSIS_ARCH_ID_MEM_AP_V2 0x0A17
#define CMSIS_ARCH_ID_JTAG_AP_V2 0x0A27
#define CMSIS_ARCH_ID_BASIC_TRACE_ROUTER 0x0A31
#define CMSIS_ARCH_ID_POWER_REQUESTER 0x0A34
#define CMSIS_ARCH_ID_UNKNOWN_ACCESS_PORT_V2 0x0A47
#define CMSIS_ARCH_ID_HSSTP 0x0A50
#define CMSIS_ARCH_ID_STM 0x0A63
#define CMSIS_ARCH_ID_CORESIGHT_ELA 0x0A75
#define CMSIS_ARCH_ID_CORESIGHT_ROM 0x0AF7
