# Lecture Notes : Verilog HDL April 2025

-01. Introduction. 

-02. Importance of HDLs.

-03. Language Essentials

-04. Getting started with programming 

-05. Structural Design 

-06. Testbenches

-06A. Value Change Dump File

-07. Procedural Assignments

-08. Examples of Sequential Circuits 

-09. System Taks and Functions

-10. Compiler Directives

-11. Loops 

-12. Timing and Delays

-13. Modelling delays

-14. Timing Parameters

-15. User Defined Primitives

-16. FSMD and ASMD

-17. Switch Level Primitives

-18. Memory Design 

-19. Leftover Topics
