#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc46763f610 .scope module, "tb" "tb" 2 122;
 .timescale -9 -9;
v0x7fc4680a7410_0 .var "A_invert", 0 0;
v0x7fc4680a74a0_0 .var "B_invert", 0 0;
v0x7fc4680a7530_0 .var "Carry_in", 0 0;
v0x7fc4680a75c0_0 .var "address", 4 0;
v0x7fc4680a7650_0 .net "ans", 63 0, L_0x7fc4680de570;  1 drivers
v0x7fc4680a7720_0 .net "carry_out", 0 0, L_0x7fc4680dfd70;  1 drivers
v0x7fc4680a77d0_0 .var "clock", 0 0;
v0x7fc4680a7880_0 .net "data", 63 0, L_0x7fc4680a7f40;  1 drivers
v0x7fc4680a7930_0 .var "data1", 63 0;
v0x7fc4680a7a60_0 .var "data2", 63 0;
v0x7fc4680a7af0_0 .var "en_write", 0 0;
v0x7fc4680a7b80_0 .var "idata", 63 0;
v0x7fc4680a7c30_0 .var "operation", 1 0;
v0x7fc4680a7cc0_0 .net "overflow", 0 0, L_0x7fc4680dfc40;  1 drivers
v0x7fc4680a7d70_0 .var "reset", 0 0;
v0x7fc4680a7e20_0 .net "slt", 0 0, v0x7fc4680a6860_0;  1 drivers
S_0x7fc4676f7ac0 .scope module, "a2" "ALU_64b" 2 144, 2 86 0, S_0x7fc46763f610;
 .timescale -9 -9;
    .port_info 0 /INPUT 64 "a"
    .port_info 1 /INPUT 64 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 64 "result"
    .port_info 7 /OUTPUT 1 "Carry_out"
    .port_info 8 /OUTPUT 1 "slt"
    .port_info 9 /OUTPUT 1 "overflow"
L_0x7fc4680dfa10 .functor BUFZ 1, v0x7fc4680a7530_0, C4<0>, C4<0>, C4<0>;
L_0x7fc4680dfc40 .functor XOR 1, L_0x7fc4680dfb00, L_0x7fc4680dfba0, C4<0>, C4<0>;
v0x7fc4680a6020_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  1 drivers
v0x7fc4680a60c0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  1 drivers
v0x7fc4680a6160_0 .net "Carry_in", 0 0, v0x7fc4680a7530_0;  1 drivers
v0x7fc4680a61f0_0 .net "Carry_out", 0 0, L_0x7fc4680dfd70;  alias, 1 drivers
v0x7fc4680a6280_0 .net *"_s453", 0 0, L_0x7fc4680dfa10;  1 drivers
v0x7fc4680a6350_0 .net *"_s455", 0 0, L_0x7fc4680dfb00;  1 drivers
v0x7fc4680a6400_0 .net *"_s457", 0 0, L_0x7fc4680dfba0;  1 drivers
v0x7fc4680a64b0_0 .net "a", 63 0, v0x7fc4680a7a60_0;  1 drivers
v0x7fc4680a6560_0 .net "b", 63 0, v0x7fc4680a7930_0;  1 drivers
v0x7fc4680a6670_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  1 drivers
v0x7fc4680a6710_0 .net "overflow", 0 0, L_0x7fc4680dfc40;  alias, 1 drivers
v0x7fc4680a67b0_0 .net "result", 63 0, L_0x7fc4680de570;  alias, 1 drivers
v0x7fc4680a6860_0 .var "slt", 0 0;
v0x7fc4680a6900_0 .net "w1", 64 0, L_0x7fc4680df760;  1 drivers
E_0x7fc46740def0 .event edge, v0x7fc4676b7060_0, v0x7fc4680a67b0_0;
L_0x7fc4680a8c20 .part v0x7fc4680a7930_0, 0, 1;
L_0x7fc4680a8d40 .part v0x7fc4680a7a60_0, 0, 1;
L_0x7fc4680a8e60 .part L_0x7fc4680df760, 0, 1;
L_0x7fc4680a9a80 .part v0x7fc4680a7930_0, 1, 1;
L_0x7fc4680a9ba0 .part v0x7fc4680a7a60_0, 1, 1;
L_0x7fc4680a9cc0 .part L_0x7fc4680df760, 1, 1;
L_0x7fc4680aa810 .part v0x7fc4680a7930_0, 2, 1;
L_0x7fc4680aa9b0 .part v0x7fc4680a7a60_0, 2, 1;
L_0x7fc4680aab50 .part L_0x7fc4680df760, 2, 1;
L_0x7fc4680ab630 .part v0x7fc4680a7930_0, 3, 1;
L_0x7fc4680ab750 .part v0x7fc4680a7a60_0, 3, 1;
L_0x7fc4680ab870 .part L_0x7fc4680df760, 3, 1;
L_0x7fc4680ac410 .part v0x7fc4680a7930_0, 4, 1;
L_0x7fc4680ac530 .part v0x7fc4680a7a60_0, 4, 1;
L_0x7fc4680ac650 .part L_0x7fc4680df760, 4, 1;
L_0x7fc4680ad130 .part v0x7fc4680a7930_0, 5, 1;
L_0x7fc4680ad250 .part v0x7fc4680a7a60_0, 5, 1;
L_0x7fc4680ad400 .part L_0x7fc4680df760, 5, 1;
L_0x7fc4680adf00 .part v0x7fc4680a7930_0, 6, 1;
L_0x7fc4680ae1c0 .part v0x7fc4680a7a60_0, 6, 1;
L_0x7fc4680ae360 .part L_0x7fc4680df760, 6, 1;
L_0x7fc4680aeda0 .part v0x7fc4680a7930_0, 7, 1;
L_0x7fc4680aeec0 .part v0x7fc4680a7a60_0, 7, 1;
L_0x7fc4680af0a0 .part L_0x7fc4680df760, 7, 1;
L_0x7fc4680afbd0 .part v0x7fc4680a7930_0, 8, 1;
L_0x7fc4680afdc0 .part v0x7fc4680a7a60_0, 8, 1;
L_0x7fc4680aefe0 .part L_0x7fc4680df760, 8, 1;
L_0x7fc4680b0940 .part v0x7fc4680a7930_0, 9, 1;
L_0x7fc4680b0a60 .part v0x7fc4680a7a60_0, 9, 1;
L_0x7fc4680b0c70 .part L_0x7fc4680df760, 9, 1;
L_0x7fc4680b16c0 .part v0x7fc4680a7930_0, 10, 1;
L_0x7fc4680b18e0 .part v0x7fc4680a7a60_0, 10, 1;
L_0x7fc4680b0b80 .part L_0x7fc4680df760, 10, 1;
L_0x7fc4680b2480 .part v0x7fc4680a7930_0, 11, 1;
L_0x7fc4680b25a0 .part v0x7fc4680a7a60_0, 11, 1;
L_0x7fc4680b1a00 .part L_0x7fc4680df760, 11, 1;
L_0x7fc4680b3220 .part v0x7fc4680a7930_0, 12, 1;
L_0x7fc4680b26c0 .part v0x7fc4680a7a60_0, 12, 1;
L_0x7fc4680b3470 .part L_0x7fc4680df760, 12, 1;
L_0x7fc4680b3fe0 .part v0x7fc4680a7930_0, 13, 1;
L_0x7fc4680b4100 .part v0x7fc4680a7a60_0, 13, 1;
L_0x7fc4680b3510 .part L_0x7fc4680df760, 13, 1;
L_0x7fc4680b4d90 .part v0x7fc4680a7930_0, 14, 1;
L_0x7fc4680ae020 .part v0x7fc4680a7a60_0, 14, 1;
L_0x7fc4680b42a0 .part L_0x7fc4680df760, 14, 1;
L_0x7fc4680b5d70 .part v0x7fc4680a7930_0, 15, 1;
L_0x7fc4680b5e90 .part v0x7fc4680a7a60_0, 15, 1;
L_0x7fc4680b5410 .part L_0x7fc4680df760, 15, 1;
L_0x7fc4680b6bd0 .part v0x7fc4680a7930_0, 16, 1;
L_0x7fc4680b5fb0 .part v0x7fc4680a7a60_0, 16, 1;
L_0x7fc4680b6e80 .part L_0x7fc4680df760, 16, 1;
L_0x7fc4680b7980 .part v0x7fc4680a7930_0, 17, 1;
L_0x7fc4680b7aa0 .part v0x7fc4680a7a60_0, 17, 1;
L_0x7fc4680b6f20 .part L_0x7fc4680df760, 17, 1;
L_0x7fc4680b8720 .part v0x7fc4680a7930_0, 18, 1;
L_0x7fc4680b7bc0 .part v0x7fc4680a7a60_0, 18, 1;
L_0x7fc4680b8a00 .part L_0x7fc4680df760, 18, 1;
L_0x7fc4680b94d0 .part v0x7fc4680a7930_0, 19, 1;
L_0x7fc4680b95f0 .part v0x7fc4680a7a60_0, 19, 1;
L_0x7fc4680b8aa0 .part L_0x7fc4680df760, 19, 1;
L_0x7fc4680ba280 .part v0x7fc4680a7930_0, 20, 1;
L_0x7fc4680b9710 .part v0x7fc4680a7a60_0, 20, 1;
L_0x7fc4680b9830 .part L_0x7fc4680df760, 20, 1;
L_0x7fc4680bb030 .part v0x7fc4680a7930_0, 21, 1;
L_0x7fc4680bb150 .part v0x7fc4680a7a60_0, 21, 1;
L_0x7fc4680ba3a0 .part L_0x7fc4680df760, 21, 1;
L_0x7fc4680bbdd0 .part v0x7fc4680a7930_0, 22, 1;
L_0x7fc4680bb270 .part v0x7fc4680a7a60_0, 22, 1;
L_0x7fc4680bb390 .part L_0x7fc4680df760, 22, 1;
L_0x7fc4680bcb90 .part v0x7fc4680a7930_0, 23, 1;
L_0x7fc4680bccb0 .part v0x7fc4680a7a60_0, 23, 1;
L_0x7fc4680bbef0 .part L_0x7fc4680df760, 23, 1;
L_0x7fc4680bd940 .part v0x7fc4680a7930_0, 24, 1;
L_0x7fc4680bcdd0 .part v0x7fc4680a7a60_0, 24, 1;
L_0x7fc4680bcef0 .part L_0x7fc4680df760, 24, 1;
L_0x7fc4680be700 .part v0x7fc4680a7930_0, 25, 1;
L_0x7fc4680be820 .part v0x7fc4680a7a60_0, 25, 1;
L_0x7fc4680bda60 .part L_0x7fc4680df760, 25, 1;
L_0x7fc4680bf4b0 .part v0x7fc4680a7930_0, 26, 1;
L_0x7fc4680be940 .part v0x7fc4680a7a60_0, 26, 1;
L_0x7fc4680bea60 .part L_0x7fc4680df760, 26, 1;
L_0x7fc4680c0260 .part v0x7fc4680a7930_0, 27, 1;
L_0x7fc4680c0380 .part v0x7fc4680a7a60_0, 27, 1;
L_0x7fc4680bf5d0 .part L_0x7fc4680df760, 27, 1;
L_0x7fc4680c1000 .part v0x7fc4680a7930_0, 28, 1;
L_0x7fc4680c04a0 .part v0x7fc4680a7a60_0, 28, 1;
L_0x7fc4680c05c0 .part L_0x7fc4680df760, 28, 1;
L_0x7fc4680c1db0 .part v0x7fc4680a7930_0, 29, 1;
L_0x7fc4680c1ed0 .part v0x7fc4680a7a60_0, 29, 1;
L_0x7fc4680c1120 .part L_0x7fc4680df760, 29, 1;
L_0x7fc4680c2b60 .part v0x7fc4680a7930_0, 30, 1;
L_0x7fc4680b4eb0 .part v0x7fc4680a7a60_0, 30, 1;
L_0x7fc4680b4fd0 .part L_0x7fc4680df760, 30, 1;
L_0x7fc4680c3550 .part v0x7fc4680a7930_0, 31, 1;
L_0x7fc4680c3670 .part v0x7fc4680a7a60_0, 31, 1;
L_0x7fc4680c2c80 .part L_0x7fc4680df760, 31, 1;
L_0x7fc4680c40e0 .part v0x7fc4680a7930_0, 32, 1;
L_0x7fc4680c3790 .part v0x7fc4680a7a60_0, 32, 1;
L_0x7fc4680c38b0 .part L_0x7fc4680df760, 32, 1;
L_0x7fc4680c4e90 .part v0x7fc4680a7930_0, 33, 1;
L_0x7fc4680c4fb0 .part v0x7fc4680a7a60_0, 33, 1;
L_0x7fc4680c4200 .part L_0x7fc4680df760, 33, 1;
L_0x7fc4680c5c30 .part v0x7fc4680a7930_0, 34, 1;
L_0x7fc4680c50d0 .part v0x7fc4680a7a60_0, 34, 1;
L_0x7fc4680c51f0 .part L_0x7fc4680df760, 34, 1;
L_0x7fc4680c69f0 .part v0x7fc4680a7930_0, 35, 1;
L_0x7fc4680c6b10 .part v0x7fc4680a7a60_0, 35, 1;
L_0x7fc4680c5d50 .part L_0x7fc4680df760, 35, 1;
L_0x7fc4680c77a0 .part v0x7fc4680a7930_0, 36, 1;
L_0x7fc4680c6c30 .part v0x7fc4680a7a60_0, 36, 1;
L_0x7fc4680c6d50 .part L_0x7fc4680df760, 36, 1;
L_0x7fc4680c8550 .part v0x7fc4680a7930_0, 37, 1;
L_0x7fc4680c8670 .part v0x7fc4680a7a60_0, 37, 1;
L_0x7fc4680c78c0 .part L_0x7fc4680df760, 37, 1;
L_0x7fc4680c9310 .part v0x7fc4680a7930_0, 38, 1;
L_0x7fc4680c8790 .part v0x7fc4680a7a60_0, 38, 1;
L_0x7fc4680c88b0 .part L_0x7fc4680df760, 38, 1;
L_0x7fc4680ca0a0 .part v0x7fc4680a7930_0, 39, 1;
L_0x7fc4680ca1c0 .part v0x7fc4680a7a60_0, 39, 1;
L_0x7fc4680c9430 .part L_0x7fc4680df760, 39, 1;
L_0x7fc4680cae50 .part v0x7fc4680a7930_0, 40, 1;
L_0x7fc4680caf70 .part v0x7fc4680a7a60_0, 40, 1;
L_0x7fc4680cb090 .part L_0x7fc4680df760, 40, 1;
L_0x7fc4680cbc10 .part v0x7fc4680a7930_0, 41, 1;
L_0x7fc4680cbd30 .part v0x7fc4680a7a60_0, 41, 1;
L_0x7fc4680ca2e0 .part L_0x7fc4680df760, 41, 1;
L_0x7fc4680cc9b0 .part v0x7fc4680a7930_0, 42, 1;
L_0x7fc4680cbe50 .part v0x7fc4680a7a60_0, 42, 1;
L_0x7fc4680cbf70 .part L_0x7fc4680df760, 42, 1;
L_0x7fc4680cd350 .part v0x7fc4680a7930_0, 43, 1;
L_0x7fc4680cd470 .part v0x7fc4680a7a60_0, 43, 1;
L_0x7fc4680cd590 .part L_0x7fc4680df760, 43, 1;
L_0x7fc4680ce0e0 .part v0x7fc4680a7930_0, 44, 1;
L_0x7fc4680ce200 .part v0x7fc4680a7a60_0, 44, 1;
L_0x7fc4680ce320 .part L_0x7fc4680df760, 44, 1;
L_0x7fc4680cee70 .part v0x7fc4680a7930_0, 45, 1;
L_0x7fc4680cef90 .part v0x7fc4680a7a60_0, 45, 1;
L_0x7fc4680cf0b0 .part L_0x7fc4680df760, 45, 1;
L_0x7fc4680cfc00 .part v0x7fc4680a7930_0, 46, 1;
L_0x7fc4680cfd20 .part v0x7fc4680a7a60_0, 46, 1;
L_0x7fc4680cfe40 .part L_0x7fc4680df760, 46, 1;
L_0x7fc4680d0990 .part v0x7fc4680a7930_0, 47, 1;
L_0x7fc4680d0ab0 .part v0x7fc4680a7a60_0, 47, 1;
L_0x7fc4680d0bd0 .part L_0x7fc4680df760, 47, 1;
L_0x7fc4680d1720 .part v0x7fc4680a7930_0, 48, 1;
L_0x7fc4680d1840 .part v0x7fc4680a7a60_0, 48, 1;
L_0x7fc4680d1960 .part L_0x7fc4680df760, 48, 1;
L_0x7fc4680d24b0 .part v0x7fc4680a7930_0, 49, 1;
L_0x7fc4680d25d0 .part v0x7fc4680a7a60_0, 49, 1;
L_0x7fc4680d26f0 .part L_0x7fc4680df760, 49, 1;
L_0x7fc4680d3240 .part v0x7fc4680a7930_0, 50, 1;
L_0x7fc4680d3360 .part v0x7fc4680a7a60_0, 50, 1;
L_0x7fc4680d3480 .part L_0x7fc4680df760, 50, 1;
L_0x7fc4680d3fd0 .part v0x7fc4680a7930_0, 51, 1;
L_0x7fc4680d40f0 .part v0x7fc4680a7a60_0, 51, 1;
L_0x7fc4680d4210 .part L_0x7fc4680df760, 51, 1;
L_0x7fc4680d4d60 .part v0x7fc4680a7930_0, 52, 1;
L_0x7fc4680d4e80 .part v0x7fc4680a7a60_0, 52, 1;
L_0x7fc4680d4fa0 .part L_0x7fc4680df760, 52, 1;
L_0x7fc4680d5af0 .part v0x7fc4680a7930_0, 53, 1;
L_0x7fc4680d5c10 .part v0x7fc4680a7a60_0, 53, 1;
L_0x7fc4680d5d30 .part L_0x7fc4680df760, 53, 1;
L_0x7fc4680d6880 .part v0x7fc4680a7930_0, 54, 1;
L_0x7fc4680d69a0 .part v0x7fc4680a7a60_0, 54, 1;
L_0x7fc4680d6ac0 .part L_0x7fc4680df760, 54, 1;
L_0x7fc4680d7610 .part v0x7fc4680a7930_0, 55, 1;
L_0x7fc4680d7730 .part v0x7fc4680a7a60_0, 55, 1;
L_0x7fc4680d7850 .part L_0x7fc4680df760, 55, 1;
L_0x7fc4680d83a0 .part v0x7fc4680a7930_0, 56, 1;
L_0x7fc4680d84c0 .part v0x7fc4680a7a60_0, 56, 1;
L_0x7fc4680d85e0 .part L_0x7fc4680df760, 56, 1;
L_0x7fc4680d9130 .part v0x7fc4680a7930_0, 57, 1;
L_0x7fc4680d9250 .part v0x7fc4680a7a60_0, 57, 1;
L_0x7fc4680d9370 .part L_0x7fc4680df760, 57, 1;
L_0x7fc4680d9ec0 .part v0x7fc4680a7930_0, 58, 1;
L_0x7fc4680d9fe0 .part v0x7fc4680a7a60_0, 58, 1;
L_0x7fc4680da100 .part L_0x7fc4680df760, 58, 1;
L_0x7fc4680dac50 .part v0x7fc4680a7930_0, 59, 1;
L_0x7fc4680dad70 .part v0x7fc4680a7a60_0, 59, 1;
L_0x7fc4680dae90 .part L_0x7fc4680df760, 59, 1;
L_0x7fc4680db9e0 .part v0x7fc4680a7930_0, 60, 1;
L_0x7fc4680dbb00 .part v0x7fc4680a7a60_0, 60, 1;
L_0x7fc4680dbc20 .part L_0x7fc4680df760, 60, 1;
L_0x7fc4680dc770 .part v0x7fc4680a7930_0, 61, 1;
L_0x7fc4680dc890 .part v0x7fc4680a7a60_0, 61, 1;
L_0x7fc4680dc9b0 .part L_0x7fc4680df760, 61, 1;
L_0x7fc4680dd500 .part v0x7fc4680a7930_0, 62, 1;
L_0x7fc4680dd620 .part v0x7fc4680a7a60_0, 62, 1;
L_0x7fc4680dd740 .part L_0x7fc4680df760, 62, 1;
L_0x7fc4680de290 .part v0x7fc4680a7930_0, 63, 1;
L_0x7fc4680de3b0 .part v0x7fc4680a7a60_0, 63, 1;
L_0x7fc4680de4d0 .part L_0x7fc4680df760, 63, 1;
LS_0x7fc4680de570_0_0 .concat8 [ 1 1 1 1], v0x7fc4676b6fd0_0, v0x7fc4676bdd70_0, v0x7fc467654410_0, v0x7fc4676a7d10_0;
LS_0x7fc4680de570_0_4 .concat8 [ 1 1 1 1], v0x7fc467652a20_0, v0x7fc467661ad0_0, v0x7fc4676f0b30_0, v0x7fc4676949c0_0;
LS_0x7fc4680de570_0_8 .concat8 [ 1 1 1 1], v0x7fc4676fab70_0, v0x7fc46769e9b0_0, v0x7fc467649720_0, v0x7fc467402520_0;
LS_0x7fc4680de570_0_12 .concat8 [ 1 1 1 1], v0x7fc468024e70_0, v0x7fc4680276c0_0, v0x7fc468029f10_0, v0x7fc46802c760_0;
LS_0x7fc4680de570_0_16 .concat8 [ 1 1 1 1], v0x7fc46802f030_0, v0x7fc468031880_0, v0x7fc4680340d0_0, v0x7fc468036920_0;
LS_0x7fc4680de570_0_20 .concat8 [ 1 1 1 1], v0x7fc468039170_0, v0x7fc46803b9c0_0, v0x7fc46803e210_0, v0x7fc468040a60_0;
LS_0x7fc4680de570_0_24 .concat8 [ 1 1 1 1], v0x7fc4680432b0_0, v0x7fc468045b00_0, v0x7fc468048350_0, v0x7fc46804aba0_0;
LS_0x7fc4680de570_0_28 .concat8 [ 1 1 1 1], v0x7fc46804d3f0_0, v0x7fc46804fc40_0, v0x7fc468052490_0, v0x7fc468054ce0_0;
LS_0x7fc4680de570_0_32 .concat8 [ 1 1 1 1], v0x7fc468057630_0, v0x7fc468059a80_0, v0x7fc46805c2d0_0, v0x7fc46805eb20_0;
LS_0x7fc4680de570_0_36 .concat8 [ 1 1 1 1], v0x7fc468061370_0, v0x7fc468063bc0_0, v0x7fc468066410_0, v0x7fc468068c60_0;
LS_0x7fc4680de570_0_40 .concat8 [ 1 1 1 1], v0x7fc46806b4b0_0, v0x7fc46806dd00_0, v0x7fc468070550_0, v0x7fc468072da0_0;
LS_0x7fc4680de570_0_44 .concat8 [ 1 1 1 1], v0x7fc4680755f0_0, v0x7fc468077e40_0, v0x7fc46807a690_0, v0x7fc46807cee0_0;
LS_0x7fc4680de570_0_48 .concat8 [ 1 1 1 1], v0x7fc46807f730_0, v0x7fc468081f80_0, v0x7fc4680847d0_0, v0x7fc468087020_0;
LS_0x7fc4680de570_0_52 .concat8 [ 1 1 1 1], v0x7fc468089870_0, v0x7fc46808c0c0_0, v0x7fc46808e910_0, v0x7fc468091160_0;
LS_0x7fc4680de570_0_56 .concat8 [ 1 1 1 1], v0x7fc4680939b0_0, v0x7fc468096200_0, v0x7fc468098a50_0, v0x7fc46809b2a0_0;
LS_0x7fc4680de570_0_60 .concat8 [ 1 1 1 1], v0x7fc46809daf0_0, v0x7fc4680a0340_0, v0x7fc4680a2b90_0, v0x7fc4680a53e0_0;
LS_0x7fc4680de570_1_0 .concat8 [ 4 4 4 4], LS_0x7fc4680de570_0_0, LS_0x7fc4680de570_0_4, LS_0x7fc4680de570_0_8, LS_0x7fc4680de570_0_12;
LS_0x7fc4680de570_1_4 .concat8 [ 4 4 4 4], LS_0x7fc4680de570_0_16, LS_0x7fc4680de570_0_20, LS_0x7fc4680de570_0_24, LS_0x7fc4680de570_0_28;
LS_0x7fc4680de570_1_8 .concat8 [ 4 4 4 4], LS_0x7fc4680de570_0_32, LS_0x7fc4680de570_0_36, LS_0x7fc4680de570_0_40, LS_0x7fc4680de570_0_44;
LS_0x7fc4680de570_1_12 .concat8 [ 4 4 4 4], LS_0x7fc4680de570_0_48, LS_0x7fc4680de570_0_52, LS_0x7fc4680de570_0_56, LS_0x7fc4680de570_0_60;
L_0x7fc4680de570 .concat8 [ 16 16 16 16], LS_0x7fc4680de570_1_0, LS_0x7fc4680de570_1_4, LS_0x7fc4680de570_1_8, LS_0x7fc4680de570_1_12;
LS_0x7fc4680df760_0_0 .concat8 [ 1 1 1 1], L_0x7fc4680dfa10, L_0x7fc4680a89d0, L_0x7fc4680a9830, L_0x7fc4680aa5c0;
LS_0x7fc4680df760_0_4 .concat8 [ 1 1 1 1], L_0x7fc4680ab3e0, L_0x7fc4680ac1c0, L_0x7fc4680acee0, L_0x7fc4680adcb0;
LS_0x7fc4680df760_0_8 .concat8 [ 1 1 1 1], L_0x7fc4680aeb50, L_0x7fc4680af980, L_0x7fc4680b06f0, L_0x7fc4680b1470;
LS_0x7fc4680df760_0_12 .concat8 [ 1 1 1 1], L_0x7fc4680b2230, L_0x7fc4680b2fd0, L_0x7fc4680b3d90, L_0x7fc4680b4b40;
LS_0x7fc4680df760_0_16 .concat8 [ 1 1 1 1], L_0x7fc4680b5b20, L_0x7fc4680b6980, L_0x7fc4680b7730, L_0x7fc4680b84d0;
LS_0x7fc4680df760_0_20 .concat8 [ 1 1 1 1], L_0x7fc4680b9280, L_0x7fc4680ba030, L_0x7fc4680bade0, L_0x7fc4680bbb80;
LS_0x7fc4680df760_0_24 .concat8 [ 1 1 1 1], L_0x7fc4680bc940, L_0x7fc4680bd6f0, L_0x7fc4680be4b0, L_0x7fc4680bf260;
LS_0x7fc4680df760_0_28 .concat8 [ 1 1 1 1], L_0x7fc4680c0010, L_0x7fc4680c0db0, L_0x7fc4680c1b60, L_0x7fc4680c2910;
LS_0x7fc4680df760_0_32 .concat8 [ 1 1 1 1], L_0x7fc4680c3300, L_0x7fc4680c3e90, L_0x7fc4680c4c40, L_0x7fc4680c59e0;
LS_0x7fc4680df760_0_36 .concat8 [ 1 1 1 1], L_0x7fc4680c67a0, L_0x7fc4680c7550, L_0x7fc4680c8300, L_0x7fc4680c90c0;
LS_0x7fc4680df760_0_40 .concat8 [ 1 1 1 1], L_0x7fc4680c9e50, L_0x7fc4680cac00, L_0x7fc4680cb9c0, L_0x7fc4680cc760;
LS_0x7fc4680df760_0_44 .concat8 [ 1 1 1 1], L_0x7fc4680cd100, L_0x7fc4680cde90, L_0x7fc4680cec20, L_0x7fc4680cf9b0;
LS_0x7fc4680df760_0_48 .concat8 [ 1 1 1 1], L_0x7fc4680d0740, L_0x7fc4680d14d0, L_0x7fc4680d2260, L_0x7fc4680d2ff0;
LS_0x7fc4680df760_0_52 .concat8 [ 1 1 1 1], L_0x7fc4680d3d80, L_0x7fc4680d4b10, L_0x7fc4680d58a0, L_0x7fc4680d6630;
LS_0x7fc4680df760_0_56 .concat8 [ 1 1 1 1], L_0x7fc4680d73c0, L_0x7fc4680d8150, L_0x7fc4680d8ee0, L_0x7fc4680d9c70;
LS_0x7fc4680df760_0_60 .concat8 [ 1 1 1 1], L_0x7fc4680daa00, L_0x7fc4680db790, L_0x7fc4680dc520, L_0x7fc4680dd2b0;
LS_0x7fc4680df760_0_64 .concat8 [ 1 0 0 0], L_0x7fc4680de040;
LS_0x7fc4680df760_1_0 .concat8 [ 4 4 4 4], LS_0x7fc4680df760_0_0, LS_0x7fc4680df760_0_4, LS_0x7fc4680df760_0_8, LS_0x7fc4680df760_0_12;
LS_0x7fc4680df760_1_4 .concat8 [ 4 4 4 4], LS_0x7fc4680df760_0_16, LS_0x7fc4680df760_0_20, LS_0x7fc4680df760_0_24, LS_0x7fc4680df760_0_28;
LS_0x7fc4680df760_1_8 .concat8 [ 4 4 4 4], LS_0x7fc4680df760_0_32, LS_0x7fc4680df760_0_36, LS_0x7fc4680df760_0_40, LS_0x7fc4680df760_0_44;
LS_0x7fc4680df760_1_12 .concat8 [ 4 4 4 4], LS_0x7fc4680df760_0_48, LS_0x7fc4680df760_0_52, LS_0x7fc4680df760_0_56, LS_0x7fc4680df760_0_60;
LS_0x7fc4680df760_1_16 .concat8 [ 1 0 0 0], LS_0x7fc4680df760_0_64;
LS_0x7fc4680df760_2_0 .concat8 [ 16 16 16 16], LS_0x7fc4680df760_1_0, LS_0x7fc4680df760_1_4, LS_0x7fc4680df760_1_8, LS_0x7fc4680df760_1_12;
LS_0x7fc4680df760_2_4 .concat8 [ 1 0 0 0], LS_0x7fc4680df760_1_16;
L_0x7fc4680df760 .concat8 [ 64 1 0 0], LS_0x7fc4680df760_2_0, LS_0x7fc4680df760_2_4;
L_0x7fc4680dfb00 .part L_0x7fc4680df760, 63, 1;
L_0x7fc4680dfba0 .part L_0x7fc4680df760, 64, 1;
L_0x7fc4680dfd70 .part L_0x7fc4680df760, 64, 1;
S_0x7fc4676f4430 .scope generate, "genblk1[0]" "genblk1[0]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46766f900 .param/l "p" 0 2 102, +C4<00>;
S_0x7fc4676f0da0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676f4430;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680a80a0 .functor AND 1, L_0x7fc4680a8150, L_0x7fc4680a8220, C4<1>, C4<1>;
L_0x7fc4680a8150 .functor XOR 1, L_0x7fc4680a8c20, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a8220 .functor XOR 1, L_0x7fc4680a8d40, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680a8310 .functor OR 1, L_0x7fc4680a83e0, L_0x7fc4680a8520, C4<0>, C4<0>;
L_0x7fc4680a83e0 .functor XOR 1, L_0x7fc4680a8c20, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a8520 .functor XOR 1, L_0x7fc4680a8d40, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680a8a40 .functor XOR 1, L_0x7fc4680a8c20, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a8b30 .functor XOR 1, L_0x7fc4680a8d40, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46764d570_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676acc20_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676accb0_0 .net "Carry_in", 0 0, L_0x7fc4680a8e60;  1 drivers
v0x7fc4676a28b0_0 .net "Carry_out", 0 0, L_0x7fc4680a89d0;  1 drivers
v0x7fc46769bb50_0 .net "Result", 0 0, v0x7fc4676b6fd0_0;  1 drivers
v0x7fc46769bbe0_0 .net *"_s1", 0 0, L_0x7fc4680a8150;  1 drivers
v0x7fc467649eb0_0 .net *"_s3", 0 0, L_0x7fc4680a8220;  1 drivers
v0x7fc467649f40_0 .net *"_s6", 0 0, L_0x7fc4680a83e0;  1 drivers
v0x7fc46768aa80_0 .net *"_s8", 0 0, L_0x7fc4680a8520;  1 drivers
v0x7fc4676873f0_0 .net "a", 0 0, L_0x7fc4680a8c20;  1 drivers
v0x7fc46767d040_0 .net "b", 0 0, L_0x7fc4680a8d40;  1 drivers
v0x7fc46767d0d0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc467676320_0 .net "w0", 0 0, L_0x7fc4680a80a0;  1 drivers
v0x7fc4676763b0_0 .net "w1", 0 0, L_0x7fc4680a8310;  1 drivers
v0x7fc46801a9b0_0 .net "w2", 0 0, L_0x7fc4680a8770;  1 drivers
S_0x7fc4676ed710 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676f0da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680a89d0 .functor OR 1, L_0x7fc4680a86c0, L_0x7fc4680a88e0, C4<0>, C4<0>;
v0x7fc4676e3520_0 .net "c1", 0 0, L_0x7fc4680a86c0;  1 drivers
v0x7fc4676e35b0_0 .net "c2", 0 0, L_0x7fc4680a88e0;  1 drivers
v0x7fc4676dfe90_0 .net "fcarry", 0 0, L_0x7fc4680a89d0;  alias, 1 drivers
v0x7fc4676dff20_0 .net "fsum", 0 0, L_0x7fc4680a8770;  alias, 1 drivers
v0x7fc4676dc800_0 .net "in_a", 0 0, L_0x7fc4680a8a40;  1 drivers
v0x7fc467650b70_0 .net "in_b", 0 0, L_0x7fc4680a8b30;  1 drivers
v0x7fc467650c00_0 .net "in_carry", 0 0, L_0x7fc4680a8e60;  alias, 1 drivers
v0x7fc4676d5ae0_0 .net "s1", 0 0, L_0x7fc4680a85d0;  1 drivers
S_0x7fc4676e69f0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680a85d0 .functor XOR 1, L_0x7fc4680a8a40, L_0x7fc4680a8b30, C4<0>, C4<0>;
L_0x7fc4680a86c0 .functor AND 1, L_0x7fc4680a8a40, L_0x7fc4680a8b30, C4<1>, C4<1>;
v0x7fc467665400_0 .net "carry", 0 0, L_0x7fc4680a86c0;  alias, 1 drivers
v0x7fc4676fb370_0 .net "in_a", 0 0, L_0x7fc4680a8a40;  alias, 1 drivers
v0x7fc4676f7c80_0 .net "in_b", 0 0, L_0x7fc4680a8b30;  alias, 1 drivers
v0x7fc4676f7d10_0 .net "sum", 0 0, L_0x7fc4680a85d0;  alias, 1 drivers
S_0x7fc4676e3360 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676ed710;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680a8770 .functor XOR 1, L_0x7fc4680a85d0, L_0x7fc4680a8e60, C4<0>, C4<0>;
L_0x7fc4680a88e0 .functor AND 1, L_0x7fc4680a85d0, L_0x7fc4680a8e60, C4<1>, C4<1>;
v0x7fc4676f0f60_0 .net "carry", 0 0, L_0x7fc4680a88e0;  alias, 1 drivers
v0x7fc4676ed8d0_0 .net "in_a", 0 0, L_0x7fc4680a85d0;  alias, 1 drivers
v0x7fc4676ed960_0 .net "in_b", 0 0, L_0x7fc4680a8e60;  alias, 1 drivers
v0x7fc4676ea240_0 .net "sum", 0 0, L_0x7fc4680a8770;  alias, 1 drivers
S_0x7fc4676dfcd0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676f0da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4676c80a0_0 .net "a", 0 0, L_0x7fc4680a80a0;  alias, 1 drivers
v0x7fc4676c8130_0 .net "b", 0 0, L_0x7fc4680a8310;  alias, 1 drivers
v0x7fc4676c1380_0 .net "c", 0 0, L_0x7fc4680a8770;  alias, 1 drivers
v0x7fc4676b6fd0_0 .var "out", 0 0;
v0x7fc4676b7060_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676f0ff0 .event edge, v0x7fc4676b7060_0, v0x7fc4676ea240_0, v0x7fc4676c8130_0, v0x7fc4676c80a0_0;
S_0x7fc4676dc640 .scope generate, "genblk1[1]" "genblk1[1]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4676b06a0 .param/l "p" 0 2 102, +C4<01>;
S_0x7fc4676d8fb0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676dc640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680a8f00 .functor AND 1, L_0x7fc4680a8f70, L_0x7fc4680a9020, C4<1>, C4<1>;
L_0x7fc4680a8f70 .functor XOR 1, L_0x7fc4680a9a80, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a9020 .functor XOR 1, L_0x7fc4680a9ba0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680a9110 .functor OR 1, L_0x7fc4680a9200, L_0x7fc4680a9340, C4<0>, C4<0>;
L_0x7fc4680a9200 .functor XOR 1, L_0x7fc4680a9a80, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a9340 .functor XOR 1, L_0x7fc4680a9ba0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680a98a0 .functor XOR 1, L_0x7fc4680a9a80, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a9990 .functor XOR 1, L_0x7fc4680a9ba0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4676b3960_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676b02a0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676b0330_0 .net "Carry_in", 0 0, L_0x7fc4680a9cc0;  1 drivers
v0x7fc4676a9580_0 .net "Carry_out", 0 0, L_0x7fc4680a9830;  1 drivers
v0x7fc4676a9610_0 .net "Result", 0 0, v0x7fc4676bdd70_0;  1 drivers
v0x7fc4676a5f30_0 .net *"_s1", 0 0, L_0x7fc4680a8f70;  1 drivers
v0x7fc46769f1d0_0 .net *"_s3", 0 0, L_0x7fc4680a9020;  1 drivers
v0x7fc46769f260_0 .net *"_s6", 0 0, L_0x7fc4680a9200;  1 drivers
v0x7fc4676984b0_0 .net *"_s8", 0 0, L_0x7fc4680a9340;  1 drivers
v0x7fc467694e20_0 .net "a", 0 0, L_0x7fc4680a9a80;  1 drivers
v0x7fc467694eb0_0 .net "b", 0 0, L_0x7fc4680a9ba0;  1 drivers
v0x7fc467691790_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc467691820_0 .net "w0", 0 0, L_0x7fc4680a8f00;  1 drivers
v0x7fc46768e100_0 .net "w1", 0 0, L_0x7fc4680a9110;  1 drivers
v0x7fc46768e190_0 .net "w2", 0 0, L_0x7fc4680a95d0;  1 drivers
S_0x7fc4676d5920 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676d8fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680a9830 .functor OR 1, L_0x7fc4680a9520, L_0x7fc4680a9740, C4<0>, C4<0>;
v0x7fc4676541c0_0 .net "c1", 0 0, L_0x7fc4680a9520;  1 drivers
v0x7fc467654250_0 .net "c2", 0 0, L_0x7fc4680a9740;  1 drivers
v0x7fc4676e6ba0_0 .net "fcarry", 0 0, L_0x7fc4680a9830;  alias, 1 drivers
v0x7fc4676e6c30_0 .net "fsum", 0 0, L_0x7fc4680a95d0;  alias, 1 drivers
v0x7fc4676d9180_0 .net "in_a", 0 0, L_0x7fc4680a98a0;  1 drivers
v0x7fc4676d5c70_0 .net "in_b", 0 0, L_0x7fc4680a9990;  1 drivers
v0x7fc4676d5d00_0 .net "in_carry", 0 0, L_0x7fc4680a9cc0;  alias, 1 drivers
v0x7fc4676cedb0_0 .net "s1", 0 0, L_0x7fc4680a9430;  1 drivers
S_0x7fc4676d2290 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676d5920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680a9430 .functor XOR 1, L_0x7fc4680a98a0, L_0x7fc4680a9990, C4<0>, C4<0>;
L_0x7fc4680a9520 .functor AND 1, L_0x7fc4680a98a0, L_0x7fc4680a9990, C4<1>, C4<1>;
v0x7fc4680062b0_0 .net "carry", 0 0, L_0x7fc4680a9520;  alias, 1 drivers
v0x7fc46766f5f0_0 .net "in_a", 0 0, L_0x7fc4680a98a0;  alias, 1 drivers
v0x7fc46766f680_0 .net "in_b", 0 0, L_0x7fc4680a9990;  alias, 1 drivers
v0x7fc46766bf60_0 .net "sum", 0 0, L_0x7fc4680a9430;  alias, 1 drivers
S_0x7fc4676cec00 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676d5920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680a95d0 .functor XOR 1, L_0x7fc4680a9430, L_0x7fc4680a9cc0, C4<0>, C4<0>;
L_0x7fc4680a9740 .functor AND 1, L_0x7fc4680a9430, L_0x7fc4680a9cc0, C4<1>, C4<1>;
v0x7fc467668930_0 .net "carry", 0 0, L_0x7fc4680a9740;  alias, 1 drivers
v0x7fc46765e520_0 .net "in_a", 0 0, L_0x7fc4680a9430;  alias, 1 drivers
v0x7fc46765e5b0_0 .net "in_b", 0 0, L_0x7fc4680a9cc0;  alias, 1 drivers
v0x7fc46765aea0_0 .net "sum", 0 0, L_0x7fc4680a95d0;  alias, 1 drivers
S_0x7fc4676cb570 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676d8fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4676c4a00_0 .net "a", 0 0, L_0x7fc4680a8f00;  alias, 1 drivers
v0x7fc4676c4a90_0 .net "b", 0 0, L_0x7fc4680a9110;  alias, 1 drivers
v0x7fc4676bdce0_0 .net "c", 0 0, L_0x7fc4680a95d0;  alias, 1 drivers
v0x7fc4676bdd70_0 .var "out", 0 0;
v0x7fc4676ba650_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680098e0 .event edge, v0x7fc4676b7060_0, v0x7fc46765aea0_0, v0x7fc4676c4a90_0, v0x7fc4676c4a00_0;
S_0x7fc4676c7ee0 .scope generate, "genblk1[2]" "genblk1[2]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468017400 .param/l "p" 0 2 102, +C4<010>;
S_0x7fc4676c4850 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676c7ee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680a92d0 .functor AND 1, L_0x7fc4680a9d60, L_0x7fc4680a9e10, C4<1>, C4<1>;
L_0x7fc4680a9d60 .functor XOR 1, L_0x7fc4680aa810, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680a9e10 .functor XOR 1, L_0x7fc4680aa9b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680a9ec0 .functor OR 1, L_0x7fc4680a9f90, L_0x7fc4680aa0d0, C4<0>, C4<0>;
L_0x7fc4680a9f90 .functor XOR 1, L_0x7fc4680aa810, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aa0d0 .functor XOR 1, L_0x7fc4680aa9b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680aa630 .functor XOR 1, L_0x7fc4680aa810, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aa720 .functor XOR 1, L_0x7fc4680aa9b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4676f9b10_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676f6400_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676f6490_0 .net "Carry_in", 0 0, L_0x7fc4680aab50;  1 drivers
v0x7fc4676f2db0_0 .net "Carry_out", 0 0, L_0x7fc4680aa5c0;  1 drivers
v0x7fc4676ef6e0_0 .net "Result", 0 0, v0x7fc467654410_0;  1 drivers
v0x7fc4676ef770_0 .net *"_s1", 0 0, L_0x7fc4680a9d60;  1 drivers
v0x7fc4676ec050_0 .net *"_s3", 0 0, L_0x7fc4680a9e10;  1 drivers
v0x7fc4676ec0e0_0 .net *"_s6", 0 0, L_0x7fc4680a9f90;  1 drivers
v0x7fc4676e89c0_0 .net *"_s8", 0 0, L_0x7fc4680aa0d0;  1 drivers
v0x7fc4676e5330_0 .net "a", 0 0, L_0x7fc4680aa810;  1 drivers
v0x7fc4676e53c0_0 .net "b", 0 0, L_0x7fc4680aa9b0;  1 drivers
v0x7fc4676e1ca0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4676e1d30_0 .net "w0", 0 0, L_0x7fc4680a92d0;  1 drivers
v0x7fc4676de610_0 .net "w1", 0 0, L_0x7fc4680a9ec0;  1 drivers
v0x7fc4676de6a0_0 .net "w2", 0 0, L_0x7fc4680aa360;  1 drivers
S_0x7fc4676c11c0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676c4850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680aa5c0 .functor OR 1, L_0x7fc4680aa2b0, L_0x7fc4680aa4d0, C4<0>, C4<0>;
v0x7fc468009730_0 .net "c1", 0 0, L_0x7fc4680aa2b0;  1 drivers
v0x7fc4680097c0_0 .net "c2", 0 0, L_0x7fc4680aa4d0;  1 drivers
v0x7fc4680060a0_0 .net "fcarry", 0 0, L_0x7fc4680aa5c0;  alias, 1 drivers
v0x7fc468006130_0 .net "fsum", 0 0, L_0x7fc4680aa360;  alias, 1 drivers
v0x7fc468002a30_0 .net "in_a", 0 0, L_0x7fc4680aa630;  1 drivers
v0x7fc46765b040_0 .net "in_b", 0 0, L_0x7fc4680aa720;  1 drivers
v0x7fc46765b0d0_0 .net "in_carry", 0 0, L_0x7fc4680aab50;  alias, 1 drivers
v0x7fc4676579e0_0 .net "s1", 0 0, L_0x7fc4680aa1c0;  1 drivers
S_0x7fc4676bdb30 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676c11c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680aa1c0 .functor XOR 1, L_0x7fc4680aa630, L_0x7fc4680aa720, C4<0>, C4<0>;
L_0x7fc4680aa2b0 .functor AND 1, L_0x7fc4680aa630, L_0x7fc4680aa720, C4<1>, C4<1>;
v0x7fc467672ce0_0 .net "carry", 0 0, L_0x7fc4680aa2b0;  alias, 1 drivers
v0x7fc467646840_0 .net "in_a", 0 0, L_0x7fc4680aa630;  alias, 1 drivers
v0x7fc4676468d0_0 .net "in_b", 0 0, L_0x7fc4680aa720;  alias, 1 drivers
v0x7fc46801a800_0 .net "sum", 0 0, L_0x7fc4680aa1c0;  alias, 1 drivers
S_0x7fc4676ba4a0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676c11c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680aa360 .functor XOR 1, L_0x7fc4680aa1c0, L_0x7fc4680aab50, C4<0>, C4<0>;
L_0x7fc4680aa4d0 .functor AND 1, L_0x7fc4680aa1c0, L_0x7fc4680aab50, C4<1>, C4<1>;
v0x7fc4680171d0_0 .net "carry", 0 0, L_0x7fc4680aa4d0;  alias, 1 drivers
v0x7fc468010450_0 .net "in_a", 0 0, L_0x7fc4680aa1c0;  alias, 1 drivers
v0x7fc4680104e0_0 .net "in_b", 0 0, L_0x7fc4680aab50;  alias, 1 drivers
v0x7fc46800cdc0_0 .net "sum", 0 0, L_0x7fc4680aa360;  alias, 1 drivers
S_0x7fc4676b6e10 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676c4850;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46769bd00_0 .net "a", 0 0, L_0x7fc4680a92d0;  alias, 1 drivers
v0x7fc46769bd90_0 .net "b", 0 0, L_0x7fc4680a9ec0;  alias, 1 drivers
v0x7fc467654380_0 .net "c", 0 0, L_0x7fc4680aa360;  alias, 1 drivers
v0x7fc467654410_0 .var "out", 0 0;
v0x7fc467650d20_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc467657ae0 .event edge, v0x7fc4676b7060_0, v0x7fc46800cdc0_0, v0x7fc46769bd90_0, v0x7fc46769bd00_0;
S_0x7fc4676b3780 .scope generate, "genblk1[3]" "genblk1[3]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc467683e40 .param/l "p" 0 2 102, +C4<011>;
S_0x7fc4676b00f0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676b3780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680aabf0 .functor AND 1, L_0x7fc4680aac60, L_0x7fc4680aacd0, C4<1>, C4<1>;
L_0x7fc4680aac60 .functor XOR 1, L_0x7fc4680ab630, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aacd0 .functor XOR 1, L_0x7fc4680ab750, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680aad40 .functor OR 1, L_0x7fc4680aadb0, L_0x7fc4680aaef0, C4<0>, C4<0>;
L_0x7fc4680aadb0 .functor XOR 1, L_0x7fc4680ab630, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aaef0 .functor XOR 1, L_0x7fc4680ab750, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ab450 .functor XOR 1, L_0x7fc4680ab630, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ab540 .functor XOR 1, L_0x7fc4680ab750, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4676a46e0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676a0ff0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676a1080_0 .net "Carry_in", 0 0, L_0x7fc4680ab870;  1 drivers
v0x7fc46769d960_0 .net "Carry_out", 0 0, L_0x7fc4680ab3e0;  1 drivers
v0x7fc46769d9f0_0 .net "Result", 0 0, v0x7fc4676a7d10_0;  1 drivers
v0x7fc46769a310_0 .net *"_s1", 0 0, L_0x7fc4680aac60;  1 drivers
v0x7fc467696c40_0 .net *"_s3", 0 0, L_0x7fc4680aacd0;  1 drivers
v0x7fc467696cd0_0 .net *"_s6", 0 0, L_0x7fc4680aadb0;  1 drivers
v0x7fc4676935b0_0 .net *"_s8", 0 0, L_0x7fc4680aaef0;  1 drivers
v0x7fc46768ff20_0 .net "a", 0 0, L_0x7fc4680ab630;  1 drivers
v0x7fc46768ffb0_0 .net "b", 0 0, L_0x7fc4680ab750;  1 drivers
v0x7fc46768c890_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46768c920_0 .net "w0", 0 0, L_0x7fc4680aabf0;  1 drivers
v0x7fc467689200_0 .net "w1", 0 0, L_0x7fc4680aad40;  1 drivers
v0x7fc467689290_0 .net "w2", 0 0, L_0x7fc4680ab180;  1 drivers
S_0x7fc4676aca60 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676b00f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680ab3e0 .functor OR 1, L_0x7fc4680ab0d0, L_0x7fc4680ab2f0, C4<0>, C4<0>;
v0x7fc4676bfb00_0 .net "c1", 0 0, L_0x7fc4680ab0d0;  1 drivers
v0x7fc4676bfb90_0 .net "c2", 0 0, L_0x7fc4680ab2f0;  1 drivers
v0x7fc4676bc470_0 .net "fcarry", 0 0, L_0x7fc4680ab3e0;  alias, 1 drivers
v0x7fc4676bc500_0 .net "fsum", 0 0, L_0x7fc4680ab180;  alias, 1 drivers
v0x7fc4676b8de0_0 .net "in_a", 0 0, L_0x7fc4680ab450;  1 drivers
v0x7fc4676b8e70_0 .net "in_b", 0 0, L_0x7fc4680ab540;  1 drivers
v0x7fc4676b5750_0 .net "in_carry", 0 0, L_0x7fc4680ab870;  alias, 1 drivers
v0x7fc4676b57e0_0 .net "s1", 0 0, L_0x7fc4680aafe0;  1 drivers
S_0x7fc4676a93d0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676aca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680aafe0 .functor XOR 1, L_0x7fc4680ab450, L_0x7fc4680ab540, C4<0>, C4<0>;
L_0x7fc4680ab0d0 .functor AND 1, L_0x7fc4680ab450, L_0x7fc4680ab540, C4<1>, C4<1>;
v0x7fc4676d0bd0_0 .net "carry", 0 0, L_0x7fc4680ab0d0;  alias, 1 drivers
v0x7fc4676d0c60_0 .net "in_a", 0 0, L_0x7fc4680ab450;  alias, 1 drivers
v0x7fc4676cd540_0 .net "in_b", 0 0, L_0x7fc4680ab540;  alias, 1 drivers
v0x7fc4676cd5d0_0 .net "sum", 0 0, L_0x7fc4680aafe0;  alias, 1 drivers
S_0x7fc4676a5d40 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676aca60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ab180 .functor XOR 1, L_0x7fc4680aafe0, L_0x7fc4680ab870, C4<0>, C4<0>;
L_0x7fc4680ab2f0 .functor AND 1, L_0x7fc4680aafe0, L_0x7fc4680ab870, C4<1>, C4<1>;
v0x7fc4676c9f60_0 .net "carry", 0 0, L_0x7fc4680ab2f0;  alias, 1 drivers
v0x7fc4676c6820_0 .net "in_a", 0 0, L_0x7fc4680aafe0;  alias, 1 drivers
v0x7fc4676c68b0_0 .net "in_b", 0 0, L_0x7fc4680ab870;  alias, 1 drivers
v0x7fc4676c3190_0 .net "sum", 0 0, L_0x7fc4680ab180;  alias, 1 drivers
S_0x7fc4676a26b0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676b00f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4676aea60_0 .net "a", 0 0, L_0x7fc4680aabf0;  alias, 1 drivers
v0x7fc4676ab3a0_0 .net "b", 0 0, L_0x7fc4680aad40;  alias, 1 drivers
v0x7fc4676ab430_0 .net "c", 0 0, L_0x7fc4680ab180;  alias, 1 drivers
v0x7fc4676a7d10_0 .var "out", 0 0;
v0x7fc4676a7da0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676aea30 .event edge, v0x7fc4676b7060_0, v0x7fc4676c3190_0, v0x7fc4676ab3a0_0, v0x7fc4676aea60_0;
S_0x7fc46769f020 .scope generate, "genblk1[4]" "genblk1[4]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc467685b70 .param/l "p" 0 2 102, +C4<0100>;
S_0x7fc46769b990 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46769f020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ab990 .functor AND 1, L_0x7fc4680aba00, L_0x7fc4680aba70, C4<1>, C4<1>;
L_0x7fc4680aba00 .functor XOR 1, L_0x7fc4680ac410, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aba70 .functor XOR 1, L_0x7fc4680ac530, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680abae0 .functor OR 1, L_0x7fc4680abb90, L_0x7fc4680abcd0, C4<0>, C4<0>;
L_0x7fc4680abb90 .functor XOR 1, L_0x7fc4680ac410, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680abcd0 .functor XOR 1, L_0x7fc4680ac530, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ac230 .functor XOR 1, L_0x7fc4680ac410, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ac320 .functor XOR 1, L_0x7fc4680ac530, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46764bcd0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46764bd60_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46764baa0_0 .net "Carry_in", 0 0, L_0x7fc4680ac650;  1 drivers
v0x7fc467648670_0 .net "Carry_out", 0 0, L_0x7fc4680ac1c0;  1 drivers
v0x7fc467648700_0 .net "Result", 0 0, v0x7fc467652a20_0;  1 drivers
v0x7fc4676483c0_0 .net *"_s1", 0 0, L_0x7fc4680aba00;  1 drivers
v0x7fc467648450_0 .net *"_s3", 0 0, L_0x7fc4680aba70;  1 drivers
v0x7fc467645010_0 .net *"_s6", 0 0, L_0x7fc4680abb90;  1 drivers
v0x7fc4676450a0_0 .net *"_s8", 0 0, L_0x7fc4680abcd0;  1 drivers
v0x7fc467641950_0 .net "a", 0 0, L_0x7fc4680ac410;  1 drivers
v0x7fc46801c620_0 .net "b", 0 0, L_0x7fc4680ac530;  1 drivers
v0x7fc46801c6b0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468018f90_0 .net "w0", 0 0, L_0x7fc4680ab990;  1 drivers
v0x7fc468019020_0 .net "w1", 0 0, L_0x7fc4680abae0;  1 drivers
v0x7fc468015900_0 .net "w2", 0 0, L_0x7fc4680abf60;  1 drivers
S_0x7fc467698300 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46769b990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680ac1c0 .functor OR 1, L_0x7fc4680abeb0, L_0x7fc4680ac0d0, C4<0>, C4<0>;
v0x7fc46766a700_0 .net "c1", 0 0, L_0x7fc4680abeb0;  1 drivers
v0x7fc46766a7a0_0 .net "c2", 0 0, L_0x7fc4680ac0d0;  1 drivers
v0x7fc467667080_0 .net "fcarry", 0 0, L_0x7fc4680ac1c0;  alias, 1 drivers
v0x7fc4676639d0_0 .net "fsum", 0 0, L_0x7fc4680abf60;  alias, 1 drivers
v0x7fc467663a60_0 .net "in_a", 0 0, L_0x7fc4680ac230;  1 drivers
v0x7fc467660340_0 .net "in_b", 0 0, L_0x7fc4680ac320;  1 drivers
v0x7fc4676603d0_0 .net "in_carry", 0 0, L_0x7fc4680ac650;  alias, 1 drivers
v0x7fc46765ccb0_0 .net "s1", 0 0, L_0x7fc4680abdc0;  1 drivers
S_0x7fc467694c70 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc467698300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680abdc0 .functor XOR 1, L_0x7fc4680ac230, L_0x7fc4680ac320, C4<0>, C4<0>;
L_0x7fc4680abeb0 .functor AND 1, L_0x7fc4680ac230, L_0x7fc4680ac320, C4<1>, C4<1>;
v0x7fc46767b7c0_0 .net "carry", 0 0, L_0x7fc4680abeb0;  alias, 1 drivers
v0x7fc46767b850_0 .net "in_a", 0 0, L_0x7fc4680ac230;  alias, 1 drivers
v0x7fc467678130_0 .net "in_b", 0 0, L_0x7fc4680ac320;  alias, 1 drivers
v0x7fc4676781c0_0 .net "sum", 0 0, L_0x7fc4680abdc0;  alias, 1 drivers
S_0x7fc4676915e0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc467698300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680abf60 .functor XOR 1, L_0x7fc4680abdc0, L_0x7fc4680ac650, C4<0>, C4<0>;
L_0x7fc4680ac0d0 .functor AND 1, L_0x7fc4680abdc0, L_0x7fc4680ac650, C4<1>, C4<1>;
v0x7fc467671410_0 .net "carry", 0 0, L_0x7fc4680ac0d0;  alias, 1 drivers
v0x7fc4676714a0_0 .net "in_a", 0 0, L_0x7fc4680abdc0;  alias, 1 drivers
v0x7fc46766dd80_0 .net "in_b", 0 0, L_0x7fc4680ac650;  alias, 1 drivers
v0x7fc46766de10_0 .net "sum", 0 0, L_0x7fc4680abf60;  alias, 1 drivers
S_0x7fc46768df50 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46769b990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc467655ff0_0 .net "a", 0 0, L_0x7fc4680ab990;  alias, 1 drivers
v0x7fc467656080_0 .net "b", 0 0, L_0x7fc4680abae0;  alias, 1 drivers
v0x7fc467652990_0 .net "c", 0 0, L_0x7fc4680abf60;  alias, 1 drivers
v0x7fc467652a20_0 .var "out", 0 0;
v0x7fc46764f330_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc467674b80 .event edge, v0x7fc4676b7060_0, v0x7fc46766de10_0, v0x7fc467656080_0, v0x7fc467655ff0_0;
S_0x7fc46768a8c0 .scope generate, "genblk1[5]" "genblk1[5]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc467685c40 .param/l "p" 0 2 102, +C4<0101>;
S_0x7fc467687230 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46768a8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680aae80 .functor AND 1, L_0x7fc4680abc60, L_0x7fc4680ac770, C4<1>, C4<1>;
L_0x7fc4680abc60 .functor XOR 1, L_0x7fc4680ad130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ac770 .functor XOR 1, L_0x7fc4680ad250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ac820 .functor OR 1, L_0x7fc4680ac8f0, L_0x7fc4680aca30, C4<0>, C4<0>;
L_0x7fc4680ac8f0 .functor XOR 1, L_0x7fc4680ad130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aca30 .functor XOR 1, L_0x7fc4680ad250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680acf50 .functor XOR 1, L_0x7fc4680ad130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ad040 .functor XOR 1, L_0x7fc4680ad250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46765acd0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46765ad60_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46765a9a0_0 .net "Carry_in", 0 0, L_0x7fc4680ad400;  1 drivers
v0x7fc46765aa30_0 .net "Carry_out", 0 0, L_0x7fc4680acee0;  1 drivers
v0x7fc467657670_0 .net "Result", 0 0, v0x7fc467661ad0_0;  1 drivers
v0x7fc467657700_0 .net *"_s1", 0 0, L_0x7fc4680abc60;  1 drivers
v0x7fc467657340_0 .net *"_s3", 0 0, L_0x7fc4680ac770;  1 drivers
v0x7fc4676573d0_0 .net *"_s6", 0 0, L_0x7fc4680ac8f0;  1 drivers
v0x7fc467654010_0 .net *"_s8", 0 0, L_0x7fc4680aca30;  1 drivers
v0x7fc467653ce0_0 .net "a", 0 0, L_0x7fc4680ad130;  1 drivers
v0x7fc467653d70_0 .net "b", 0 0, L_0x7fc4680ad250;  1 drivers
v0x7fc4676509b0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc467650a40_0 .net "w0", 0 0, L_0x7fc4680aae80;  1 drivers
v0x7fc467650680_0 .net "w1", 0 0, L_0x7fc4680ac820;  1 drivers
v0x7fc467650710_0 .net "w2", 0 0, L_0x7fc4680acc80;  1 drivers
S_0x7fc467683ba0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc467687230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680acee0 .functor OR 1, L_0x7fc4680acbd0, L_0x7fc4680acdf0, C4<0>, C4<0>;
v0x7fc467679820_0 .net "c1", 0 0, L_0x7fc4680acbd0;  1 drivers
v0x7fc4676798c0_0 .net "c2", 0 0, L_0x7fc4680acdf0;  1 drivers
v0x7fc467676180_0 .net "fcarry", 0 0, L_0x7fc4680acee0;  alias, 1 drivers
v0x7fc467676230_0 .net "fsum", 0 0, L_0x7fc4680acc80;  alias, 1 drivers
v0x7fc467672af0_0 .net "in_a", 0 0, L_0x7fc4680acf50;  1 drivers
v0x7fc46766f440_0 .net "in_b", 0 0, L_0x7fc4680ad040;  1 drivers
v0x7fc46766f4d0_0 .net "in_carry", 0 0, L_0x7fc4680ad400;  alias, 1 drivers
v0x7fc46766bdb0_0 .net "s1", 0 0, L_0x7fc4680acae0;  1 drivers
S_0x7fc467680510 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc467683ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680acae0 .functor XOR 1, L_0x7fc4680acf50, L_0x7fc4680ad040, C4<0>, C4<0>;
L_0x7fc4680acbd0 .functor AND 1, L_0x7fc4680acf50, L_0x7fc4680ad040, C4<1>, C4<1>;
v0x7fc46800b550_0 .net "carry", 0 0, L_0x7fc4680acbd0;  alias, 1 drivers
v0x7fc46800b5e0_0 .net "in_a", 0 0, L_0x7fc4680acf50;  alias, 1 drivers
v0x7fc468007ec0_0 .net "in_b", 0 0, L_0x7fc4680ad040;  alias, 1 drivers
v0x7fc468007f70_0 .net "sum", 0 0, L_0x7fc4680acae0;  alias, 1 drivers
S_0x7fc46767ce80 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc467683ba0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680acc80 .functor XOR 1, L_0x7fc4680acae0, L_0x7fc4680ad400, C4<0>, C4<0>;
L_0x7fc4680acdf0 .functor AND 1, L_0x7fc4680acae0, L_0x7fc4680ad400, C4<1>, C4<1>;
v0x7fc4680011a0_0 .net "carry", 0 0, L_0x7fc4680acdf0;  alias, 1 drivers
v0x7fc468001230_0 .net "in_a", 0 0, L_0x7fc4680acae0;  alias, 1 drivers
v0x7fc467643340_0 .net "in_b", 0 0, L_0x7fc4680ad400;  alias, 1 drivers
v0x7fc4676433f0_0 .net "sum", 0 0, L_0x7fc4680acc80;  alias, 1 drivers
S_0x7fc467668720 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc467687230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc467665090_0 .net "a", 0 0, L_0x7fc4680aae80;  alias, 1 drivers
v0x7fc467665120_0 .net "b", 0 0, L_0x7fc4680ac820;  alias, 1 drivers
v0x7fc467661a00_0 .net "c", 0 0, L_0x7fc4680acc80;  alias, 1 drivers
v0x7fc467661ad0_0 .var "out", 0 0;
v0x7fc46765e370_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468004940 .event edge, v0x7fc4676b7060_0, v0x7fc4676433f0_0, v0x7fc467665120_0, v0x7fc467665090_0;
S_0x7fc46764d350 .scope generate, "genblk1[6]" "genblk1[6]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680159e0 .param/l "p" 0 2 102, +C4<0110>;
S_0x7fc46764d020 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46764d350;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ac9c0 .functor AND 1, L_0x7fc4680ac6f0, L_0x7fc4680ad4e0, C4<1>, C4<1>;
L_0x7fc4680ac6f0 .functor XOR 1, L_0x7fc4680adf00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ad4e0 .functor XOR 1, L_0x7fc4680ae1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ad5b0 .functor OR 1, L_0x7fc4680ad680, L_0x7fc4680ad7c0, C4<0>, C4<0>;
L_0x7fc4680ad680 .functor XOR 1, L_0x7fc4680adf00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ad7c0 .functor XOR 1, L_0x7fc4680ae1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680add20 .functor XOR 1, L_0x7fc4680adf00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ade10 .functor XOR 1, L_0x7fc4680ae1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4676ed4a0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676e9d40_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676e9dd0_0 .net "Carry_in", 0 0, L_0x7fc4680ae360;  1 drivers
v0x7fc4676e66b0_0 .net "Carry_out", 0 0, L_0x7fc4680adcb0;  1 drivers
v0x7fc4676e6740_0 .net "Result", 0 0, v0x7fc4676f0b30_0;  1 drivers
v0x7fc4676e3020_0 .net *"_s1", 0 0, L_0x7fc4680ac6f0;  1 drivers
v0x7fc4676e30b0_0 .net *"_s3", 0 0, L_0x7fc4680ad4e0;  1 drivers
v0x7fc4676df990_0 .net *"_s6", 0 0, L_0x7fc4680ad680;  1 drivers
v0x7fc4676dfa20_0 .net *"_s8", 0 0, L_0x7fc4680ad7c0;  1 drivers
v0x7fc4676dc380_0 .net "a", 0 0, L_0x7fc4680adf00;  1 drivers
v0x7fc4676d8c70_0 .net "b", 0 0, L_0x7fc4680ae1c0;  1 drivers
v0x7fc4676d8d00_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4676d55e0_0 .net "w0", 0 0, L_0x7fc4680ac9c0;  1 drivers
v0x7fc4676d5670_0 .net "w1", 0 0, L_0x7fc4680ad5b0;  1 drivers
v0x7fc4676d1f50_0 .net "w2", 0 0, L_0x7fc4680ada50;  1 drivers
S_0x7fc4676499c0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46764d020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680adcb0 .functor OR 1, L_0x7fc4680ad9a0, L_0x7fc4680adbc0, C4<0>, C4<0>;
v0x7fc46800cca0_0 .net "c1", 0 0, L_0x7fc4680ad9a0;  1 drivers
v0x7fc468009580_0 .net "c2", 0 0, L_0x7fc4680adbc0;  1 drivers
v0x7fc468009610_0 .net "fcarry", 0 0, L_0x7fc4680adcb0;  alias, 1 drivers
v0x7fc468005ef0_0 .net "fsum", 0 0, L_0x7fc4680ada50;  alias, 1 drivers
v0x7fc468005f80_0 .net "in_a", 0 0, L_0x7fc4680add20;  1 drivers
v0x7fc468002860_0 .net "in_b", 0 0, L_0x7fc4680ade10;  1 drivers
v0x7fc4680028f0_0 .net "in_carry", 0 0, L_0x7fc4680ae360;  alias, 1 drivers
v0x7fc4676fae10_0 .net "s1", 0 0, L_0x7fc4680ad8b0;  1 drivers
S_0x7fc467646360 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676499c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ad8b0 .functor XOR 1, L_0x7fc4680add20, L_0x7fc4680ade10, C4<0>, C4<0>;
L_0x7fc4680ad9a0 .functor AND 1, L_0x7fc4680add20, L_0x7fc4680ade10, C4<1>, C4<1>;
v0x7fc46801dce0_0 .net "carry", 0 0, L_0x7fc4680ad9a0;  alias, 1 drivers
v0x7fc46801dd70_0 .net "in_a", 0 0, L_0x7fc4680add20;  alias, 1 drivers
v0x7fc46801a650_0 .net "in_b", 0 0, L_0x7fc4680ade10;  alias, 1 drivers
v0x7fc46801a6e0_0 .net "sum", 0 0, L_0x7fc4680ad8b0;  alias, 1 drivers
S_0x7fc468016fc0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676499c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ada50 .functor XOR 1, L_0x7fc4680ad8b0, L_0x7fc4680ae360, C4<0>, C4<0>;
L_0x7fc4680adbc0 .functor AND 1, L_0x7fc4680ad8b0, L_0x7fc4680ae360, C4<1>, C4<1>;
v0x7fc468013990_0 .net "carry", 0 0, L_0x7fc4680adbc0;  alias, 1 drivers
v0x7fc4680102a0_0 .net "in_a", 0 0, L_0x7fc4680ad8b0;  alias, 1 drivers
v0x7fc468010330_0 .net "in_b", 0 0, L_0x7fc4680ae360;  alias, 1 drivers
v0x7fc46800cc10_0 .net "sum", 0 0, L_0x7fc4680ada50;  alias, 1 drivers
S_0x7fc4676f7780 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46764d020;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4676f4120_0 .net "a", 0 0, L_0x7fc4680ac9c0;  alias, 1 drivers
v0x7fc4676f41b0_0 .net "b", 0 0, L_0x7fc4680ad5b0;  alias, 1 drivers
v0x7fc4676f0a60_0 .net "c", 0 0, L_0x7fc4680ada50;  alias, 1 drivers
v0x7fc4676f0b30_0 .var "out", 0 0;
v0x7fc4676ed3d0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676f40f0 .event edge, v0x7fc4676b7060_0, v0x7fc46800cc10_0, v0x7fc4676f41b0_0, v0x7fc4676f4120_0;
S_0x7fc4676ce8c0 .scope generate, "genblk1[7]" "genblk1[7]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46765e470 .param/l "p" 0 2 102, +C4<0111>;
S_0x7fc4676cb230 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676ce8c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ad750 .functor AND 1, L_0x7fc4680aaad0, L_0x7fc4680ad370, C4<1>, C4<1>;
L_0x7fc4680aaad0 .functor XOR 1, L_0x7fc4680aeda0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ad370 .functor XOR 1, L_0x7fc4680aeec0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ae4b0 .functor OR 1, L_0x7fc4680ae520, L_0x7fc4680ae660, C4<0>, C4<0>;
L_0x7fc4680ae520 .functor XOR 1, L_0x7fc4680aeda0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ae660 .functor XOR 1, L_0x7fc4680aeec0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680aebc0 .functor XOR 1, L_0x7fc4680aeda0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aecb0 .functor XOR 1, L_0x7fc4680aeec0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc467691360_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46768dc10_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46768dca0_0 .net "Carry_in", 0 0, L_0x7fc4680af0a0;  1 drivers
v0x7fc46768a580_0 .net "Carry_out", 0 0, L_0x7fc4680aeb50;  1 drivers
v0x7fc46768a610_0 .net "Result", 0 0, v0x7fc4676949c0_0;  1 drivers
v0x7fc467686ef0_0 .net *"_s1", 0 0, L_0x7fc4680aaad0;  1 drivers
v0x7fc467686f80_0 .net *"_s3", 0 0, L_0x7fc4680ad370;  1 drivers
v0x7fc467683860_0 .net *"_s6", 0 0, L_0x7fc4680ae520;  1 drivers
v0x7fc4676838f0_0 .net *"_s8", 0 0, L_0x7fc4680ae660;  1 drivers
v0x7fc467680250_0 .net "a", 0 0, L_0x7fc4680aeda0;  1 drivers
v0x7fc46767cb40_0 .net "b", 0 0, L_0x7fc4680aeec0;  1 drivers
v0x7fc46767cbd0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4676794b0_0 .net "w0", 0 0, L_0x7fc4680ad750;  1 drivers
v0x7fc467679540_0 .net "w1", 0 0, L_0x7fc4680ae4b0;  1 drivers
v0x7fc467675e20_0 .net "w2", 0 0, L_0x7fc4680ae8f0;  1 drivers
S_0x7fc4676c4510 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676cb230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680aeb50 .functor OR 1, L_0x7fc4680ae840, L_0x7fc4680aea60, C4<0>, C4<0>;
v0x7fc4676ac7b0_0 .net "c1", 0 0, L_0x7fc4680ae840;  1 drivers
v0x7fc4676a9090_0 .net "c2", 0 0, L_0x7fc4680aea60;  1 drivers
v0x7fc4676a9120_0 .net "fcarry", 0 0, L_0x7fc4680aeb50;  alias, 1 drivers
v0x7fc4676a5a00_0 .net "fsum", 0 0, L_0x7fc4680ae8f0;  alias, 1 drivers
v0x7fc4676a5a90_0 .net "in_a", 0 0, L_0x7fc4680aebc0;  1 drivers
v0x7fc4676a2370_0 .net "in_b", 0 0, L_0x7fc4680aecb0;  1 drivers
v0x7fc4676a2400_0 .net "in_carry", 0 0, L_0x7fc4680af0a0;  alias, 1 drivers
v0x7fc46769ece0_0 .net "s1", 0 0, L_0x7fc4680ae750;  1 drivers
S_0x7fc4676c0e80 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676c4510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ae750 .functor XOR 1, L_0x7fc4680aebc0, L_0x7fc4680aecb0, C4<0>, C4<0>;
L_0x7fc4680ae840 .functor AND 1, L_0x7fc4680aebc0, L_0x7fc4680aecb0, C4<1>, C4<1>;
v0x7fc4676bd8a0_0 .net "carry", 0 0, L_0x7fc4680ae840;  alias, 1 drivers
v0x7fc4676ba160_0 .net "in_a", 0 0, L_0x7fc4680aebc0;  alias, 1 drivers
v0x7fc4676ba1f0_0 .net "in_b", 0 0, L_0x7fc4680aecb0;  alias, 1 drivers
v0x7fc4676b6ad0_0 .net "sum", 0 0, L_0x7fc4680ae750;  alias, 1 drivers
S_0x7fc4676b3440 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676c4510;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ae8f0 .functor XOR 1, L_0x7fc4680ae750, L_0x7fc4680af0a0, C4<0>, C4<0>;
L_0x7fc4680aea60 .functor AND 1, L_0x7fc4680ae750, L_0x7fc4680af0a0, C4<1>, C4<1>;
v0x7fc4676b6bc0_0 .net "carry", 0 0, L_0x7fc4680aea60;  alias, 1 drivers
v0x7fc4676afdb0_0 .net "in_a", 0 0, L_0x7fc4680ae750;  alias, 1 drivers
v0x7fc4676afe40_0 .net "in_b", 0 0, L_0x7fc4680af0a0;  alias, 1 drivers
v0x7fc4676ac720_0 .net "sum", 0 0, L_0x7fc4680ae8f0;  alias, 1 drivers
S_0x7fc46769b650 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676cb230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc467697fc0_0 .net "a", 0 0, L_0x7fc4680ad750;  alias, 1 drivers
v0x7fc467698050_0 .net "b", 0 0, L_0x7fc4680ae4b0;  alias, 1 drivers
v0x7fc467694930_0 .net "c", 0 0, L_0x7fc4680ae8f0;  alias, 1 drivers
v0x7fc4676949c0_0 .var "out", 0 0;
v0x7fc4676912a0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676ac870 .event edge, v0x7fc4676b7060_0, v0x7fc4676ac720_0, v0x7fc467698050_0, v0x7fc467697fc0_0;
S_0x7fc467672790 .scope generate, "genblk1[8]" "genblk1[8]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4676db060 .param/l "p" 0 2 102, +C4<01000>;
S_0x7fc46766f100 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc467672790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ae5f0 .functor AND 1, L_0x7fc4680ab910, L_0x7fc4680ae400, C4<1>, C4<1>;
L_0x7fc4680ab910 .functor XOR 1, L_0x7fc4680afbd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ae400 .functor XOR 1, L_0x7fc4680afdc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680af260 .functor OR 1, L_0x7fc4680af350, L_0x7fc4680af490, C4<0>, C4<0>;
L_0x7fc4680af350 .functor XOR 1, L_0x7fc4680afbd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680af490 .functor XOR 1, L_0x7fc4680afdc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680af9f0 .functor XOR 1, L_0x7fc4680afbd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680afae0 .functor XOR 1, L_0x7fc4680afdc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46764f080_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676f3dc0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676f0730_0 .net "Carry_in", 0 0, L_0x7fc4680aefe0;  1 drivers
v0x7fc4676f07c0_0 .net "Carry_out", 0 0, L_0x7fc4680af980;  1 drivers
v0x7fc4676ed0a0_0 .net "Result", 0 0, v0x7fc4676fab70_0;  1 drivers
v0x7fc4676ed130_0 .net *"_s1", 0 0, L_0x7fc4680ab910;  1 drivers
v0x7fc4676e9a10_0 .net *"_s3", 0 0, L_0x7fc4680ae400;  1 drivers
v0x7fc4676e9aa0_0 .net *"_s6", 0 0, L_0x7fc4680af350;  1 drivers
v0x7fc4676e6380_0 .net *"_s8", 0 0, L_0x7fc4680af490;  1 drivers
v0x7fc4676e6410_0 .net "a", 0 0, L_0x7fc4680afbd0;  1 drivers
v0x7fc4676e2cf0_0 .net "b", 0 0, L_0x7fc4680afdc0;  1 drivers
v0x7fc4676e2d80_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4676df660_0 .net "w0", 0 0, L_0x7fc4680ae5f0;  1 drivers
v0x7fc4676df6f0_0 .net "w1", 0 0, L_0x7fc4680af260;  1 drivers
v0x7fc4676dbfd0_0 .net "w2", 0 0, L_0x7fc4680af720;  1 drivers
S_0x7fc4676683e0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46766f100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680af980 .functor OR 1, L_0x7fc4680af670, L_0x7fc4680af890, C4<0>, C4<0>;
v0x7fc468016d10_0 .net "c1", 0 0, L_0x7fc4680af670;  1 drivers
v0x7fc4680135f0_0 .net "c2", 0 0, L_0x7fc4680af890;  1 drivers
v0x7fc468013680_0 .net "fcarry", 0 0, L_0x7fc4680af980;  alias, 1 drivers
v0x7fc46800ff60_0 .net "fsum", 0 0, L_0x7fc4680af720;  alias, 1 drivers
v0x7fc46800fff0_0 .net "in_a", 0 0, L_0x7fc4680af9f0;  1 drivers
v0x7fc46800c8d0_0 .net "in_b", 0 0, L_0x7fc4680afae0;  1 drivers
v0x7fc46800c960_0 .net "in_carry", 0 0, L_0x7fc4680aefe0;  alias, 1 drivers
v0x7fc468009240_0 .net "s1", 0 0, L_0x7fc4680af580;  1 drivers
S_0x7fc467664d50 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676683e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680af580 .functor XOR 1, L_0x7fc4680af9f0, L_0x7fc4680afae0, C4<0>, C4<0>;
L_0x7fc4680af670 .functor AND 1, L_0x7fc4680af9f0, L_0x7fc4680afae0, C4<1>, C4<1>;
v0x7fc467661770_0 .net "carry", 0 0, L_0x7fc4680af670;  alias, 1 drivers
v0x7fc46765e030_0 .net "in_a", 0 0, L_0x7fc4680af9f0;  alias, 1 drivers
v0x7fc46765e0c0_0 .net "in_b", 0 0, L_0x7fc4680afae0;  alias, 1 drivers
v0x7fc467642920_0 .net "sum", 0 0, L_0x7fc4680af580;  alias, 1 drivers
S_0x7fc46801d9a0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676683e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680af720 .functor XOR 1, L_0x7fc4680af580, L_0x7fc4680aefe0, C4<0>, C4<0>;
L_0x7fc4680af890 .functor AND 1, L_0x7fc4680af580, L_0x7fc4680aefe0, C4<1>, C4<1>;
v0x7fc467642a10_0 .net "carry", 0 0, L_0x7fc4680af890;  alias, 1 drivers
v0x7fc46801a310_0 .net "in_a", 0 0, L_0x7fc4680af580;  alias, 1 drivers
v0x7fc46801a3a0_0 .net "in_b", 0 0, L_0x7fc4680aefe0;  alias, 1 drivers
v0x7fc468016c80_0 .net "sum", 0 0, L_0x7fc4680af720;  alias, 1 drivers
S_0x7fc468005bb0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46766f100;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468002520_0 .net "a", 0 0, L_0x7fc4680ae5f0;  alias, 1 drivers
v0x7fc4680025b0_0 .net "b", 0 0, L_0x7fc4680af260;  alias, 1 drivers
v0x7fc4676faae0_0 .net "c", 0 0, L_0x7fc4680af720;  alias, 1 drivers
v0x7fc4676fab70_0 .var "out", 0 0;
v0x7fc4676f7450_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468016dd0 .event edge, v0x7fc4676b7060_0, v0x7fc468016c80_0, v0x7fc4680025b0_0, v0x7fc468002520_0;
S_0x7fc4676d8940 .scope generate, "genblk1[9]" "genblk1[9]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4676839a0 .param/l "p" 0 2 102, +C4<01001>;
S_0x7fc4676d52b0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4676d8940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680af420 .functor AND 1, L_0x7fc4680afcf0, L_0x7fc4680affc0, C4<1>, C4<1>;
L_0x7fc4680afcf0 .functor XOR 1, L_0x7fc4680b0940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680affc0 .functor XOR 1, L_0x7fc4680b0a60, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b0030 .functor OR 1, L_0x7fc4680b00c0, L_0x7fc4680b0200, C4<0>, C4<0>;
L_0x7fc4680b00c0 .functor XOR 1, L_0x7fc4680b0940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b0200 .functor XOR 1, L_0x7fc4680b0a60, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b0760 .functor XOR 1, L_0x7fc4680b0940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b0850 .functor XOR 1, L_0x7fc4680b0a60, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46769b320_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46769b3b0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc467697c90_0 .net "Carry_in", 0 0, L_0x7fc4680b0c70;  1 drivers
v0x7fc467697d20_0 .net "Carry_out", 0 0, L_0x7fc4680b06f0;  1 drivers
v0x7fc467694600_0 .net "Result", 0 0, v0x7fc46769e9b0_0;  1 drivers
v0x7fc467694690_0 .net *"_s1", 0 0, L_0x7fc4680afcf0;  1 drivers
v0x7fc467690f70_0 .net *"_s3", 0 0, L_0x7fc4680affc0;  1 drivers
v0x7fc467691000_0 .net *"_s6", 0 0, L_0x7fc4680b00c0;  1 drivers
v0x7fc46768d8e0_0 .net *"_s8", 0 0, L_0x7fc4680b0200;  1 drivers
v0x7fc46768d970_0 .net "a", 0 0, L_0x7fc4680b0940;  1 drivers
v0x7fc46768a250_0 .net "b", 0 0, L_0x7fc4680b0a60;  1 drivers
v0x7fc46768a2e0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc467686bc0_0 .net "w0", 0 0, L_0x7fc4680af420;  1 drivers
v0x7fc467686c50_0 .net "w1", 0 0, L_0x7fc4680b0030;  1 drivers
v0x7fc467683530_0 .net "w2", 0 0, L_0x7fc4680b0490;  1 drivers
S_0x7fc4676d1c20 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4676d52b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b06f0 .functor OR 1, L_0x7fc4680b03e0, L_0x7fc4680b0600, C4<0>, C4<0>;
v0x7fc4676b67a0_0 .net "c1", 0 0, L_0x7fc4680b03e0;  1 drivers
v0x7fc4676b6830_0 .net "c2", 0 0, L_0x7fc4680b0600;  1 drivers
v0x7fc4676b3110_0 .net "fcarry", 0 0, L_0x7fc4680b06f0;  alias, 1 drivers
v0x7fc4676b31a0_0 .net "fsum", 0 0, L_0x7fc4680b0490;  alias, 1 drivers
v0x7fc4676afa80_0 .net "in_a", 0 0, L_0x7fc4680b0760;  1 drivers
v0x7fc4676afb10_0 .net "in_b", 0 0, L_0x7fc4680b0850;  1 drivers
v0x7fc4676ac3f0_0 .net "in_carry", 0 0, L_0x7fc4680b0c70;  alias, 1 drivers
v0x7fc4676ac480_0 .net "s1", 0 0, L_0x7fc4680b02f0;  1 drivers
S_0x7fc4676caf00 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4676d1c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b02f0 .functor XOR 1, L_0x7fc4680b0760, L_0x7fc4680b0850, C4<0>, C4<0>;
L_0x7fc4680b03e0 .functor AND 1, L_0x7fc4680b0760, L_0x7fc4680b0850, C4<1>, C4<1>;
v0x7fc4676c7870_0 .net "carry", 0 0, L_0x7fc4680b03e0;  alias, 1 drivers
v0x7fc4676c7900_0 .net "in_a", 0 0, L_0x7fc4680b0760;  alias, 1 drivers
v0x7fc4676c41e0_0 .net "in_b", 0 0, L_0x7fc4680b0850;  alias, 1 drivers
v0x7fc4676c4270_0 .net "sum", 0 0, L_0x7fc4680b02f0;  alias, 1 drivers
S_0x7fc4676c0b50 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4676d1c20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b0490 .functor XOR 1, L_0x7fc4680b02f0, L_0x7fc4680b0c70, C4<0>, C4<0>;
L_0x7fc4680b0600 .functor AND 1, L_0x7fc4680b02f0, L_0x7fc4680b0c70, C4<1>, C4<1>;
v0x7fc4676bd4c0_0 .net "carry", 0 0, L_0x7fc4680b0600;  alias, 1 drivers
v0x7fc4676bd550_0 .net "in_a", 0 0, L_0x7fc4680b02f0;  alias, 1 drivers
v0x7fc4676b9e30_0 .net "in_b", 0 0, L_0x7fc4680b0c70;  alias, 1 drivers
v0x7fc4676b9ec0_0 .net "sum", 0 0, L_0x7fc4680b0490;  alias, 1 drivers
S_0x7fc4676a8d60 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4676d52b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4676a5750_0 .net "a", 0 0, L_0x7fc4680af420;  alias, 1 drivers
v0x7fc4676a2040_0 .net "b", 0 0, L_0x7fc4680b0030;  alias, 1 drivers
v0x7fc4676a20d0_0 .net "c", 0 0, L_0x7fc4680b0490;  alias, 1 drivers
v0x7fc46769e9b0_0 .var "out", 0 0;
v0x7fc46769ea40_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676a8ec0 .event edge, v0x7fc4676b7060_0, v0x7fc4676b9ec0_0, v0x7fc4676a2040_0, v0x7fc4676a5750_0;
S_0x7fc46767fea0 .scope generate, "genblk1[10]" "genblk1[10]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4676ed1c0 .param/l "p" 0 2 102, +C4<01010>;
S_0x7fc46767c810 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46767fea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b0190 .functor AND 1, L_0x7fc4680afee0, L_0x7fc4680aff50, C4<1>, C4<1>;
L_0x7fc4680afee0 .functor XOR 1, L_0x7fc4680b16c0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680aff50 .functor XOR 1, L_0x7fc4680b18e0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b0d70 .functor OR 1, L_0x7fc4680b0e40, L_0x7fc4680b0f80, C4<0>, C4<0>;
L_0x7fc4680b0e40 .functor XOR 1, L_0x7fc4680b16c0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b0f80 .functor XOR 1, L_0x7fc4680b18e0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b14e0 .functor XOR 1, L_0x7fc4680b16c0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b15d0 .functor XOR 1, L_0x7fc4680b18e0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4676460c0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc467642fa0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc467643030_0 .net "Carry_in", 0 0, L_0x7fc4680b0b80;  1 drivers
v0x7fc467642c40_0 .net "Carry_out", 0 0, L_0x7fc4680b1470;  1 drivers
v0x7fc467642cd0_0 .net "Result", 0 0, v0x7fc467649720_0;  1 drivers
v0x7fc46801d670_0 .net *"_s1", 0 0, L_0x7fc4680afee0;  1 drivers
v0x7fc46801d700_0 .net *"_s3", 0 0, L_0x7fc4680aff50;  1 drivers
v0x7fc468019fe0_0 .net *"_s6", 0 0, L_0x7fc4680b0e40;  1 drivers
v0x7fc46801a070_0 .net *"_s8", 0 0, L_0x7fc4680b0f80;  1 drivers
v0x7fc468016950_0 .net "a", 0 0, L_0x7fc4680b16c0;  1 drivers
v0x7fc4680169e0_0 .net "b", 0 0, L_0x7fc4680b18e0;  1 drivers
v0x7fc4680132c0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468013350_0 .net "w0", 0 0, L_0x7fc4680b0190;  1 drivers
v0x7fc46800fc30_0 .net "w1", 0 0, L_0x7fc4680b0d70;  1 drivers
v0x7fc46800fcc0_0 .net "w2", 0 0, L_0x7fc4680b1210;  1 drivers
S_0x7fc467679180 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46767c810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b1470 .functor OR 1, L_0x7fc4680b1160, L_0x7fc4680b1380, C4<0>, C4<0>;
v0x7fc467661420_0 .net "c1", 0 0, L_0x7fc4680b1160;  1 drivers
v0x7fc46765dd00_0 .net "c2", 0 0, L_0x7fc4680b1380;  1 drivers
v0x7fc46765dd90_0 .net "fcarry", 0 0, L_0x7fc4680b1470;  alias, 1 drivers
v0x7fc46765a670_0 .net "fsum", 0 0, L_0x7fc4680b1210;  alias, 1 drivers
v0x7fc46765a700_0 .net "in_a", 0 0, L_0x7fc4680b14e0;  1 drivers
v0x7fc467657010_0 .net "in_b", 0 0, L_0x7fc4680b15d0;  1 drivers
v0x7fc4676570a0_0 .net "in_carry", 0 0, L_0x7fc4680b0b80;  alias, 1 drivers
v0x7fc4676539b0_0 .net "s1", 0 0, L_0x7fc4680b1070;  1 drivers
S_0x7fc467672460 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc467679180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b1070 .functor XOR 1, L_0x7fc4680b14e0, L_0x7fc4680b15d0, C4<0>, C4<0>;
L_0x7fc4680b1160 .functor AND 1, L_0x7fc4680b14e0, L_0x7fc4680b15d0, C4<1>, C4<1>;
v0x7fc467675bd0_0 .net "carry", 0 0, L_0x7fc4680b1160;  alias, 1 drivers
v0x7fc46766edd0_0 .net "in_a", 0 0, L_0x7fc4680b14e0;  alias, 1 drivers
v0x7fc46766ee60_0 .net "in_b", 0 0, L_0x7fc4680b15d0;  alias, 1 drivers
v0x7fc46766b740_0 .net "sum", 0 0, L_0x7fc4680b1070;  alias, 1 drivers
S_0x7fc4676680b0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc467679180;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b1210 .functor XOR 1, L_0x7fc4680b1070, L_0x7fc4680b0b80, C4<0>, C4<0>;
L_0x7fc4680b1380 .functor AND 1, L_0x7fc4680b1070, L_0x7fc4680b0b80, C4<1>, C4<1>;
v0x7fc46766b830_0 .net "carry", 0 0, L_0x7fc4680b1380;  alias, 1 drivers
v0x7fc467664a20_0 .net "in_a", 0 0, L_0x7fc4680b1070;  alias, 1 drivers
v0x7fc467664ab0_0 .net "in_b", 0 0, L_0x7fc4680b0b80;  alias, 1 drivers
v0x7fc467661390_0 .net "sum", 0 0, L_0x7fc4680b1210;  alias, 1 drivers
S_0x7fc467650350 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46767c810;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46764ccf0_0 .net "a", 0 0, L_0x7fc4680b0190;  alias, 1 drivers
v0x7fc46764cd80_0 .net "b", 0 0, L_0x7fc4680b0d70;  alias, 1 drivers
v0x7fc467649690_0 .net "c", 0 0, L_0x7fc4680b1210;  alias, 1 drivers
v0x7fc467649720_0 .var "out", 0 0;
v0x7fc467646030_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4676504b0 .event edge, v0x7fc4676b7060_0, v0x7fc467661390_0, v0x7fc46764cd80_0, v0x7fc46764ccf0_0;
S_0x7fc46800c5a0 .scope generate, "genblk1[11]" "genblk1[11]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc467694720 .param/l "p" 0 2 102, +C4<01011>;
S_0x7fc468008f10 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46800c5a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b0f10 .functor AND 1, L_0x7fc4680b17e0, L_0x7fc4680b1850, C4<1>, C4<1>;
L_0x7fc4680b17e0 .functor XOR 1, L_0x7fc4680b2480, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b1850 .functor XOR 1, L_0x7fc4680b25a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b1b10 .functor OR 1, L_0x7fc4680b1c00, L_0x7fc4680b1d40, C4<0>, C4<0>;
L_0x7fc4680b1c00 .functor XOR 1, L_0x7fc4680b2480, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b1d40 .functor XOR 1, L_0x7fc4680b25a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b22a0 .functor XOR 1, L_0x7fc4680b2480, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b2390 .functor XOR 1, L_0x7fc4680b25a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468022850_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680228e0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468022970_0 .net "Carry_in", 0 0, L_0x7fc4680b1a00;  1 drivers
v0x7fc468022a00_0 .net "Carry_out", 0 0, L_0x7fc4680b2230;  1 drivers
v0x7fc468022a90_0 .net "Result", 0 0, v0x7fc467402520_0;  1 drivers
v0x7fc468022b60_0 .net *"_s1", 0 0, L_0x7fc4680b17e0;  1 drivers
v0x7fc468022bf0_0 .net *"_s3", 0 0, L_0x7fc4680b1850;  1 drivers
v0x7fc468022c80_0 .net *"_s6", 0 0, L_0x7fc4680b1c00;  1 drivers
v0x7fc468022d10_0 .net *"_s8", 0 0, L_0x7fc4680b1d40;  1 drivers
v0x7fc468022e30_0 .net "a", 0 0, L_0x7fc4680b2480;  1 drivers
v0x7fc468022ed0_0 .net "b", 0 0, L_0x7fc4680b25a0;  1 drivers
v0x7fc468022f70_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468023010_0 .net "w0", 0 0, L_0x7fc4680b0f10;  1 drivers
v0x7fc4680230c0_0 .net "w1", 0 0, L_0x7fc4680b1b10;  1 drivers
v0x7fc468023150_0 .net "w2", 0 0, L_0x7fc4680b1fd0;  1 drivers
S_0x7fc4680021f0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468008f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b2230 .functor OR 1, L_0x7fc4680b1f20, L_0x7fc4680b2140, C4<0>, C4<0>;
v0x7fc467405550_0 .net "c1", 0 0, L_0x7fc4680b1f20;  1 drivers
v0x7fc4674055e0_0 .net "c2", 0 0, L_0x7fc4680b2140;  1 drivers
v0x7fc467403a80_0 .net "fcarry", 0 0, L_0x7fc4680b2230;  alias, 1 drivers
v0x7fc467403b10_0 .net "fsum", 0 0, L_0x7fc4680b1fd0;  alias, 1 drivers
v0x7fc467403ba0_0 .net "in_a", 0 0, L_0x7fc4680b22a0;  1 drivers
v0x7fc467403c70_0 .net "in_b", 0 0, L_0x7fc4680b2390;  1 drivers
v0x7fc467409be0_0 .net "in_carry", 0 0, L_0x7fc4680b1a00;  alias, 1 drivers
v0x7fc467409c70_0 .net "s1", 0 0, L_0x7fc4680b1e30;  1 drivers
S_0x7fc4676fb150 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680021f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b1e30 .functor XOR 1, L_0x7fc4680b22a0, L_0x7fc4680b2390, C4<0>, C4<0>;
L_0x7fc4680b1f20 .functor AND 1, L_0x7fc4680b22a0, L_0x7fc4680b2390, C4<1>, C4<1>;
v0x7fc4676ea0e0_0 .net "carry", 0 0, L_0x7fc4680b1f20;  alias, 1 drivers
v0x7fc4676ea170_0 .net "in_a", 0 0, L_0x7fc4680b22a0;  alias, 1 drivers
v0x7fc46801de90_0 .net "in_b", 0 0, L_0x7fc4680b2390;  alias, 1 drivers
v0x7fc46801df20_0 .net "sum", 0 0, L_0x7fc4680b1e30;  alias, 1 drivers
S_0x7fc46740d2d0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680021f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b1fd0 .functor XOR 1, L_0x7fc4680b1e30, L_0x7fc4680b1a00, C4<0>, C4<0>;
L_0x7fc4680b2140 .functor AND 1, L_0x7fc4680b1e30, L_0x7fc4680b1a00, C4<1>, C4<1>;
v0x7fc46740d430_0 .net "carry", 0 0, L_0x7fc4680b2140;  alias, 1 drivers
v0x7fc46740d4c0_0 .net "in_a", 0 0, L_0x7fc4680b1e30;  alias, 1 drivers
v0x7fc467405430_0 .net "in_b", 0 0, L_0x7fc4680b1a00;  alias, 1 drivers
v0x7fc4674054c0_0 .net "sum", 0 0, L_0x7fc4680b1fd0;  alias, 1 drivers
S_0x7fc4674076d0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468008f10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc467407830_0 .net "a", 0 0, L_0x7fc4680b0f10;  alias, 1 drivers
v0x7fc4674078c0_0 .net "b", 0 0, L_0x7fc4680b1b10;  alias, 1 drivers
v0x7fc467402450_0 .net "c", 0 0, L_0x7fc4680b1fd0;  alias, 1 drivers
v0x7fc467402520_0 .var "out", 0 0;
v0x7fc4674025b0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc467409e40 .event edge, v0x7fc4676b7060_0, v0x7fc4674054c0_0, v0x7fc4674078c0_0, v0x7fc467407830_0;
S_0x7fc468023260 .scope generate, "genblk1[12]" "genblk1[12]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46801a100 .param/l "p" 0 2 102, +C4<01100>;
S_0x7fc468023490 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468023260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b1aa0 .functor AND 1, L_0x7fc4680b1cd0, L_0x7fc4680b27e0, C4<1>, C4<1>;
L_0x7fc4680b1cd0 .functor XOR 1, L_0x7fc4680b3220, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b27e0 .functor XOR 1, L_0x7fc4680b26c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b28b0 .functor OR 1, L_0x7fc4680b29a0, L_0x7fc4680b2ae0, C4<0>, C4<0>;
L_0x7fc4680b29a0 .functor XOR 1, L_0x7fc4680b3220, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b2ae0 .functor XOR 1, L_0x7fc4680b26c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b3040 .functor XOR 1, L_0x7fc4680b3220, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b3130 .functor XOR 1, L_0x7fc4680b26c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468025040_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680250d0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468025160_0 .net "Carry_in", 0 0, L_0x7fc4680b3470;  1 drivers
v0x7fc468025230_0 .net "Carry_out", 0 0, L_0x7fc4680b2fd0;  1 drivers
v0x7fc4680252c0_0 .net "Result", 0 0, v0x7fc468024e70_0;  1 drivers
v0x7fc468025390_0 .net *"_s1", 0 0, L_0x7fc4680b1cd0;  1 drivers
v0x7fc468025420_0 .net *"_s3", 0 0, L_0x7fc4680b27e0;  1 drivers
v0x7fc4680254b0_0 .net *"_s6", 0 0, L_0x7fc4680b29a0;  1 drivers
v0x7fc468025550_0 .net *"_s8", 0 0, L_0x7fc4680b2ae0;  1 drivers
v0x7fc468025680_0 .net "a", 0 0, L_0x7fc4680b3220;  1 drivers
v0x7fc468025720_0 .net "b", 0 0, L_0x7fc4680b26c0;  1 drivers
v0x7fc4680257c0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468025860_0 .net "w0", 0 0, L_0x7fc4680b1aa0;  1 drivers
v0x7fc468025910_0 .net "w1", 0 0, L_0x7fc4680b28b0;  1 drivers
v0x7fc4680259a0_0 .net "w2", 0 0, L_0x7fc4680b2d70;  1 drivers
S_0x7fc468023750 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468023490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b2fd0 .functor OR 1, L_0x7fc4680b2cc0, L_0x7fc4680b2ee0, C4<0>, C4<0>;
v0x7fc4680243f0_0 .net "c1", 0 0, L_0x7fc4680b2cc0;  1 drivers
v0x7fc468024490_0 .net "c2", 0 0, L_0x7fc4680b2ee0;  1 drivers
v0x7fc468024540_0 .net "fcarry", 0 0, L_0x7fc4680b2fd0;  alias, 1 drivers
v0x7fc4680245f0_0 .net "fsum", 0 0, L_0x7fc4680b2d70;  alias, 1 drivers
v0x7fc4680246a0_0 .net "in_a", 0 0, L_0x7fc4680b3040;  1 drivers
v0x7fc468024770_0 .net "in_b", 0 0, L_0x7fc4680b3130;  1 drivers
v0x7fc468024820_0 .net "in_carry", 0 0, L_0x7fc4680b3470;  alias, 1 drivers
v0x7fc4680248d0_0 .net "s1", 0 0, L_0x7fc4680b2bd0;  1 drivers
S_0x7fc4680239c0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468023750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b2bd0 .functor XOR 1, L_0x7fc4680b3040, L_0x7fc4680b3130, C4<0>, C4<0>;
L_0x7fc4680b2cc0 .functor AND 1, L_0x7fc4680b3040, L_0x7fc4680b3130, C4<1>, C4<1>;
v0x7fc468023be0_0 .net "carry", 0 0, L_0x7fc4680b2cc0;  alias, 1 drivers
v0x7fc468023c90_0 .net "in_a", 0 0, L_0x7fc4680b3040;  alias, 1 drivers
v0x7fc468023d30_0 .net "in_b", 0 0, L_0x7fc4680b3130;  alias, 1 drivers
v0x7fc468023de0_0 .net "sum", 0 0, L_0x7fc4680b2bd0;  alias, 1 drivers
S_0x7fc468023ee0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468023750;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b2d70 .functor XOR 1, L_0x7fc4680b2bd0, L_0x7fc4680b3470, C4<0>, C4<0>;
L_0x7fc4680b2ee0 .functor AND 1, L_0x7fc4680b2bd0, L_0x7fc4680b3470, C4<1>, C4<1>;
v0x7fc468024100_0 .net "carry", 0 0, L_0x7fc4680b2ee0;  alias, 1 drivers
v0x7fc4680241a0_0 .net "in_a", 0 0, L_0x7fc4680b2bd0;  alias, 1 drivers
v0x7fc468024260_0 .net "in_b", 0 0, L_0x7fc4680b3470;  alias, 1 drivers
v0x7fc468024310_0 .net "sum", 0 0, L_0x7fc4680b2d70;  alias, 1 drivers
S_0x7fc4680249d0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468023490;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468024c30_0 .net "a", 0 0, L_0x7fc4680b1aa0;  alias, 1 drivers
v0x7fc468024ce0_0 .net "b", 0 0, L_0x7fc4680b28b0;  alias, 1 drivers
v0x7fc468024d80_0 .net "c", 0 0, L_0x7fc4680b2d70;  alias, 1 drivers
v0x7fc468024e70_0 .var "out", 0 0;
v0x7fc468024f00_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468024c00 .event edge, v0x7fc4676b7060_0, v0x7fc468024310_0, v0x7fc468024ce0_0, v0x7fc468024c30_0;
S_0x7fc468025ab0 .scope generate, "genblk1[13]" "genblk1[13]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468023650 .param/l "p" 0 2 102, +C4<01101>;
S_0x7fc468025ce0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468025ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b2a70 .functor AND 1, L_0x7fc4680b3340, L_0x7fc4680b33b0, C4<1>, C4<1>;
L_0x7fc4680b3340 .functor XOR 1, L_0x7fc4680b3fe0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b33b0 .functor XOR 1, L_0x7fc4680b4100, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b3670 .functor OR 1, L_0x7fc4680b3760, L_0x7fc4680b38a0, C4<0>, C4<0>;
L_0x7fc4680b3760 .functor XOR 1, L_0x7fc4680b3fe0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b38a0 .functor XOR 1, L_0x7fc4680b4100, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b3e00 .functor XOR 1, L_0x7fc4680b3fe0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b3ef0 .functor XOR 1, L_0x7fc4680b4100, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468027890_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468027920_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680279b0_0 .net "Carry_in", 0 0, L_0x7fc4680b3510;  1 drivers
v0x7fc468027a80_0 .net "Carry_out", 0 0, L_0x7fc4680b3d90;  1 drivers
v0x7fc468027b10_0 .net "Result", 0 0, v0x7fc4680276c0_0;  1 drivers
v0x7fc468027be0_0 .net *"_s1", 0 0, L_0x7fc4680b3340;  1 drivers
v0x7fc468027c70_0 .net *"_s3", 0 0, L_0x7fc4680b33b0;  1 drivers
v0x7fc468027d00_0 .net *"_s6", 0 0, L_0x7fc4680b3760;  1 drivers
v0x7fc468027da0_0 .net *"_s8", 0 0, L_0x7fc4680b38a0;  1 drivers
v0x7fc468027ed0_0 .net "a", 0 0, L_0x7fc4680b3fe0;  1 drivers
v0x7fc468027f70_0 .net "b", 0 0, L_0x7fc4680b4100;  1 drivers
v0x7fc468028010_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680280b0_0 .net "w0", 0 0, L_0x7fc4680b2a70;  1 drivers
v0x7fc468028160_0 .net "w1", 0 0, L_0x7fc4680b3670;  1 drivers
v0x7fc4680281f0_0 .net "w2", 0 0, L_0x7fc4680b3b30;  1 drivers
S_0x7fc468025fa0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468025ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b3d90 .functor OR 1, L_0x7fc4680b3a80, L_0x7fc4680b3ca0, C4<0>, C4<0>;
v0x7fc468026c40_0 .net "c1", 0 0, L_0x7fc4680b3a80;  1 drivers
v0x7fc468026ce0_0 .net "c2", 0 0, L_0x7fc4680b3ca0;  1 drivers
v0x7fc468026d90_0 .net "fcarry", 0 0, L_0x7fc4680b3d90;  alias, 1 drivers
v0x7fc468026e40_0 .net "fsum", 0 0, L_0x7fc4680b3b30;  alias, 1 drivers
v0x7fc468026ef0_0 .net "in_a", 0 0, L_0x7fc4680b3e00;  1 drivers
v0x7fc468026fc0_0 .net "in_b", 0 0, L_0x7fc4680b3ef0;  1 drivers
v0x7fc468027070_0 .net "in_carry", 0 0, L_0x7fc4680b3510;  alias, 1 drivers
v0x7fc468027120_0 .net "s1", 0 0, L_0x7fc4680b3990;  1 drivers
S_0x7fc468026210 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468025fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b3990 .functor XOR 1, L_0x7fc4680b3e00, L_0x7fc4680b3ef0, C4<0>, C4<0>;
L_0x7fc4680b3a80 .functor AND 1, L_0x7fc4680b3e00, L_0x7fc4680b3ef0, C4<1>, C4<1>;
v0x7fc468026430_0 .net "carry", 0 0, L_0x7fc4680b3a80;  alias, 1 drivers
v0x7fc4680264e0_0 .net "in_a", 0 0, L_0x7fc4680b3e00;  alias, 1 drivers
v0x7fc468026580_0 .net "in_b", 0 0, L_0x7fc4680b3ef0;  alias, 1 drivers
v0x7fc468026630_0 .net "sum", 0 0, L_0x7fc4680b3990;  alias, 1 drivers
S_0x7fc468026730 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468025fa0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b3b30 .functor XOR 1, L_0x7fc4680b3990, L_0x7fc4680b3510, C4<0>, C4<0>;
L_0x7fc4680b3ca0 .functor AND 1, L_0x7fc4680b3990, L_0x7fc4680b3510, C4<1>, C4<1>;
v0x7fc468026950_0 .net "carry", 0 0, L_0x7fc4680b3ca0;  alias, 1 drivers
v0x7fc4680269f0_0 .net "in_a", 0 0, L_0x7fc4680b3990;  alias, 1 drivers
v0x7fc468026ab0_0 .net "in_b", 0 0, L_0x7fc4680b3510;  alias, 1 drivers
v0x7fc468026b60_0 .net "sum", 0 0, L_0x7fc4680b3b30;  alias, 1 drivers
S_0x7fc468027220 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468025ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468027480_0 .net "a", 0 0, L_0x7fc4680b2a70;  alias, 1 drivers
v0x7fc468027530_0 .net "b", 0 0, L_0x7fc4680b3670;  alias, 1 drivers
v0x7fc4680275d0_0 .net "c", 0 0, L_0x7fc4680b3b30;  alias, 1 drivers
v0x7fc4680276c0_0 .var "out", 0 0;
v0x7fc468027750_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468027450 .event edge, v0x7fc4676b7060_0, v0x7fc468026b60_0, v0x7fc468027530_0, v0x7fc468027480_0;
S_0x7fc468028300 .scope generate, "genblk1[14]" "genblk1[14]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468025ea0 .param/l "p" 0 2 102, +C4<01110>;
S_0x7fc468028530 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468028300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b3830 .functor AND 1, L_0x7fc4680b35b0, L_0x7fc4680b4370, C4<1>, C4<1>;
L_0x7fc4680b35b0 .functor XOR 1, L_0x7fc4680b4d90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b4370 .functor XOR 1, L_0x7fc4680ae020, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b4420 .functor OR 1, L_0x7fc4680b4510, L_0x7fc4680b4650, C4<0>, C4<0>;
L_0x7fc4680b4510 .functor XOR 1, L_0x7fc4680b4d90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b4650 .functor XOR 1, L_0x7fc4680ae020, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b4bb0 .functor XOR 1, L_0x7fc4680b4d90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b4ca0 .functor XOR 1, L_0x7fc4680ae020, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46802a0e0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46802a170_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46802a200_0 .net "Carry_in", 0 0, L_0x7fc4680b42a0;  1 drivers
v0x7fc46802a2d0_0 .net "Carry_out", 0 0, L_0x7fc4680b4b40;  1 drivers
v0x7fc46802a360_0 .net "Result", 0 0, v0x7fc468029f10_0;  1 drivers
v0x7fc46802a430_0 .net *"_s1", 0 0, L_0x7fc4680b35b0;  1 drivers
v0x7fc46802a4c0_0 .net *"_s3", 0 0, L_0x7fc4680b4370;  1 drivers
v0x7fc46802a550_0 .net *"_s6", 0 0, L_0x7fc4680b4510;  1 drivers
v0x7fc46802a5f0_0 .net *"_s8", 0 0, L_0x7fc4680b4650;  1 drivers
v0x7fc46802a720_0 .net "a", 0 0, L_0x7fc4680b4d90;  1 drivers
v0x7fc46802a7c0_0 .net "b", 0 0, L_0x7fc4680ae020;  1 drivers
v0x7fc46802a860_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46802a900_0 .net "w0", 0 0, L_0x7fc4680b3830;  1 drivers
v0x7fc46802a9b0_0 .net "w1", 0 0, L_0x7fc4680b4420;  1 drivers
v0x7fc46802aa40_0 .net "w2", 0 0, L_0x7fc4680b48e0;  1 drivers
S_0x7fc4680287f0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468028530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b4b40 .functor OR 1, L_0x7fc4680b4830, L_0x7fc4680b4a50, C4<0>, C4<0>;
v0x7fc468029490_0 .net "c1", 0 0, L_0x7fc4680b4830;  1 drivers
v0x7fc468029530_0 .net "c2", 0 0, L_0x7fc4680b4a50;  1 drivers
v0x7fc4680295e0_0 .net "fcarry", 0 0, L_0x7fc4680b4b40;  alias, 1 drivers
v0x7fc468029690_0 .net "fsum", 0 0, L_0x7fc4680b48e0;  alias, 1 drivers
v0x7fc468029740_0 .net "in_a", 0 0, L_0x7fc4680b4bb0;  1 drivers
v0x7fc468029810_0 .net "in_b", 0 0, L_0x7fc4680b4ca0;  1 drivers
v0x7fc4680298c0_0 .net "in_carry", 0 0, L_0x7fc4680b42a0;  alias, 1 drivers
v0x7fc468029970_0 .net "s1", 0 0, L_0x7fc4680b4740;  1 drivers
S_0x7fc468028a60 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680287f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b4740 .functor XOR 1, L_0x7fc4680b4bb0, L_0x7fc4680b4ca0, C4<0>, C4<0>;
L_0x7fc4680b4830 .functor AND 1, L_0x7fc4680b4bb0, L_0x7fc4680b4ca0, C4<1>, C4<1>;
v0x7fc468028c80_0 .net "carry", 0 0, L_0x7fc4680b4830;  alias, 1 drivers
v0x7fc468028d30_0 .net "in_a", 0 0, L_0x7fc4680b4bb0;  alias, 1 drivers
v0x7fc468028dd0_0 .net "in_b", 0 0, L_0x7fc4680b4ca0;  alias, 1 drivers
v0x7fc468028e80_0 .net "sum", 0 0, L_0x7fc4680b4740;  alias, 1 drivers
S_0x7fc468028f80 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680287f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b48e0 .functor XOR 1, L_0x7fc4680b4740, L_0x7fc4680b42a0, C4<0>, C4<0>;
L_0x7fc4680b4a50 .functor AND 1, L_0x7fc4680b4740, L_0x7fc4680b42a0, C4<1>, C4<1>;
v0x7fc4680291a0_0 .net "carry", 0 0, L_0x7fc4680b4a50;  alias, 1 drivers
v0x7fc468029240_0 .net "in_a", 0 0, L_0x7fc4680b4740;  alias, 1 drivers
v0x7fc468029300_0 .net "in_b", 0 0, L_0x7fc4680b42a0;  alias, 1 drivers
v0x7fc4680293b0_0 .net "sum", 0 0, L_0x7fc4680b48e0;  alias, 1 drivers
S_0x7fc468029a70 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468028530;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468029cd0_0 .net "a", 0 0, L_0x7fc4680b3830;  alias, 1 drivers
v0x7fc468029d80_0 .net "b", 0 0, L_0x7fc4680b4420;  alias, 1 drivers
v0x7fc468029e20_0 .net "c", 0 0, L_0x7fc4680b48e0;  alias, 1 drivers
v0x7fc468029f10_0 .var "out", 0 0;
v0x7fc468029fa0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468029ca0 .event edge, v0x7fc4676b7060_0, v0x7fc4680293b0_0, v0x7fc468029d80_0, v0x7fc468029cd0_0;
S_0x7fc46802ab50 .scope generate, "genblk1[15]" "genblk1[15]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680286f0 .param/l "p" 0 2 102, +C4<01111>;
S_0x7fc46802ad80 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46802ab50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b45e0 .functor AND 1, L_0x7fc4680ae260, L_0x7fc4680ae2d0, C4<1>, C4<1>;
L_0x7fc4680ae260 .functor XOR 1, L_0x7fc4680b5d70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ae2d0 .functor XOR 1, L_0x7fc4680b5e90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b50b0 .functor OR 1, L_0x7fc4680b5160, L_0x7fc4680b5630, C4<0>, C4<0>;
L_0x7fc4680b5160 .functor XOR 1, L_0x7fc4680b5d70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b5630 .functor XOR 1, L_0x7fc4680b5e90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b5b90 .functor XOR 1, L_0x7fc4680b5d70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b5c80 .functor XOR 1, L_0x7fc4680b5e90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46802c930_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46802c9c0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46802ca50_0 .net "Carry_in", 0 0, L_0x7fc4680b5410;  1 drivers
v0x7fc46802cb20_0 .net "Carry_out", 0 0, L_0x7fc4680b5b20;  1 drivers
v0x7fc46802cbb0_0 .net "Result", 0 0, v0x7fc46802c760_0;  1 drivers
v0x7fc46802cc80_0 .net *"_s1", 0 0, L_0x7fc4680ae260;  1 drivers
v0x7fc46802cd10_0 .net *"_s3", 0 0, L_0x7fc4680ae2d0;  1 drivers
v0x7fc46802cda0_0 .net *"_s6", 0 0, L_0x7fc4680b5160;  1 drivers
v0x7fc46802ce40_0 .net *"_s8", 0 0, L_0x7fc4680b5630;  1 drivers
v0x7fc46802cf70_0 .net "a", 0 0, L_0x7fc4680b5d70;  1 drivers
v0x7fc46802d010_0 .net "b", 0 0, L_0x7fc4680b5e90;  1 drivers
v0x7fc46802d0b0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46802d150_0 .net "w0", 0 0, L_0x7fc4680b45e0;  1 drivers
v0x7fc46802d200_0 .net "w1", 0 0, L_0x7fc4680b50b0;  1 drivers
v0x7fc46802d290_0 .net "w2", 0 0, L_0x7fc4680b58c0;  1 drivers
S_0x7fc46802b040 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46802ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b5b20 .functor OR 1, L_0x7fc4680b5810, L_0x7fc4680b5a30, C4<0>, C4<0>;
v0x7fc46802bce0_0 .net "c1", 0 0, L_0x7fc4680b5810;  1 drivers
v0x7fc46802bd80_0 .net "c2", 0 0, L_0x7fc4680b5a30;  1 drivers
v0x7fc46802be30_0 .net "fcarry", 0 0, L_0x7fc4680b5b20;  alias, 1 drivers
v0x7fc46802bee0_0 .net "fsum", 0 0, L_0x7fc4680b58c0;  alias, 1 drivers
v0x7fc46802bf90_0 .net "in_a", 0 0, L_0x7fc4680b5b90;  1 drivers
v0x7fc46802c060_0 .net "in_b", 0 0, L_0x7fc4680b5c80;  1 drivers
v0x7fc46802c110_0 .net "in_carry", 0 0, L_0x7fc4680b5410;  alias, 1 drivers
v0x7fc46802c1c0_0 .net "s1", 0 0, L_0x7fc4680b5720;  1 drivers
S_0x7fc46802b2b0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46802b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b5720 .functor XOR 1, L_0x7fc4680b5b90, L_0x7fc4680b5c80, C4<0>, C4<0>;
L_0x7fc4680b5810 .functor AND 1, L_0x7fc4680b5b90, L_0x7fc4680b5c80, C4<1>, C4<1>;
v0x7fc46802b4d0_0 .net "carry", 0 0, L_0x7fc4680b5810;  alias, 1 drivers
v0x7fc46802b580_0 .net "in_a", 0 0, L_0x7fc4680b5b90;  alias, 1 drivers
v0x7fc46802b620_0 .net "in_b", 0 0, L_0x7fc4680b5c80;  alias, 1 drivers
v0x7fc46802b6d0_0 .net "sum", 0 0, L_0x7fc4680b5720;  alias, 1 drivers
S_0x7fc46802b7d0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46802b040;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b58c0 .functor XOR 1, L_0x7fc4680b5720, L_0x7fc4680b5410, C4<0>, C4<0>;
L_0x7fc4680b5a30 .functor AND 1, L_0x7fc4680b5720, L_0x7fc4680b5410, C4<1>, C4<1>;
v0x7fc46802b9f0_0 .net "carry", 0 0, L_0x7fc4680b5a30;  alias, 1 drivers
v0x7fc46802ba90_0 .net "in_a", 0 0, L_0x7fc4680b5720;  alias, 1 drivers
v0x7fc46802bb50_0 .net "in_b", 0 0, L_0x7fc4680b5410;  alias, 1 drivers
v0x7fc46802bc00_0 .net "sum", 0 0, L_0x7fc4680b58c0;  alias, 1 drivers
S_0x7fc46802c2c0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46802ad80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46802c520_0 .net "a", 0 0, L_0x7fc4680b45e0;  alias, 1 drivers
v0x7fc46802c5d0_0 .net "b", 0 0, L_0x7fc4680b50b0;  alias, 1 drivers
v0x7fc46802c670_0 .net "c", 0 0, L_0x7fc4680b58c0;  alias, 1 drivers
v0x7fc46802c760_0 .var "out", 0 0;
v0x7fc46802c7f0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46802c4f0 .event edge, v0x7fc4676b7060_0, v0x7fc46802bc00_0, v0x7fc46802c5d0_0, v0x7fc46802c520_0;
S_0x7fc46802d3a0 .scope generate, "genblk1[16]" "genblk1[16]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46802af40 .param/l "p" 0 2 102, +C4<010000>;
S_0x7fc46802d6d0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46802d3a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b55c0 .functor AND 1, L_0x7fc4680b54b0, L_0x7fc4680af140, C4<1>, C4<1>;
L_0x7fc4680b54b0 .functor XOR 1, L_0x7fc4680b6bd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680af140 .functor XOR 1, L_0x7fc4680b5fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680af1b0 .functor OR 1, L_0x7fc4680b6370, L_0x7fc4680b6490, C4<0>, C4<0>;
L_0x7fc4680b6370 .functor XOR 1, L_0x7fc4680b6bd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b6490 .functor XOR 1, L_0x7fc4680b5fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b69f0 .functor XOR 1, L_0x7fc4680b6bd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b6ae0 .functor XOR 1, L_0x7fc4680b5fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46801e670_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4676f74e0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4676f3e50_0 .net "Carry_in", 0 0, L_0x7fc4680b6e80;  1 drivers
v0x7fc46801e700_0 .net "Carry_out", 0 0, L_0x7fc4680b6980;  1 drivers
v0x7fc46802f590_0 .net "Result", 0 0, v0x7fc46802f030_0;  1 drivers
v0x7fc46802f620_0 .net *"_s1", 0 0, L_0x7fc4680b54b0;  1 drivers
v0x7fc46802f6b0_0 .net *"_s3", 0 0, L_0x7fc4680af140;  1 drivers
v0x7fc46802f740_0 .net *"_s6", 0 0, L_0x7fc4680b6370;  1 drivers
v0x7fc46802f7d0_0 .net *"_s8", 0 0, L_0x7fc4680b6490;  1 drivers
v0x7fc46802f8e0_0 .net "a", 0 0, L_0x7fc4680b6bd0;  1 drivers
v0x7fc46802f970_0 .net "b", 0 0, L_0x7fc4680b5fb0;  1 drivers
v0x7fc46802fa00_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46802fa90_0 .net "w0", 0 0, L_0x7fc4680b55c0;  1 drivers
v0x7fc46802fb20_0 .net "w1", 0 0, L_0x7fc4680af1b0;  1 drivers
v0x7fc46802fbb0_0 .net "w2", 0 0, L_0x7fc4680b6720;  1 drivers
S_0x7fc46802d930 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46802d6d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b6980 .functor OR 1, L_0x7fc4680b6670, L_0x7fc4680b6890, C4<0>, C4<0>;
v0x7fc46802e5b0_0 .net "c1", 0 0, L_0x7fc4680b6670;  1 drivers
v0x7fc46802e650_0 .net "c2", 0 0, L_0x7fc4680b6890;  1 drivers
v0x7fc46802e700_0 .net "fcarry", 0 0, L_0x7fc4680b6980;  alias, 1 drivers
v0x7fc46802e7b0_0 .net "fsum", 0 0, L_0x7fc4680b6720;  alias, 1 drivers
v0x7fc46802e860_0 .net "in_a", 0 0, L_0x7fc4680b69f0;  1 drivers
v0x7fc46802e930_0 .net "in_b", 0 0, L_0x7fc4680b6ae0;  1 drivers
v0x7fc46802e9e0_0 .net "in_carry", 0 0, L_0x7fc4680b6e80;  alias, 1 drivers
v0x7fc46802ea90_0 .net "s1", 0 0, L_0x7fc4680b6580;  1 drivers
S_0x7fc46802db90 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46802d930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b6580 .functor XOR 1, L_0x7fc4680b69f0, L_0x7fc4680b6ae0, C4<0>, C4<0>;
L_0x7fc4680b6670 .functor AND 1, L_0x7fc4680b69f0, L_0x7fc4680b6ae0, C4<1>, C4<1>;
v0x7fc46802dda0_0 .net "carry", 0 0, L_0x7fc4680b6670;  alias, 1 drivers
v0x7fc46802de50_0 .net "in_a", 0 0, L_0x7fc4680b69f0;  alias, 1 drivers
v0x7fc46802def0_0 .net "in_b", 0 0, L_0x7fc4680b6ae0;  alias, 1 drivers
v0x7fc46802dfa0_0 .net "sum", 0 0, L_0x7fc4680b6580;  alias, 1 drivers
S_0x7fc46802e0a0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46802d930;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b6720 .functor XOR 1, L_0x7fc4680b6580, L_0x7fc4680b6e80, C4<0>, C4<0>;
L_0x7fc4680b6890 .functor AND 1, L_0x7fc4680b6580, L_0x7fc4680b6e80, C4<1>, C4<1>;
v0x7fc46802e2c0_0 .net "carry", 0 0, L_0x7fc4680b6890;  alias, 1 drivers
v0x7fc46802e360_0 .net "in_a", 0 0, L_0x7fc4680b6580;  alias, 1 drivers
v0x7fc46802e420_0 .net "in_b", 0 0, L_0x7fc4680b6e80;  alias, 1 drivers
v0x7fc46802e4d0_0 .net "sum", 0 0, L_0x7fc4680b6720;  alias, 1 drivers
S_0x7fc46802eb90 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46802d6d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46802edf0_0 .net "a", 0 0, L_0x7fc4680b55c0;  alias, 1 drivers
v0x7fc46802eea0_0 .net "b", 0 0, L_0x7fc4680af1b0;  alias, 1 drivers
v0x7fc46802ef40_0 .net "c", 0 0, L_0x7fc4680b6720;  alias, 1 drivers
v0x7fc46802f030_0 .var "out", 0 0;
v0x7fc46802f0c0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46802edc0 .event edge, v0x7fc4676b7060_0, v0x7fc46802e4d0_0, v0x7fc46802eea0_0, v0x7fc46802edf0_0;
S_0x7fc46802fc70 .scope generate, "genblk1[17]" "genblk1[17]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46802d830 .param/l "p" 0 2 102, +C4<010001>;
S_0x7fc46802fea0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46802fc70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b6420 .functor AND 1, L_0x7fc4680b6cf0, L_0x7fc4680b6d60, C4<1>, C4<1>;
L_0x7fc4680b6cf0 .functor XOR 1, L_0x7fc4680b7980, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b6d60 .functor XOR 1, L_0x7fc4680b7aa0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b6dd0 .functor OR 1, L_0x7fc4680b7100, L_0x7fc4680b7240, C4<0>, C4<0>;
L_0x7fc4680b7100 .functor XOR 1, L_0x7fc4680b7980, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b7240 .functor XOR 1, L_0x7fc4680b7aa0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b77a0 .functor XOR 1, L_0x7fc4680b7980, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b7890 .functor XOR 1, L_0x7fc4680b7aa0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468031a50_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468031ae0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468031b70_0 .net "Carry_in", 0 0, L_0x7fc4680b6f20;  1 drivers
v0x7fc468031c40_0 .net "Carry_out", 0 0, L_0x7fc4680b7730;  1 drivers
v0x7fc468031cd0_0 .net "Result", 0 0, v0x7fc468031880_0;  1 drivers
v0x7fc468031da0_0 .net *"_s1", 0 0, L_0x7fc4680b6cf0;  1 drivers
v0x7fc468031e30_0 .net *"_s3", 0 0, L_0x7fc4680b6d60;  1 drivers
v0x7fc468031ec0_0 .net *"_s6", 0 0, L_0x7fc4680b7100;  1 drivers
v0x7fc468031f60_0 .net *"_s8", 0 0, L_0x7fc4680b7240;  1 drivers
v0x7fc468032090_0 .net "a", 0 0, L_0x7fc4680b7980;  1 drivers
v0x7fc468032130_0 .net "b", 0 0, L_0x7fc4680b7aa0;  1 drivers
v0x7fc4680321d0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468032270_0 .net "w0", 0 0, L_0x7fc4680b6420;  1 drivers
v0x7fc468032320_0 .net "w1", 0 0, L_0x7fc4680b6dd0;  1 drivers
v0x7fc4680323b0_0 .net "w2", 0 0, L_0x7fc4680b74d0;  1 drivers
S_0x7fc468030160 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46802fea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b7730 .functor OR 1, L_0x7fc4680b7420, L_0x7fc4680b7640, C4<0>, C4<0>;
v0x7fc468030e00_0 .net "c1", 0 0, L_0x7fc4680b7420;  1 drivers
v0x7fc468030ea0_0 .net "c2", 0 0, L_0x7fc4680b7640;  1 drivers
v0x7fc468030f50_0 .net "fcarry", 0 0, L_0x7fc4680b7730;  alias, 1 drivers
v0x7fc468031000_0 .net "fsum", 0 0, L_0x7fc4680b74d0;  alias, 1 drivers
v0x7fc4680310b0_0 .net "in_a", 0 0, L_0x7fc4680b77a0;  1 drivers
v0x7fc468031180_0 .net "in_b", 0 0, L_0x7fc4680b7890;  1 drivers
v0x7fc468031230_0 .net "in_carry", 0 0, L_0x7fc4680b6f20;  alias, 1 drivers
v0x7fc4680312e0_0 .net "s1", 0 0, L_0x7fc4680b7330;  1 drivers
S_0x7fc4680303d0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468030160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b7330 .functor XOR 1, L_0x7fc4680b77a0, L_0x7fc4680b7890, C4<0>, C4<0>;
L_0x7fc4680b7420 .functor AND 1, L_0x7fc4680b77a0, L_0x7fc4680b7890, C4<1>, C4<1>;
v0x7fc4680305f0_0 .net "carry", 0 0, L_0x7fc4680b7420;  alias, 1 drivers
v0x7fc4680306a0_0 .net "in_a", 0 0, L_0x7fc4680b77a0;  alias, 1 drivers
v0x7fc468030740_0 .net "in_b", 0 0, L_0x7fc4680b7890;  alias, 1 drivers
v0x7fc4680307f0_0 .net "sum", 0 0, L_0x7fc4680b7330;  alias, 1 drivers
S_0x7fc4680308f0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468030160;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b74d0 .functor XOR 1, L_0x7fc4680b7330, L_0x7fc4680b6f20, C4<0>, C4<0>;
L_0x7fc4680b7640 .functor AND 1, L_0x7fc4680b7330, L_0x7fc4680b6f20, C4<1>, C4<1>;
v0x7fc468030b10_0 .net "carry", 0 0, L_0x7fc4680b7640;  alias, 1 drivers
v0x7fc468030bb0_0 .net "in_a", 0 0, L_0x7fc4680b7330;  alias, 1 drivers
v0x7fc468030c70_0 .net "in_b", 0 0, L_0x7fc4680b6f20;  alias, 1 drivers
v0x7fc468030d20_0 .net "sum", 0 0, L_0x7fc4680b74d0;  alias, 1 drivers
S_0x7fc4680313e0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46802fea0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468031640_0 .net "a", 0 0, L_0x7fc4680b6420;  alias, 1 drivers
v0x7fc4680316f0_0 .net "b", 0 0, L_0x7fc4680b6dd0;  alias, 1 drivers
v0x7fc468031790_0 .net "c", 0 0, L_0x7fc4680b74d0;  alias, 1 drivers
v0x7fc468031880_0 .var "out", 0 0;
v0x7fc468031910_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468031610 .event edge, v0x7fc4676b7060_0, v0x7fc468030d20_0, v0x7fc4680316f0_0, v0x7fc468031640_0;
S_0x7fc4680324c0 .scope generate, "genblk1[18]" "genblk1[18]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468030060 .param/l "p" 0 2 102, +C4<010010>;
S_0x7fc4680326f0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680324c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b71d0 .functor AND 1, L_0x7fc4680b6fc0, L_0x7fc4680b7030, C4<1>, C4<1>;
L_0x7fc4680b6fc0 .functor XOR 1, L_0x7fc4680b8720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b7030 .functor XOR 1, L_0x7fc4680b7bc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b7db0 .functor OR 1, L_0x7fc4680b7ea0, L_0x7fc4680b7fe0, C4<0>, C4<0>;
L_0x7fc4680b7ea0 .functor XOR 1, L_0x7fc4680b8720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b7fe0 .functor XOR 1, L_0x7fc4680b7bc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b8540 .functor XOR 1, L_0x7fc4680b8720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b8630 .functor XOR 1, L_0x7fc4680b7bc0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680342a0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468034330_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680343c0_0 .net "Carry_in", 0 0, L_0x7fc4680b8a00;  1 drivers
v0x7fc468034490_0 .net "Carry_out", 0 0, L_0x7fc4680b84d0;  1 drivers
v0x7fc468034520_0 .net "Result", 0 0, v0x7fc4680340d0_0;  1 drivers
v0x7fc4680345f0_0 .net *"_s1", 0 0, L_0x7fc4680b6fc0;  1 drivers
v0x7fc468034680_0 .net *"_s3", 0 0, L_0x7fc4680b7030;  1 drivers
v0x7fc468034710_0 .net *"_s6", 0 0, L_0x7fc4680b7ea0;  1 drivers
v0x7fc4680347b0_0 .net *"_s8", 0 0, L_0x7fc4680b7fe0;  1 drivers
v0x7fc4680348e0_0 .net "a", 0 0, L_0x7fc4680b8720;  1 drivers
v0x7fc468034980_0 .net "b", 0 0, L_0x7fc4680b7bc0;  1 drivers
v0x7fc468034a20_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468034ac0_0 .net "w0", 0 0, L_0x7fc4680b71d0;  1 drivers
v0x7fc468034b70_0 .net "w1", 0 0, L_0x7fc4680b7db0;  1 drivers
v0x7fc468034c00_0 .net "w2", 0 0, L_0x7fc4680b8270;  1 drivers
S_0x7fc4680329b0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680326f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b84d0 .functor OR 1, L_0x7fc4680b81c0, L_0x7fc4680b83e0, C4<0>, C4<0>;
v0x7fc468033650_0 .net "c1", 0 0, L_0x7fc4680b81c0;  1 drivers
v0x7fc4680336f0_0 .net "c2", 0 0, L_0x7fc4680b83e0;  1 drivers
v0x7fc4680337a0_0 .net "fcarry", 0 0, L_0x7fc4680b84d0;  alias, 1 drivers
v0x7fc468033850_0 .net "fsum", 0 0, L_0x7fc4680b8270;  alias, 1 drivers
v0x7fc468033900_0 .net "in_a", 0 0, L_0x7fc4680b8540;  1 drivers
v0x7fc4680339d0_0 .net "in_b", 0 0, L_0x7fc4680b8630;  1 drivers
v0x7fc468033a80_0 .net "in_carry", 0 0, L_0x7fc4680b8a00;  alias, 1 drivers
v0x7fc468033b30_0 .net "s1", 0 0, L_0x7fc4680b80d0;  1 drivers
S_0x7fc468032c20 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680329b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b80d0 .functor XOR 1, L_0x7fc4680b8540, L_0x7fc4680b8630, C4<0>, C4<0>;
L_0x7fc4680b81c0 .functor AND 1, L_0x7fc4680b8540, L_0x7fc4680b8630, C4<1>, C4<1>;
v0x7fc468032e40_0 .net "carry", 0 0, L_0x7fc4680b81c0;  alias, 1 drivers
v0x7fc468032ef0_0 .net "in_a", 0 0, L_0x7fc4680b8540;  alias, 1 drivers
v0x7fc468032f90_0 .net "in_b", 0 0, L_0x7fc4680b8630;  alias, 1 drivers
v0x7fc468033040_0 .net "sum", 0 0, L_0x7fc4680b80d0;  alias, 1 drivers
S_0x7fc468033140 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680329b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b8270 .functor XOR 1, L_0x7fc4680b80d0, L_0x7fc4680b8a00, C4<0>, C4<0>;
L_0x7fc4680b83e0 .functor AND 1, L_0x7fc4680b80d0, L_0x7fc4680b8a00, C4<1>, C4<1>;
v0x7fc468033360_0 .net "carry", 0 0, L_0x7fc4680b83e0;  alias, 1 drivers
v0x7fc468033400_0 .net "in_a", 0 0, L_0x7fc4680b80d0;  alias, 1 drivers
v0x7fc4680334c0_0 .net "in_b", 0 0, L_0x7fc4680b8a00;  alias, 1 drivers
v0x7fc468033570_0 .net "sum", 0 0, L_0x7fc4680b8270;  alias, 1 drivers
S_0x7fc468033c30 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680326f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468033e90_0 .net "a", 0 0, L_0x7fc4680b71d0;  alias, 1 drivers
v0x7fc468033f40_0 .net "b", 0 0, L_0x7fc4680b7db0;  alias, 1 drivers
v0x7fc468033fe0_0 .net "c", 0 0, L_0x7fc4680b8270;  alias, 1 drivers
v0x7fc4680340d0_0 .var "out", 0 0;
v0x7fc468034160_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468033e60 .event edge, v0x7fc4676b7060_0, v0x7fc468033570_0, v0x7fc468033f40_0, v0x7fc468033e90_0;
S_0x7fc468034d10 .scope generate, "genblk1[19]" "genblk1[19]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680328b0 .param/l "p" 0 2 102, +C4<010011>;
S_0x7fc468034f40 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468034d10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b7f70 .functor AND 1, L_0x7fc4680b7ce0, L_0x7fc4680b8840, C4<1>, C4<1>;
L_0x7fc4680b7ce0 .functor XOR 1, L_0x7fc4680b94d0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b8840 .functor XOR 1, L_0x7fc4680b95f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b88f0 .functor OR 1, L_0x7fc4680b8c70, L_0x7fc4680b8d90, C4<0>, C4<0>;
L_0x7fc4680b8c70 .functor XOR 1, L_0x7fc4680b94d0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b8d90 .functor XOR 1, L_0x7fc4680b95f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b92f0 .functor XOR 1, L_0x7fc4680b94d0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b93e0 .functor XOR 1, L_0x7fc4680b95f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468036af0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468036b80_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468036c10_0 .net "Carry_in", 0 0, L_0x7fc4680b8aa0;  1 drivers
v0x7fc468036ce0_0 .net "Carry_out", 0 0, L_0x7fc4680b9280;  1 drivers
v0x7fc468036d70_0 .net "Result", 0 0, v0x7fc468036920_0;  1 drivers
v0x7fc468036e40_0 .net *"_s1", 0 0, L_0x7fc4680b7ce0;  1 drivers
v0x7fc468036ed0_0 .net *"_s3", 0 0, L_0x7fc4680b8840;  1 drivers
v0x7fc468036f60_0 .net *"_s6", 0 0, L_0x7fc4680b8c70;  1 drivers
v0x7fc468037000_0 .net *"_s8", 0 0, L_0x7fc4680b8d90;  1 drivers
v0x7fc468037130_0 .net "a", 0 0, L_0x7fc4680b94d0;  1 drivers
v0x7fc4680371d0_0 .net "b", 0 0, L_0x7fc4680b95f0;  1 drivers
v0x7fc468037270_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468037310_0 .net "w0", 0 0, L_0x7fc4680b7f70;  1 drivers
v0x7fc4680373c0_0 .net "w1", 0 0, L_0x7fc4680b88f0;  1 drivers
v0x7fc468037450_0 .net "w2", 0 0, L_0x7fc4680b9020;  1 drivers
S_0x7fc468035200 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468034f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680b9280 .functor OR 1, L_0x7fc4680b8f70, L_0x7fc4680b9190, C4<0>, C4<0>;
v0x7fc468035ea0_0 .net "c1", 0 0, L_0x7fc4680b8f70;  1 drivers
v0x7fc468035f40_0 .net "c2", 0 0, L_0x7fc4680b9190;  1 drivers
v0x7fc468035ff0_0 .net "fcarry", 0 0, L_0x7fc4680b9280;  alias, 1 drivers
v0x7fc4680360a0_0 .net "fsum", 0 0, L_0x7fc4680b9020;  alias, 1 drivers
v0x7fc468036150_0 .net "in_a", 0 0, L_0x7fc4680b92f0;  1 drivers
v0x7fc468036220_0 .net "in_b", 0 0, L_0x7fc4680b93e0;  1 drivers
v0x7fc4680362d0_0 .net "in_carry", 0 0, L_0x7fc4680b8aa0;  alias, 1 drivers
v0x7fc468036380_0 .net "s1", 0 0, L_0x7fc4680b8e80;  1 drivers
S_0x7fc468035470 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468035200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b8e80 .functor XOR 1, L_0x7fc4680b92f0, L_0x7fc4680b93e0, C4<0>, C4<0>;
L_0x7fc4680b8f70 .functor AND 1, L_0x7fc4680b92f0, L_0x7fc4680b93e0, C4<1>, C4<1>;
v0x7fc468035690_0 .net "carry", 0 0, L_0x7fc4680b8f70;  alias, 1 drivers
v0x7fc468035740_0 .net "in_a", 0 0, L_0x7fc4680b92f0;  alias, 1 drivers
v0x7fc4680357e0_0 .net "in_b", 0 0, L_0x7fc4680b93e0;  alias, 1 drivers
v0x7fc468035890_0 .net "sum", 0 0, L_0x7fc4680b8e80;  alias, 1 drivers
S_0x7fc468035990 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468035200;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b9020 .functor XOR 1, L_0x7fc4680b8e80, L_0x7fc4680b8aa0, C4<0>, C4<0>;
L_0x7fc4680b9190 .functor AND 1, L_0x7fc4680b8e80, L_0x7fc4680b8aa0, C4<1>, C4<1>;
v0x7fc468035bb0_0 .net "carry", 0 0, L_0x7fc4680b9190;  alias, 1 drivers
v0x7fc468035c50_0 .net "in_a", 0 0, L_0x7fc4680b8e80;  alias, 1 drivers
v0x7fc468035d10_0 .net "in_b", 0 0, L_0x7fc4680b8aa0;  alias, 1 drivers
v0x7fc468035dc0_0 .net "sum", 0 0, L_0x7fc4680b9020;  alias, 1 drivers
S_0x7fc468036480 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468034f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680366e0_0 .net "a", 0 0, L_0x7fc4680b7f70;  alias, 1 drivers
v0x7fc468036790_0 .net "b", 0 0, L_0x7fc4680b88f0;  alias, 1 drivers
v0x7fc468036830_0 .net "c", 0 0, L_0x7fc4680b9020;  alias, 1 drivers
v0x7fc468036920_0 .var "out", 0 0;
v0x7fc4680369b0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680366b0 .event edge, v0x7fc4676b7060_0, v0x7fc468035dc0_0, v0x7fc468036790_0, v0x7fc4680366e0_0;
S_0x7fc468037560 .scope generate, "genblk1[20]" "genblk1[20]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468035100 .param/l "p" 0 2 102, +C4<010100>;
S_0x7fc468037790 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468037560;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b8d20 .functor AND 1, L_0x7fc4680b8b40, L_0x7fc4680b8bb0, C4<1>, C4<1>;
L_0x7fc4680b8b40 .functor XOR 1, L_0x7fc4680ba280, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b8bb0 .functor XOR 1, L_0x7fc4680b9710, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b9910 .functor OR 1, L_0x7fc4680b9a00, L_0x7fc4680b9b40, C4<0>, C4<0>;
L_0x7fc4680b9a00 .functor XOR 1, L_0x7fc4680ba280, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b9b40 .functor XOR 1, L_0x7fc4680b9710, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ba0a0 .functor XOR 1, L_0x7fc4680ba280, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ba190 .functor XOR 1, L_0x7fc4680b9710, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468039340_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680393d0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468039460_0 .net "Carry_in", 0 0, L_0x7fc4680b9830;  1 drivers
v0x7fc468039530_0 .net "Carry_out", 0 0, L_0x7fc4680ba030;  1 drivers
v0x7fc4680395c0_0 .net "Result", 0 0, v0x7fc468039170_0;  1 drivers
v0x7fc468039690_0 .net *"_s1", 0 0, L_0x7fc4680b8b40;  1 drivers
v0x7fc468039720_0 .net *"_s3", 0 0, L_0x7fc4680b8bb0;  1 drivers
v0x7fc4680397b0_0 .net *"_s6", 0 0, L_0x7fc4680b9a00;  1 drivers
v0x7fc468039850_0 .net *"_s8", 0 0, L_0x7fc4680b9b40;  1 drivers
v0x7fc468039980_0 .net "a", 0 0, L_0x7fc4680ba280;  1 drivers
v0x7fc468039a20_0 .net "b", 0 0, L_0x7fc4680b9710;  1 drivers
v0x7fc468039ac0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468039b60_0 .net "w0", 0 0, L_0x7fc4680b8d20;  1 drivers
v0x7fc468039c10_0 .net "w1", 0 0, L_0x7fc4680b9910;  1 drivers
v0x7fc468039ca0_0 .net "w2", 0 0, L_0x7fc4680b9dd0;  1 drivers
S_0x7fc468037a50 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468037790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680ba030 .functor OR 1, L_0x7fc4680b9d20, L_0x7fc4680b9f40, C4<0>, C4<0>;
v0x7fc4680386f0_0 .net "c1", 0 0, L_0x7fc4680b9d20;  1 drivers
v0x7fc468038790_0 .net "c2", 0 0, L_0x7fc4680b9f40;  1 drivers
v0x7fc468038840_0 .net "fcarry", 0 0, L_0x7fc4680ba030;  alias, 1 drivers
v0x7fc4680388f0_0 .net "fsum", 0 0, L_0x7fc4680b9dd0;  alias, 1 drivers
v0x7fc4680389a0_0 .net "in_a", 0 0, L_0x7fc4680ba0a0;  1 drivers
v0x7fc468038a70_0 .net "in_b", 0 0, L_0x7fc4680ba190;  1 drivers
v0x7fc468038b20_0 .net "in_carry", 0 0, L_0x7fc4680b9830;  alias, 1 drivers
v0x7fc468038bd0_0 .net "s1", 0 0, L_0x7fc4680b9c30;  1 drivers
S_0x7fc468037cc0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468037a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b9c30 .functor XOR 1, L_0x7fc4680ba0a0, L_0x7fc4680ba190, C4<0>, C4<0>;
L_0x7fc4680b9d20 .functor AND 1, L_0x7fc4680ba0a0, L_0x7fc4680ba190, C4<1>, C4<1>;
v0x7fc468037ee0_0 .net "carry", 0 0, L_0x7fc4680b9d20;  alias, 1 drivers
v0x7fc468037f90_0 .net "in_a", 0 0, L_0x7fc4680ba0a0;  alias, 1 drivers
v0x7fc468038030_0 .net "in_b", 0 0, L_0x7fc4680ba190;  alias, 1 drivers
v0x7fc4680380e0_0 .net "sum", 0 0, L_0x7fc4680b9c30;  alias, 1 drivers
S_0x7fc4680381e0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468037a50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680b9dd0 .functor XOR 1, L_0x7fc4680b9c30, L_0x7fc4680b9830, C4<0>, C4<0>;
L_0x7fc4680b9f40 .functor AND 1, L_0x7fc4680b9c30, L_0x7fc4680b9830, C4<1>, C4<1>;
v0x7fc468038400_0 .net "carry", 0 0, L_0x7fc4680b9f40;  alias, 1 drivers
v0x7fc4680384a0_0 .net "in_a", 0 0, L_0x7fc4680b9c30;  alias, 1 drivers
v0x7fc468038560_0 .net "in_b", 0 0, L_0x7fc4680b9830;  alias, 1 drivers
v0x7fc468038610_0 .net "sum", 0 0, L_0x7fc4680b9dd0;  alias, 1 drivers
S_0x7fc468038cd0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468037790;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468038f30_0 .net "a", 0 0, L_0x7fc4680b8d20;  alias, 1 drivers
v0x7fc468038fe0_0 .net "b", 0 0, L_0x7fc4680b9910;  alias, 1 drivers
v0x7fc468039080_0 .net "c", 0 0, L_0x7fc4680b9dd0;  alias, 1 drivers
v0x7fc468039170_0 .var "out", 0 0;
v0x7fc468039200_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468038f00 .event edge, v0x7fc4676b7060_0, v0x7fc468038610_0, v0x7fc468038fe0_0, v0x7fc468038f30_0;
S_0x7fc468039db0 .scope generate, "genblk1[21]" "genblk1[21]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468037950 .param/l "p" 0 2 102, +C4<010101>;
S_0x7fc468039fe0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468039db0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680b9ad0 .functor AND 1, L_0x7fc4680ba5a0, L_0x7fc4680ba610, C4<1>, C4<1>;
L_0x7fc4680ba5a0 .functor XOR 1, L_0x7fc4680bb030, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ba610 .functor XOR 1, L_0x7fc4680bb150, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ba6c0 .functor OR 1, L_0x7fc4680ba7b0, L_0x7fc4680ba8f0, C4<0>, C4<0>;
L_0x7fc4680ba7b0 .functor XOR 1, L_0x7fc4680bb030, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ba8f0 .functor XOR 1, L_0x7fc4680bb150, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bae50 .functor XOR 1, L_0x7fc4680bb030, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680baf40 .functor XOR 1, L_0x7fc4680bb150, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46803bb90_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46803bc20_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46803bcb0_0 .net "Carry_in", 0 0, L_0x7fc4680ba3a0;  1 drivers
v0x7fc46803bd80_0 .net "Carry_out", 0 0, L_0x7fc4680bade0;  1 drivers
v0x7fc46803be10_0 .net "Result", 0 0, v0x7fc46803b9c0_0;  1 drivers
v0x7fc46803bee0_0 .net *"_s1", 0 0, L_0x7fc4680ba5a0;  1 drivers
v0x7fc46803bf70_0 .net *"_s3", 0 0, L_0x7fc4680ba610;  1 drivers
v0x7fc46803c000_0 .net *"_s6", 0 0, L_0x7fc4680ba7b0;  1 drivers
v0x7fc46803c0a0_0 .net *"_s8", 0 0, L_0x7fc4680ba8f0;  1 drivers
v0x7fc46803c1d0_0 .net "a", 0 0, L_0x7fc4680bb030;  1 drivers
v0x7fc46803c270_0 .net "b", 0 0, L_0x7fc4680bb150;  1 drivers
v0x7fc46803c310_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46803c3b0_0 .net "w0", 0 0, L_0x7fc4680b9ad0;  1 drivers
v0x7fc46803c460_0 .net "w1", 0 0, L_0x7fc4680ba6c0;  1 drivers
v0x7fc46803c4f0_0 .net "w2", 0 0, L_0x7fc4680bab80;  1 drivers
S_0x7fc46803a2a0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468039fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680bade0 .functor OR 1, L_0x7fc4680baad0, L_0x7fc4680bacf0, C4<0>, C4<0>;
v0x7fc46803af40_0 .net "c1", 0 0, L_0x7fc4680baad0;  1 drivers
v0x7fc46803afe0_0 .net "c2", 0 0, L_0x7fc4680bacf0;  1 drivers
v0x7fc46803b090_0 .net "fcarry", 0 0, L_0x7fc4680bade0;  alias, 1 drivers
v0x7fc46803b140_0 .net "fsum", 0 0, L_0x7fc4680bab80;  alias, 1 drivers
v0x7fc46803b1f0_0 .net "in_a", 0 0, L_0x7fc4680bae50;  1 drivers
v0x7fc46803b2c0_0 .net "in_b", 0 0, L_0x7fc4680baf40;  1 drivers
v0x7fc46803b370_0 .net "in_carry", 0 0, L_0x7fc4680ba3a0;  alias, 1 drivers
v0x7fc46803b420_0 .net "s1", 0 0, L_0x7fc4680ba9e0;  1 drivers
S_0x7fc46803a510 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46803a2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ba9e0 .functor XOR 1, L_0x7fc4680bae50, L_0x7fc4680baf40, C4<0>, C4<0>;
L_0x7fc4680baad0 .functor AND 1, L_0x7fc4680bae50, L_0x7fc4680baf40, C4<1>, C4<1>;
v0x7fc46803a730_0 .net "carry", 0 0, L_0x7fc4680baad0;  alias, 1 drivers
v0x7fc46803a7e0_0 .net "in_a", 0 0, L_0x7fc4680bae50;  alias, 1 drivers
v0x7fc46803a880_0 .net "in_b", 0 0, L_0x7fc4680baf40;  alias, 1 drivers
v0x7fc46803a930_0 .net "sum", 0 0, L_0x7fc4680ba9e0;  alias, 1 drivers
S_0x7fc46803aa30 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46803a2a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bab80 .functor XOR 1, L_0x7fc4680ba9e0, L_0x7fc4680ba3a0, C4<0>, C4<0>;
L_0x7fc4680bacf0 .functor AND 1, L_0x7fc4680ba9e0, L_0x7fc4680ba3a0, C4<1>, C4<1>;
v0x7fc46803ac50_0 .net "carry", 0 0, L_0x7fc4680bacf0;  alias, 1 drivers
v0x7fc46803acf0_0 .net "in_a", 0 0, L_0x7fc4680ba9e0;  alias, 1 drivers
v0x7fc46803adb0_0 .net "in_b", 0 0, L_0x7fc4680ba3a0;  alias, 1 drivers
v0x7fc46803ae60_0 .net "sum", 0 0, L_0x7fc4680bab80;  alias, 1 drivers
S_0x7fc46803b520 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468039fe0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46803b780_0 .net "a", 0 0, L_0x7fc4680b9ad0;  alias, 1 drivers
v0x7fc46803b830_0 .net "b", 0 0, L_0x7fc4680ba6c0;  alias, 1 drivers
v0x7fc46803b8d0_0 .net "c", 0 0, L_0x7fc4680bab80;  alias, 1 drivers
v0x7fc46803b9c0_0 .var "out", 0 0;
v0x7fc46803ba50_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46803b750 .event edge, v0x7fc4676b7060_0, v0x7fc46803ae60_0, v0x7fc46803b830_0, v0x7fc46803b780_0;
S_0x7fc46803c600 .scope generate, "genblk1[22]" "genblk1[22]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46803a1a0 .param/l "p" 0 2 102, +C4<010110>;
S_0x7fc46803c830 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46803c600;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ba880 .functor AND 1, L_0x7fc4680ba440, L_0x7fc4680ba4b0, C4<1>, C4<1>;
L_0x7fc4680ba440 .functor XOR 1, L_0x7fc4680bbdd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ba4b0 .functor XOR 1, L_0x7fc4680bb270, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bb480 .functor OR 1, L_0x7fc4680bb550, L_0x7fc4680bb690, C4<0>, C4<0>;
L_0x7fc4680bb550 .functor XOR 1, L_0x7fc4680bbdd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bb690 .functor XOR 1, L_0x7fc4680bb270, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bbbf0 .functor XOR 1, L_0x7fc4680bbdd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bbce0 .functor XOR 1, L_0x7fc4680bb270, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46803e3e0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46803e470_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46803e500_0 .net "Carry_in", 0 0, L_0x7fc4680bb390;  1 drivers
v0x7fc46803e5d0_0 .net "Carry_out", 0 0, L_0x7fc4680bbb80;  1 drivers
v0x7fc46803e660_0 .net "Result", 0 0, v0x7fc46803e210_0;  1 drivers
v0x7fc46803e730_0 .net *"_s1", 0 0, L_0x7fc4680ba440;  1 drivers
v0x7fc46803e7c0_0 .net *"_s3", 0 0, L_0x7fc4680ba4b0;  1 drivers
v0x7fc46803e850_0 .net *"_s6", 0 0, L_0x7fc4680bb550;  1 drivers
v0x7fc46803e8f0_0 .net *"_s8", 0 0, L_0x7fc4680bb690;  1 drivers
v0x7fc46803ea20_0 .net "a", 0 0, L_0x7fc4680bbdd0;  1 drivers
v0x7fc46803eac0_0 .net "b", 0 0, L_0x7fc4680bb270;  1 drivers
v0x7fc46803eb60_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46803ec00_0 .net "w0", 0 0, L_0x7fc4680ba880;  1 drivers
v0x7fc46803ecb0_0 .net "w1", 0 0, L_0x7fc4680bb480;  1 drivers
v0x7fc46803ed40_0 .net "w2", 0 0, L_0x7fc4680bb920;  1 drivers
S_0x7fc46803caf0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46803c830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680bbb80 .functor OR 1, L_0x7fc4680bb870, L_0x7fc4680bba90, C4<0>, C4<0>;
v0x7fc46803d790_0 .net "c1", 0 0, L_0x7fc4680bb870;  1 drivers
v0x7fc46803d830_0 .net "c2", 0 0, L_0x7fc4680bba90;  1 drivers
v0x7fc46803d8e0_0 .net "fcarry", 0 0, L_0x7fc4680bbb80;  alias, 1 drivers
v0x7fc46803d990_0 .net "fsum", 0 0, L_0x7fc4680bb920;  alias, 1 drivers
v0x7fc46803da40_0 .net "in_a", 0 0, L_0x7fc4680bbbf0;  1 drivers
v0x7fc46803db10_0 .net "in_b", 0 0, L_0x7fc4680bbce0;  1 drivers
v0x7fc46803dbc0_0 .net "in_carry", 0 0, L_0x7fc4680bb390;  alias, 1 drivers
v0x7fc46803dc70_0 .net "s1", 0 0, L_0x7fc4680bb780;  1 drivers
S_0x7fc46803cd60 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46803caf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bb780 .functor XOR 1, L_0x7fc4680bbbf0, L_0x7fc4680bbce0, C4<0>, C4<0>;
L_0x7fc4680bb870 .functor AND 1, L_0x7fc4680bbbf0, L_0x7fc4680bbce0, C4<1>, C4<1>;
v0x7fc46803cf80_0 .net "carry", 0 0, L_0x7fc4680bb870;  alias, 1 drivers
v0x7fc46803d030_0 .net "in_a", 0 0, L_0x7fc4680bbbf0;  alias, 1 drivers
v0x7fc46803d0d0_0 .net "in_b", 0 0, L_0x7fc4680bbce0;  alias, 1 drivers
v0x7fc46803d180_0 .net "sum", 0 0, L_0x7fc4680bb780;  alias, 1 drivers
S_0x7fc46803d280 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46803caf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bb920 .functor XOR 1, L_0x7fc4680bb780, L_0x7fc4680bb390, C4<0>, C4<0>;
L_0x7fc4680bba90 .functor AND 1, L_0x7fc4680bb780, L_0x7fc4680bb390, C4<1>, C4<1>;
v0x7fc46803d4a0_0 .net "carry", 0 0, L_0x7fc4680bba90;  alias, 1 drivers
v0x7fc46803d540_0 .net "in_a", 0 0, L_0x7fc4680bb780;  alias, 1 drivers
v0x7fc46803d600_0 .net "in_b", 0 0, L_0x7fc4680bb390;  alias, 1 drivers
v0x7fc46803d6b0_0 .net "sum", 0 0, L_0x7fc4680bb920;  alias, 1 drivers
S_0x7fc46803dd70 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46803c830;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46803dfd0_0 .net "a", 0 0, L_0x7fc4680ba880;  alias, 1 drivers
v0x7fc46803e080_0 .net "b", 0 0, L_0x7fc4680bb480;  alias, 1 drivers
v0x7fc46803e120_0 .net "c", 0 0, L_0x7fc4680bb920;  alias, 1 drivers
v0x7fc46803e210_0 .var "out", 0 0;
v0x7fc46803e2a0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46803dfa0 .event edge, v0x7fc4676b7060_0, v0x7fc46803d6b0_0, v0x7fc46803e080_0, v0x7fc46803dfd0_0;
S_0x7fc46803ee50 .scope generate, "genblk1[23]" "genblk1[23]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46803c9f0 .param/l "p" 0 2 102, +C4<010111>;
S_0x7fc46803f080 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46803ee50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bb620 .functor AND 1, L_0x7fc4680bc120, L_0x7fc4680bc190, C4<1>, C4<1>;
L_0x7fc4680bc120 .functor XOR 1, L_0x7fc4680bcb90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bc190 .functor XOR 1, L_0x7fc4680bccb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bc220 .functor OR 1, L_0x7fc4680bc310, L_0x7fc4680bc450, C4<0>, C4<0>;
L_0x7fc4680bc310 .functor XOR 1, L_0x7fc4680bcb90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bc450 .functor XOR 1, L_0x7fc4680bccb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bc9b0 .functor XOR 1, L_0x7fc4680bcb90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bcaa0 .functor XOR 1, L_0x7fc4680bccb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468040c30_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468040cc0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468040d50_0 .net "Carry_in", 0 0, L_0x7fc4680bbef0;  1 drivers
v0x7fc468040e20_0 .net "Carry_out", 0 0, L_0x7fc4680bc940;  1 drivers
v0x7fc468040eb0_0 .net "Result", 0 0, v0x7fc468040a60_0;  1 drivers
v0x7fc468040f80_0 .net *"_s1", 0 0, L_0x7fc4680bc120;  1 drivers
v0x7fc468041010_0 .net *"_s3", 0 0, L_0x7fc4680bc190;  1 drivers
v0x7fc4680410a0_0 .net *"_s6", 0 0, L_0x7fc4680bc310;  1 drivers
v0x7fc468041140_0 .net *"_s8", 0 0, L_0x7fc4680bc450;  1 drivers
v0x7fc468041270_0 .net "a", 0 0, L_0x7fc4680bcb90;  1 drivers
v0x7fc468041310_0 .net "b", 0 0, L_0x7fc4680bccb0;  1 drivers
v0x7fc4680413b0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468041450_0 .net "w0", 0 0, L_0x7fc4680bb620;  1 drivers
v0x7fc468041500_0 .net "w1", 0 0, L_0x7fc4680bc220;  1 drivers
v0x7fc468041590_0 .net "w2", 0 0, L_0x7fc4680bc6e0;  1 drivers
S_0x7fc46803f340 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46803f080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680bc940 .functor OR 1, L_0x7fc4680bc630, L_0x7fc4680bc850, C4<0>, C4<0>;
v0x7fc46803ffe0_0 .net "c1", 0 0, L_0x7fc4680bc630;  1 drivers
v0x7fc468040080_0 .net "c2", 0 0, L_0x7fc4680bc850;  1 drivers
v0x7fc468040130_0 .net "fcarry", 0 0, L_0x7fc4680bc940;  alias, 1 drivers
v0x7fc4680401e0_0 .net "fsum", 0 0, L_0x7fc4680bc6e0;  alias, 1 drivers
v0x7fc468040290_0 .net "in_a", 0 0, L_0x7fc4680bc9b0;  1 drivers
v0x7fc468040360_0 .net "in_b", 0 0, L_0x7fc4680bcaa0;  1 drivers
v0x7fc468040410_0 .net "in_carry", 0 0, L_0x7fc4680bbef0;  alias, 1 drivers
v0x7fc4680404c0_0 .net "s1", 0 0, L_0x7fc4680bc540;  1 drivers
S_0x7fc46803f5b0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46803f340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bc540 .functor XOR 1, L_0x7fc4680bc9b0, L_0x7fc4680bcaa0, C4<0>, C4<0>;
L_0x7fc4680bc630 .functor AND 1, L_0x7fc4680bc9b0, L_0x7fc4680bcaa0, C4<1>, C4<1>;
v0x7fc46803f7d0_0 .net "carry", 0 0, L_0x7fc4680bc630;  alias, 1 drivers
v0x7fc46803f880_0 .net "in_a", 0 0, L_0x7fc4680bc9b0;  alias, 1 drivers
v0x7fc46803f920_0 .net "in_b", 0 0, L_0x7fc4680bcaa0;  alias, 1 drivers
v0x7fc46803f9d0_0 .net "sum", 0 0, L_0x7fc4680bc540;  alias, 1 drivers
S_0x7fc46803fad0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46803f340;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bc6e0 .functor XOR 1, L_0x7fc4680bc540, L_0x7fc4680bbef0, C4<0>, C4<0>;
L_0x7fc4680bc850 .functor AND 1, L_0x7fc4680bc540, L_0x7fc4680bbef0, C4<1>, C4<1>;
v0x7fc46803fcf0_0 .net "carry", 0 0, L_0x7fc4680bc850;  alias, 1 drivers
v0x7fc46803fd90_0 .net "in_a", 0 0, L_0x7fc4680bc540;  alias, 1 drivers
v0x7fc46803fe50_0 .net "in_b", 0 0, L_0x7fc4680bbef0;  alias, 1 drivers
v0x7fc46803ff00_0 .net "sum", 0 0, L_0x7fc4680bc6e0;  alias, 1 drivers
S_0x7fc4680405c0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46803f080;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468040820_0 .net "a", 0 0, L_0x7fc4680bb620;  alias, 1 drivers
v0x7fc4680408d0_0 .net "b", 0 0, L_0x7fc4680bc220;  alias, 1 drivers
v0x7fc468040970_0 .net "c", 0 0, L_0x7fc4680bc6e0;  alias, 1 drivers
v0x7fc468040a60_0 .var "out", 0 0;
v0x7fc468040af0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680407f0 .event edge, v0x7fc4676b7060_0, v0x7fc46803ff00_0, v0x7fc4680408d0_0, v0x7fc468040820_0;
S_0x7fc4680416a0 .scope generate, "genblk1[24]" "genblk1[24]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46803f240 .param/l "p" 0 2 102, +C4<011000>;
S_0x7fc4680418d0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680416a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bc3e0 .functor AND 1, L_0x7fc4680bbf90, L_0x7fc4680bc000, C4<1>, C4<1>;
L_0x7fc4680bbf90 .functor XOR 1, L_0x7fc4680bd940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bc000 .functor XOR 1, L_0x7fc4680bcdd0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bd010 .functor OR 1, L_0x7fc4680bd0c0, L_0x7fc4680bd200, C4<0>, C4<0>;
L_0x7fc4680bd0c0 .functor XOR 1, L_0x7fc4680bd940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bd200 .functor XOR 1, L_0x7fc4680bcdd0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bd760 .functor XOR 1, L_0x7fc4680bd940, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bd850 .functor XOR 1, L_0x7fc4680bcdd0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468043480_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468043510_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680435a0_0 .net "Carry_in", 0 0, L_0x7fc4680bcef0;  1 drivers
v0x7fc468043670_0 .net "Carry_out", 0 0, L_0x7fc4680bd6f0;  1 drivers
v0x7fc468043700_0 .net "Result", 0 0, v0x7fc4680432b0_0;  1 drivers
v0x7fc4680437d0_0 .net *"_s1", 0 0, L_0x7fc4680bbf90;  1 drivers
v0x7fc468043860_0 .net *"_s3", 0 0, L_0x7fc4680bc000;  1 drivers
v0x7fc4680438f0_0 .net *"_s6", 0 0, L_0x7fc4680bd0c0;  1 drivers
v0x7fc468043990_0 .net *"_s8", 0 0, L_0x7fc4680bd200;  1 drivers
v0x7fc468043ac0_0 .net "a", 0 0, L_0x7fc4680bd940;  1 drivers
v0x7fc468043b60_0 .net "b", 0 0, L_0x7fc4680bcdd0;  1 drivers
v0x7fc468043c00_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468043ca0_0 .net "w0", 0 0, L_0x7fc4680bc3e0;  1 drivers
v0x7fc468043d50_0 .net "w1", 0 0, L_0x7fc4680bd010;  1 drivers
v0x7fc468043de0_0 .net "w2", 0 0, L_0x7fc4680bd490;  1 drivers
S_0x7fc468041b90 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680418d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680bd6f0 .functor OR 1, L_0x7fc4680bd3e0, L_0x7fc4680bd600, C4<0>, C4<0>;
v0x7fc468042830_0 .net "c1", 0 0, L_0x7fc4680bd3e0;  1 drivers
v0x7fc4680428d0_0 .net "c2", 0 0, L_0x7fc4680bd600;  1 drivers
v0x7fc468042980_0 .net "fcarry", 0 0, L_0x7fc4680bd6f0;  alias, 1 drivers
v0x7fc468042a30_0 .net "fsum", 0 0, L_0x7fc4680bd490;  alias, 1 drivers
v0x7fc468042ae0_0 .net "in_a", 0 0, L_0x7fc4680bd760;  1 drivers
v0x7fc468042bb0_0 .net "in_b", 0 0, L_0x7fc4680bd850;  1 drivers
v0x7fc468042c60_0 .net "in_carry", 0 0, L_0x7fc4680bcef0;  alias, 1 drivers
v0x7fc468042d10_0 .net "s1", 0 0, L_0x7fc4680bd2f0;  1 drivers
S_0x7fc468041e00 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468041b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bd2f0 .functor XOR 1, L_0x7fc4680bd760, L_0x7fc4680bd850, C4<0>, C4<0>;
L_0x7fc4680bd3e0 .functor AND 1, L_0x7fc4680bd760, L_0x7fc4680bd850, C4<1>, C4<1>;
v0x7fc468042020_0 .net "carry", 0 0, L_0x7fc4680bd3e0;  alias, 1 drivers
v0x7fc4680420d0_0 .net "in_a", 0 0, L_0x7fc4680bd760;  alias, 1 drivers
v0x7fc468042170_0 .net "in_b", 0 0, L_0x7fc4680bd850;  alias, 1 drivers
v0x7fc468042220_0 .net "sum", 0 0, L_0x7fc4680bd2f0;  alias, 1 drivers
S_0x7fc468042320 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468041b90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bd490 .functor XOR 1, L_0x7fc4680bd2f0, L_0x7fc4680bcef0, C4<0>, C4<0>;
L_0x7fc4680bd600 .functor AND 1, L_0x7fc4680bd2f0, L_0x7fc4680bcef0, C4<1>, C4<1>;
v0x7fc468042540_0 .net "carry", 0 0, L_0x7fc4680bd600;  alias, 1 drivers
v0x7fc4680425e0_0 .net "in_a", 0 0, L_0x7fc4680bd2f0;  alias, 1 drivers
v0x7fc4680426a0_0 .net "in_b", 0 0, L_0x7fc4680bcef0;  alias, 1 drivers
v0x7fc468042750_0 .net "sum", 0 0, L_0x7fc4680bd490;  alias, 1 drivers
S_0x7fc468042e10 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680418d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468043070_0 .net "a", 0 0, L_0x7fc4680bc3e0;  alias, 1 drivers
v0x7fc468043120_0 .net "b", 0 0, L_0x7fc4680bd010;  alias, 1 drivers
v0x7fc4680431c0_0 .net "c", 0 0, L_0x7fc4680bd490;  alias, 1 drivers
v0x7fc4680432b0_0 .var "out", 0 0;
v0x7fc468043340_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468043040 .event edge, v0x7fc4676b7060_0, v0x7fc468042750_0, v0x7fc468043120_0, v0x7fc468043070_0;
S_0x7fc468043ef0 .scope generate, "genblk1[25]" "genblk1[25]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468041a90 .param/l "p" 0 2 102, +C4<011001>;
S_0x7fc468044120 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468043ef0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bd190 .functor AND 1, L_0x7fc4680bcf90, L_0x7fc4680bdcc0, C4<1>, C4<1>;
L_0x7fc4680bcf90 .functor XOR 1, L_0x7fc4680be700, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bdcc0 .functor XOR 1, L_0x7fc4680be820, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bdd90 .functor OR 1, L_0x7fc4680bde80, L_0x7fc4680bdfc0, C4<0>, C4<0>;
L_0x7fc4680bde80 .functor XOR 1, L_0x7fc4680be700, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bdfc0 .functor XOR 1, L_0x7fc4680be820, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680be520 .functor XOR 1, L_0x7fc4680be700, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680be610 .functor XOR 1, L_0x7fc4680be820, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468045cd0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468045d60_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468045df0_0 .net "Carry_in", 0 0, L_0x7fc4680bda60;  1 drivers
v0x7fc468045ec0_0 .net "Carry_out", 0 0, L_0x7fc4680be4b0;  1 drivers
v0x7fc468045f50_0 .net "Result", 0 0, v0x7fc468045b00_0;  1 drivers
v0x7fc468046020_0 .net *"_s1", 0 0, L_0x7fc4680bcf90;  1 drivers
v0x7fc4680460b0_0 .net *"_s3", 0 0, L_0x7fc4680bdcc0;  1 drivers
v0x7fc468046140_0 .net *"_s6", 0 0, L_0x7fc4680bde80;  1 drivers
v0x7fc4680461e0_0 .net *"_s8", 0 0, L_0x7fc4680bdfc0;  1 drivers
v0x7fc468046310_0 .net "a", 0 0, L_0x7fc4680be700;  1 drivers
v0x7fc4680463b0_0 .net "b", 0 0, L_0x7fc4680be820;  1 drivers
v0x7fc468046450_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680464f0_0 .net "w0", 0 0, L_0x7fc4680bd190;  1 drivers
v0x7fc4680465a0_0 .net "w1", 0 0, L_0x7fc4680bdd90;  1 drivers
v0x7fc468046630_0 .net "w2", 0 0, L_0x7fc4680be250;  1 drivers
S_0x7fc4680443e0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468044120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680be4b0 .functor OR 1, L_0x7fc4680be1a0, L_0x7fc4680be3c0, C4<0>, C4<0>;
v0x7fc468045080_0 .net "c1", 0 0, L_0x7fc4680be1a0;  1 drivers
v0x7fc468045120_0 .net "c2", 0 0, L_0x7fc4680be3c0;  1 drivers
v0x7fc4680451d0_0 .net "fcarry", 0 0, L_0x7fc4680be4b0;  alias, 1 drivers
v0x7fc468045280_0 .net "fsum", 0 0, L_0x7fc4680be250;  alias, 1 drivers
v0x7fc468045330_0 .net "in_a", 0 0, L_0x7fc4680be520;  1 drivers
v0x7fc468045400_0 .net "in_b", 0 0, L_0x7fc4680be610;  1 drivers
v0x7fc4680454b0_0 .net "in_carry", 0 0, L_0x7fc4680bda60;  alias, 1 drivers
v0x7fc468045560_0 .net "s1", 0 0, L_0x7fc4680be0b0;  1 drivers
S_0x7fc468044650 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680443e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680be0b0 .functor XOR 1, L_0x7fc4680be520, L_0x7fc4680be610, C4<0>, C4<0>;
L_0x7fc4680be1a0 .functor AND 1, L_0x7fc4680be520, L_0x7fc4680be610, C4<1>, C4<1>;
v0x7fc468044870_0 .net "carry", 0 0, L_0x7fc4680be1a0;  alias, 1 drivers
v0x7fc468044920_0 .net "in_a", 0 0, L_0x7fc4680be520;  alias, 1 drivers
v0x7fc4680449c0_0 .net "in_b", 0 0, L_0x7fc4680be610;  alias, 1 drivers
v0x7fc468044a70_0 .net "sum", 0 0, L_0x7fc4680be0b0;  alias, 1 drivers
S_0x7fc468044b70 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680443e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680be250 .functor XOR 1, L_0x7fc4680be0b0, L_0x7fc4680bda60, C4<0>, C4<0>;
L_0x7fc4680be3c0 .functor AND 1, L_0x7fc4680be0b0, L_0x7fc4680bda60, C4<1>, C4<1>;
v0x7fc468044d90_0 .net "carry", 0 0, L_0x7fc4680be3c0;  alias, 1 drivers
v0x7fc468044e30_0 .net "in_a", 0 0, L_0x7fc4680be0b0;  alias, 1 drivers
v0x7fc468044ef0_0 .net "in_b", 0 0, L_0x7fc4680bda60;  alias, 1 drivers
v0x7fc468044fa0_0 .net "sum", 0 0, L_0x7fc4680be250;  alias, 1 drivers
S_0x7fc468045660 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468044120;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680458c0_0 .net "a", 0 0, L_0x7fc4680bd190;  alias, 1 drivers
v0x7fc468045970_0 .net "b", 0 0, L_0x7fc4680bdd90;  alias, 1 drivers
v0x7fc468045a10_0 .net "c", 0 0, L_0x7fc4680be250;  alias, 1 drivers
v0x7fc468045b00_0 .var "out", 0 0;
v0x7fc468045b90_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468045890 .event edge, v0x7fc4676b7060_0, v0x7fc468044fa0_0, v0x7fc468045970_0, v0x7fc4680458c0_0;
S_0x7fc468046740 .scope generate, "genblk1[26]" "genblk1[26]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680442e0 .param/l "p" 0 2 102, +C4<011010>;
S_0x7fc468046970 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468046740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bdf50 .functor AND 1, L_0x7fc4680bdb00, L_0x7fc4680bdb70, C4<1>, C4<1>;
L_0x7fc4680bdb00 .functor XOR 1, L_0x7fc4680bf4b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bdb70 .functor XOR 1, L_0x7fc4680be940, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bdc40 .functor OR 1, L_0x7fc4680bec30, L_0x7fc4680bed70, C4<0>, C4<0>;
L_0x7fc4680bec30 .functor XOR 1, L_0x7fc4680bf4b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bed70 .functor XOR 1, L_0x7fc4680be940, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bf2d0 .functor XOR 1, L_0x7fc4680bf4b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bf3c0 .functor XOR 1, L_0x7fc4680be940, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468048520_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680485b0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468048640_0 .net "Carry_in", 0 0, L_0x7fc4680bea60;  1 drivers
v0x7fc468048710_0 .net "Carry_out", 0 0, L_0x7fc4680bf260;  1 drivers
v0x7fc4680487a0_0 .net "Result", 0 0, v0x7fc468048350_0;  1 drivers
v0x7fc468048870_0 .net *"_s1", 0 0, L_0x7fc4680bdb00;  1 drivers
v0x7fc468048900_0 .net *"_s3", 0 0, L_0x7fc4680bdb70;  1 drivers
v0x7fc468048990_0 .net *"_s6", 0 0, L_0x7fc4680bec30;  1 drivers
v0x7fc468048a30_0 .net *"_s8", 0 0, L_0x7fc4680bed70;  1 drivers
v0x7fc468048b60_0 .net "a", 0 0, L_0x7fc4680bf4b0;  1 drivers
v0x7fc468048c00_0 .net "b", 0 0, L_0x7fc4680be940;  1 drivers
v0x7fc468048ca0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468048d40_0 .net "w0", 0 0, L_0x7fc4680bdf50;  1 drivers
v0x7fc468048df0_0 .net "w1", 0 0, L_0x7fc4680bdc40;  1 drivers
v0x7fc468048e80_0 .net "w2", 0 0, L_0x7fc4680bf000;  1 drivers
S_0x7fc468046c30 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468046970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680bf260 .functor OR 1, L_0x7fc4680bef50, L_0x7fc4680bf170, C4<0>, C4<0>;
v0x7fc4680478d0_0 .net "c1", 0 0, L_0x7fc4680bef50;  1 drivers
v0x7fc468047970_0 .net "c2", 0 0, L_0x7fc4680bf170;  1 drivers
v0x7fc468047a20_0 .net "fcarry", 0 0, L_0x7fc4680bf260;  alias, 1 drivers
v0x7fc468047ad0_0 .net "fsum", 0 0, L_0x7fc4680bf000;  alias, 1 drivers
v0x7fc468047b80_0 .net "in_a", 0 0, L_0x7fc4680bf2d0;  1 drivers
v0x7fc468047c50_0 .net "in_b", 0 0, L_0x7fc4680bf3c0;  1 drivers
v0x7fc468047d00_0 .net "in_carry", 0 0, L_0x7fc4680bea60;  alias, 1 drivers
v0x7fc468047db0_0 .net "s1", 0 0, L_0x7fc4680bee60;  1 drivers
S_0x7fc468046ea0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468046c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bee60 .functor XOR 1, L_0x7fc4680bf2d0, L_0x7fc4680bf3c0, C4<0>, C4<0>;
L_0x7fc4680bef50 .functor AND 1, L_0x7fc4680bf2d0, L_0x7fc4680bf3c0, C4<1>, C4<1>;
v0x7fc4680470c0_0 .net "carry", 0 0, L_0x7fc4680bef50;  alias, 1 drivers
v0x7fc468047170_0 .net "in_a", 0 0, L_0x7fc4680bf2d0;  alias, 1 drivers
v0x7fc468047210_0 .net "in_b", 0 0, L_0x7fc4680bf3c0;  alias, 1 drivers
v0x7fc4680472c0_0 .net "sum", 0 0, L_0x7fc4680bee60;  alias, 1 drivers
S_0x7fc4680473c0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468046c30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bf000 .functor XOR 1, L_0x7fc4680bee60, L_0x7fc4680bea60, C4<0>, C4<0>;
L_0x7fc4680bf170 .functor AND 1, L_0x7fc4680bee60, L_0x7fc4680bea60, C4<1>, C4<1>;
v0x7fc4680475e0_0 .net "carry", 0 0, L_0x7fc4680bf170;  alias, 1 drivers
v0x7fc468047680_0 .net "in_a", 0 0, L_0x7fc4680bee60;  alias, 1 drivers
v0x7fc468047740_0 .net "in_b", 0 0, L_0x7fc4680bea60;  alias, 1 drivers
v0x7fc4680477f0_0 .net "sum", 0 0, L_0x7fc4680bf000;  alias, 1 drivers
S_0x7fc468047eb0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468046970;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468048110_0 .net "a", 0 0, L_0x7fc4680bdf50;  alias, 1 drivers
v0x7fc4680481c0_0 .net "b", 0 0, L_0x7fc4680bdc40;  alias, 1 drivers
v0x7fc468048260_0 .net "c", 0 0, L_0x7fc4680bf000;  alias, 1 drivers
v0x7fc468048350_0 .var "out", 0 0;
v0x7fc4680483e0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680480e0 .event edge, v0x7fc4676b7060_0, v0x7fc4680477f0_0, v0x7fc4680481c0_0, v0x7fc468048110_0;
S_0x7fc468048f90 .scope generate, "genblk1[27]" "genblk1[27]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468046b30 .param/l "p" 0 2 102, +C4<011011>;
S_0x7fc4680491c0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468048f90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bed00 .functor AND 1, L_0x7fc4680beb00, L_0x7fc4680bf860, C4<1>, C4<1>;
L_0x7fc4680beb00 .functor XOR 1, L_0x7fc4680c0260, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bf860 .functor XOR 1, L_0x7fc4680c0380, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bf8f0 .functor OR 1, L_0x7fc4680bf9e0, L_0x7fc4680bfb20, C4<0>, C4<0>;
L_0x7fc4680bf9e0 .functor XOR 1, L_0x7fc4680c0260, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bfb20 .functor XOR 1, L_0x7fc4680c0380, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c0080 .functor XOR 1, L_0x7fc4680c0260, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c0170 .functor XOR 1, L_0x7fc4680c0380, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46804ad70_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46804ae00_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46804ae90_0 .net "Carry_in", 0 0, L_0x7fc4680bf5d0;  1 drivers
v0x7fc46804af60_0 .net "Carry_out", 0 0, L_0x7fc4680c0010;  1 drivers
v0x7fc46804aff0_0 .net "Result", 0 0, v0x7fc46804aba0_0;  1 drivers
v0x7fc46804b0c0_0 .net *"_s1", 0 0, L_0x7fc4680beb00;  1 drivers
v0x7fc46804b150_0 .net *"_s3", 0 0, L_0x7fc4680bf860;  1 drivers
v0x7fc46804b1e0_0 .net *"_s6", 0 0, L_0x7fc4680bf9e0;  1 drivers
v0x7fc46804b280_0 .net *"_s8", 0 0, L_0x7fc4680bfb20;  1 drivers
v0x7fc46804b3b0_0 .net "a", 0 0, L_0x7fc4680c0260;  1 drivers
v0x7fc46804b450_0 .net "b", 0 0, L_0x7fc4680c0380;  1 drivers
v0x7fc46804b4f0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46804b590_0 .net "w0", 0 0, L_0x7fc4680bed00;  1 drivers
v0x7fc46804b640_0 .net "w1", 0 0, L_0x7fc4680bf8f0;  1 drivers
v0x7fc46804b6d0_0 .net "w2", 0 0, L_0x7fc4680bfdb0;  1 drivers
S_0x7fc468049480 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680491c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c0010 .functor OR 1, L_0x7fc4680bfd00, L_0x7fc4680bff20, C4<0>, C4<0>;
v0x7fc46804a120_0 .net "c1", 0 0, L_0x7fc4680bfd00;  1 drivers
v0x7fc46804a1c0_0 .net "c2", 0 0, L_0x7fc4680bff20;  1 drivers
v0x7fc46804a270_0 .net "fcarry", 0 0, L_0x7fc4680c0010;  alias, 1 drivers
v0x7fc46804a320_0 .net "fsum", 0 0, L_0x7fc4680bfdb0;  alias, 1 drivers
v0x7fc46804a3d0_0 .net "in_a", 0 0, L_0x7fc4680c0080;  1 drivers
v0x7fc46804a4a0_0 .net "in_b", 0 0, L_0x7fc4680c0170;  1 drivers
v0x7fc46804a550_0 .net "in_carry", 0 0, L_0x7fc4680bf5d0;  alias, 1 drivers
v0x7fc46804a600_0 .net "s1", 0 0, L_0x7fc4680bfc10;  1 drivers
S_0x7fc4680496f0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468049480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bfc10 .functor XOR 1, L_0x7fc4680c0080, L_0x7fc4680c0170, C4<0>, C4<0>;
L_0x7fc4680bfd00 .functor AND 1, L_0x7fc4680c0080, L_0x7fc4680c0170, C4<1>, C4<1>;
v0x7fc468049910_0 .net "carry", 0 0, L_0x7fc4680bfd00;  alias, 1 drivers
v0x7fc4680499c0_0 .net "in_a", 0 0, L_0x7fc4680c0080;  alias, 1 drivers
v0x7fc468049a60_0 .net "in_b", 0 0, L_0x7fc4680c0170;  alias, 1 drivers
v0x7fc468049b10_0 .net "sum", 0 0, L_0x7fc4680bfc10;  alias, 1 drivers
S_0x7fc468049c10 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468049480;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680bfdb0 .functor XOR 1, L_0x7fc4680bfc10, L_0x7fc4680bf5d0, C4<0>, C4<0>;
L_0x7fc4680bff20 .functor AND 1, L_0x7fc4680bfc10, L_0x7fc4680bf5d0, C4<1>, C4<1>;
v0x7fc468049e30_0 .net "carry", 0 0, L_0x7fc4680bff20;  alias, 1 drivers
v0x7fc468049ed0_0 .net "in_a", 0 0, L_0x7fc4680bfc10;  alias, 1 drivers
v0x7fc468049f90_0 .net "in_b", 0 0, L_0x7fc4680bf5d0;  alias, 1 drivers
v0x7fc46804a040_0 .net "sum", 0 0, L_0x7fc4680bfdb0;  alias, 1 drivers
S_0x7fc46804a700 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680491c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46804a960_0 .net "a", 0 0, L_0x7fc4680bed00;  alias, 1 drivers
v0x7fc46804aa10_0 .net "b", 0 0, L_0x7fc4680bf8f0;  alias, 1 drivers
v0x7fc46804aab0_0 .net "c", 0 0, L_0x7fc4680bfdb0;  alias, 1 drivers
v0x7fc46804aba0_0 .var "out", 0 0;
v0x7fc46804ac30_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46804a930 .event edge, v0x7fc4676b7060_0, v0x7fc46804a040_0, v0x7fc46804aa10_0, v0x7fc46804a960_0;
S_0x7fc46804b7e0 .scope generate, "genblk1[28]" "genblk1[28]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468049380 .param/l "p" 0 2 102, +C4<011100>;
S_0x7fc46804ba10 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46804b7e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680bfab0 .functor AND 1, L_0x7fc4680bf670, L_0x7fc4680bf6e0, C4<1>, C4<1>;
L_0x7fc4680bf670 .functor XOR 1, L_0x7fc4680c1000, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680bf6e0 .functor XOR 1, L_0x7fc4680c04a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680bf7b0 .functor OR 1, L_0x7fc4680c0780, L_0x7fc4680c08c0, C4<0>, C4<0>;
L_0x7fc4680c0780 .functor XOR 1, L_0x7fc4680c1000, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c08c0 .functor XOR 1, L_0x7fc4680c04a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c0e20 .functor XOR 1, L_0x7fc4680c1000, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c0f10 .functor XOR 1, L_0x7fc4680c04a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46804d5c0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46804d650_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46804d6e0_0 .net "Carry_in", 0 0, L_0x7fc4680c05c0;  1 drivers
v0x7fc46804d7b0_0 .net "Carry_out", 0 0, L_0x7fc4680c0db0;  1 drivers
v0x7fc46804d840_0 .net "Result", 0 0, v0x7fc46804d3f0_0;  1 drivers
v0x7fc46804d910_0 .net *"_s1", 0 0, L_0x7fc4680bf670;  1 drivers
v0x7fc46804d9a0_0 .net *"_s3", 0 0, L_0x7fc4680bf6e0;  1 drivers
v0x7fc46804da30_0 .net *"_s6", 0 0, L_0x7fc4680c0780;  1 drivers
v0x7fc46804dad0_0 .net *"_s8", 0 0, L_0x7fc4680c08c0;  1 drivers
v0x7fc46804dc00_0 .net "a", 0 0, L_0x7fc4680c1000;  1 drivers
v0x7fc46804dca0_0 .net "b", 0 0, L_0x7fc4680c04a0;  1 drivers
v0x7fc46804dd40_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46804dde0_0 .net "w0", 0 0, L_0x7fc4680bfab0;  1 drivers
v0x7fc46804de90_0 .net "w1", 0 0, L_0x7fc4680bf7b0;  1 drivers
v0x7fc46804df20_0 .net "w2", 0 0, L_0x7fc4680c0b50;  1 drivers
S_0x7fc46804bcd0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46804ba10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c0db0 .functor OR 1, L_0x7fc4680c0aa0, L_0x7fc4680c0cc0, C4<0>, C4<0>;
v0x7fc46804c970_0 .net "c1", 0 0, L_0x7fc4680c0aa0;  1 drivers
v0x7fc46804ca10_0 .net "c2", 0 0, L_0x7fc4680c0cc0;  1 drivers
v0x7fc46804cac0_0 .net "fcarry", 0 0, L_0x7fc4680c0db0;  alias, 1 drivers
v0x7fc46804cb70_0 .net "fsum", 0 0, L_0x7fc4680c0b50;  alias, 1 drivers
v0x7fc46804cc20_0 .net "in_a", 0 0, L_0x7fc4680c0e20;  1 drivers
v0x7fc46804ccf0_0 .net "in_b", 0 0, L_0x7fc4680c0f10;  1 drivers
v0x7fc46804cda0_0 .net "in_carry", 0 0, L_0x7fc4680c05c0;  alias, 1 drivers
v0x7fc46804ce50_0 .net "s1", 0 0, L_0x7fc4680c09b0;  1 drivers
S_0x7fc46804bf40 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46804bcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c09b0 .functor XOR 1, L_0x7fc4680c0e20, L_0x7fc4680c0f10, C4<0>, C4<0>;
L_0x7fc4680c0aa0 .functor AND 1, L_0x7fc4680c0e20, L_0x7fc4680c0f10, C4<1>, C4<1>;
v0x7fc46804c160_0 .net "carry", 0 0, L_0x7fc4680c0aa0;  alias, 1 drivers
v0x7fc46804c210_0 .net "in_a", 0 0, L_0x7fc4680c0e20;  alias, 1 drivers
v0x7fc46804c2b0_0 .net "in_b", 0 0, L_0x7fc4680c0f10;  alias, 1 drivers
v0x7fc46804c360_0 .net "sum", 0 0, L_0x7fc4680c09b0;  alias, 1 drivers
S_0x7fc46804c460 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46804bcd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c0b50 .functor XOR 1, L_0x7fc4680c09b0, L_0x7fc4680c05c0, C4<0>, C4<0>;
L_0x7fc4680c0cc0 .functor AND 1, L_0x7fc4680c09b0, L_0x7fc4680c05c0, C4<1>, C4<1>;
v0x7fc46804c680_0 .net "carry", 0 0, L_0x7fc4680c0cc0;  alias, 1 drivers
v0x7fc46804c720_0 .net "in_a", 0 0, L_0x7fc4680c09b0;  alias, 1 drivers
v0x7fc46804c7e0_0 .net "in_b", 0 0, L_0x7fc4680c05c0;  alias, 1 drivers
v0x7fc46804c890_0 .net "sum", 0 0, L_0x7fc4680c0b50;  alias, 1 drivers
S_0x7fc46804cf50 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46804ba10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46804d1b0_0 .net "a", 0 0, L_0x7fc4680bfab0;  alias, 1 drivers
v0x7fc46804d260_0 .net "b", 0 0, L_0x7fc4680bf7b0;  alias, 1 drivers
v0x7fc46804d300_0 .net "c", 0 0, L_0x7fc4680c0b50;  alias, 1 drivers
v0x7fc46804d3f0_0 .var "out", 0 0;
v0x7fc46804d480_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46804d180 .event edge, v0x7fc4676b7060_0, v0x7fc46804c890_0, v0x7fc46804d260_0, v0x7fc46804d1b0_0;
S_0x7fc46804e030 .scope generate, "genblk1[29]" "genblk1[29]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46804bbd0 .param/l "p" 0 2 102, +C4<011101>;
S_0x7fc46804e260 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46804e030;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c0850 .functor AND 1, L_0x7fc4680c0660, L_0x7fc4680c06d0, C4<1>, C4<1>;
L_0x7fc4680c0660 .functor XOR 1, L_0x7fc4680c1db0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c06d0 .functor XOR 1, L_0x7fc4680c1ed0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c1440 .functor OR 1, L_0x7fc4680c1530, L_0x7fc4680c1670, C4<0>, C4<0>;
L_0x7fc4680c1530 .functor XOR 1, L_0x7fc4680c1db0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c1670 .functor XOR 1, L_0x7fc4680c1ed0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c1bd0 .functor XOR 1, L_0x7fc4680c1db0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c1cc0 .functor XOR 1, L_0x7fc4680c1ed0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46804fe10_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46804fea0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46804ff30_0 .net "Carry_in", 0 0, L_0x7fc4680c1120;  1 drivers
v0x7fc468050000_0 .net "Carry_out", 0 0, L_0x7fc4680c1b60;  1 drivers
v0x7fc468050090_0 .net "Result", 0 0, v0x7fc46804fc40_0;  1 drivers
v0x7fc468050160_0 .net *"_s1", 0 0, L_0x7fc4680c0660;  1 drivers
v0x7fc4680501f0_0 .net *"_s3", 0 0, L_0x7fc4680c06d0;  1 drivers
v0x7fc468050280_0 .net *"_s6", 0 0, L_0x7fc4680c1530;  1 drivers
v0x7fc468050320_0 .net *"_s8", 0 0, L_0x7fc4680c1670;  1 drivers
v0x7fc468050450_0 .net "a", 0 0, L_0x7fc4680c1db0;  1 drivers
v0x7fc4680504f0_0 .net "b", 0 0, L_0x7fc4680c1ed0;  1 drivers
v0x7fc468050590_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468050630_0 .net "w0", 0 0, L_0x7fc4680c0850;  1 drivers
v0x7fc4680506e0_0 .net "w1", 0 0, L_0x7fc4680c1440;  1 drivers
v0x7fc468050770_0 .net "w2", 0 0, L_0x7fc4680c1900;  1 drivers
S_0x7fc46804e520 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46804e260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c1b60 .functor OR 1, L_0x7fc4680c1850, L_0x7fc4680c1a70, C4<0>, C4<0>;
v0x7fc46804f1c0_0 .net "c1", 0 0, L_0x7fc4680c1850;  1 drivers
v0x7fc46804f260_0 .net "c2", 0 0, L_0x7fc4680c1a70;  1 drivers
v0x7fc46804f310_0 .net "fcarry", 0 0, L_0x7fc4680c1b60;  alias, 1 drivers
v0x7fc46804f3c0_0 .net "fsum", 0 0, L_0x7fc4680c1900;  alias, 1 drivers
v0x7fc46804f470_0 .net "in_a", 0 0, L_0x7fc4680c1bd0;  1 drivers
v0x7fc46804f540_0 .net "in_b", 0 0, L_0x7fc4680c1cc0;  1 drivers
v0x7fc46804f5f0_0 .net "in_carry", 0 0, L_0x7fc4680c1120;  alias, 1 drivers
v0x7fc46804f6a0_0 .net "s1", 0 0, L_0x7fc4680c1760;  1 drivers
S_0x7fc46804e790 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46804e520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c1760 .functor XOR 1, L_0x7fc4680c1bd0, L_0x7fc4680c1cc0, C4<0>, C4<0>;
L_0x7fc4680c1850 .functor AND 1, L_0x7fc4680c1bd0, L_0x7fc4680c1cc0, C4<1>, C4<1>;
v0x7fc46804e9b0_0 .net "carry", 0 0, L_0x7fc4680c1850;  alias, 1 drivers
v0x7fc46804ea60_0 .net "in_a", 0 0, L_0x7fc4680c1bd0;  alias, 1 drivers
v0x7fc46804eb00_0 .net "in_b", 0 0, L_0x7fc4680c1cc0;  alias, 1 drivers
v0x7fc46804ebb0_0 .net "sum", 0 0, L_0x7fc4680c1760;  alias, 1 drivers
S_0x7fc46804ecb0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46804e520;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c1900 .functor XOR 1, L_0x7fc4680c1760, L_0x7fc4680c1120, C4<0>, C4<0>;
L_0x7fc4680c1a70 .functor AND 1, L_0x7fc4680c1760, L_0x7fc4680c1120, C4<1>, C4<1>;
v0x7fc46804eed0_0 .net "carry", 0 0, L_0x7fc4680c1a70;  alias, 1 drivers
v0x7fc46804ef70_0 .net "in_a", 0 0, L_0x7fc4680c1760;  alias, 1 drivers
v0x7fc46804f030_0 .net "in_b", 0 0, L_0x7fc4680c1120;  alias, 1 drivers
v0x7fc46804f0e0_0 .net "sum", 0 0, L_0x7fc4680c1900;  alias, 1 drivers
S_0x7fc46804f7a0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46804e260;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46804fa00_0 .net "a", 0 0, L_0x7fc4680c0850;  alias, 1 drivers
v0x7fc46804fab0_0 .net "b", 0 0, L_0x7fc4680c1440;  alias, 1 drivers
v0x7fc46804fb50_0 .net "c", 0 0, L_0x7fc4680c1900;  alias, 1 drivers
v0x7fc46804fc40_0 .var "out", 0 0;
v0x7fc46804fcd0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46804f9d0 .event edge, v0x7fc4676b7060_0, v0x7fc46804f0e0_0, v0x7fc46804fab0_0, v0x7fc46804fa00_0;
S_0x7fc468050880 .scope generate, "genblk1[30]" "genblk1[30]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46804e420 .param/l "p" 0 2 102, +C4<011110>;
S_0x7fc468050ab0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468050880;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c1600 .functor AND 1, L_0x7fc4680c11c0, L_0x7fc4680c1230, C4<1>, C4<1>;
L_0x7fc4680c11c0 .functor XOR 1, L_0x7fc4680c2b60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c1230 .functor XOR 1, L_0x7fc4680b4eb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c1300 .functor OR 1, L_0x7fc4680c22e0, L_0x7fc4680c2420, C4<0>, C4<0>;
L_0x7fc4680c22e0 .functor XOR 1, L_0x7fc4680c2b60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c2420 .functor XOR 1, L_0x7fc4680b4eb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c2980 .functor XOR 1, L_0x7fc4680c2b60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c2a70 .functor XOR 1, L_0x7fc4680b4eb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468052660_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680526f0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468052780_0 .net "Carry_in", 0 0, L_0x7fc4680b4fd0;  1 drivers
v0x7fc468052850_0 .net "Carry_out", 0 0, L_0x7fc4680c2910;  1 drivers
v0x7fc4680528e0_0 .net "Result", 0 0, v0x7fc468052490_0;  1 drivers
v0x7fc4680529b0_0 .net *"_s1", 0 0, L_0x7fc4680c11c0;  1 drivers
v0x7fc468052a40_0 .net *"_s3", 0 0, L_0x7fc4680c1230;  1 drivers
v0x7fc468052ad0_0 .net *"_s6", 0 0, L_0x7fc4680c22e0;  1 drivers
v0x7fc468052b70_0 .net *"_s8", 0 0, L_0x7fc4680c2420;  1 drivers
v0x7fc468052ca0_0 .net "a", 0 0, L_0x7fc4680c2b60;  1 drivers
v0x7fc468052d40_0 .net "b", 0 0, L_0x7fc4680b4eb0;  1 drivers
v0x7fc468052de0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468052e80_0 .net "w0", 0 0, L_0x7fc4680c1600;  1 drivers
v0x7fc468052f30_0 .net "w1", 0 0, L_0x7fc4680c1300;  1 drivers
v0x7fc468052fc0_0 .net "w2", 0 0, L_0x7fc4680c26b0;  1 drivers
S_0x7fc468050d70 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468050ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c2910 .functor OR 1, L_0x7fc4680c2600, L_0x7fc4680c2820, C4<0>, C4<0>;
v0x7fc468051a10_0 .net "c1", 0 0, L_0x7fc4680c2600;  1 drivers
v0x7fc468051ab0_0 .net "c2", 0 0, L_0x7fc4680c2820;  1 drivers
v0x7fc468051b60_0 .net "fcarry", 0 0, L_0x7fc4680c2910;  alias, 1 drivers
v0x7fc468051c10_0 .net "fsum", 0 0, L_0x7fc4680c26b0;  alias, 1 drivers
v0x7fc468051cc0_0 .net "in_a", 0 0, L_0x7fc4680c2980;  1 drivers
v0x7fc468051d90_0 .net "in_b", 0 0, L_0x7fc4680c2a70;  1 drivers
v0x7fc468051e40_0 .net "in_carry", 0 0, L_0x7fc4680b4fd0;  alias, 1 drivers
v0x7fc468051ef0_0 .net "s1", 0 0, L_0x7fc4680c2510;  1 drivers
S_0x7fc468050fe0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468050d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c2510 .functor XOR 1, L_0x7fc4680c2980, L_0x7fc4680c2a70, C4<0>, C4<0>;
L_0x7fc4680c2600 .functor AND 1, L_0x7fc4680c2980, L_0x7fc4680c2a70, C4<1>, C4<1>;
v0x7fc468051200_0 .net "carry", 0 0, L_0x7fc4680c2600;  alias, 1 drivers
v0x7fc4680512b0_0 .net "in_a", 0 0, L_0x7fc4680c2980;  alias, 1 drivers
v0x7fc468051350_0 .net "in_b", 0 0, L_0x7fc4680c2a70;  alias, 1 drivers
v0x7fc468051400_0 .net "sum", 0 0, L_0x7fc4680c2510;  alias, 1 drivers
S_0x7fc468051500 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468050d70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c26b0 .functor XOR 1, L_0x7fc4680c2510, L_0x7fc4680b4fd0, C4<0>, C4<0>;
L_0x7fc4680c2820 .functor AND 1, L_0x7fc4680c2510, L_0x7fc4680b4fd0, C4<1>, C4<1>;
v0x7fc468051720_0 .net "carry", 0 0, L_0x7fc4680c2820;  alias, 1 drivers
v0x7fc4680517c0_0 .net "in_a", 0 0, L_0x7fc4680c2510;  alias, 1 drivers
v0x7fc468051880_0 .net "in_b", 0 0, L_0x7fc4680b4fd0;  alias, 1 drivers
v0x7fc468051930_0 .net "sum", 0 0, L_0x7fc4680c26b0;  alias, 1 drivers
S_0x7fc468051ff0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468050ab0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468052250_0 .net "a", 0 0, L_0x7fc4680c1600;  alias, 1 drivers
v0x7fc468052300_0 .net "b", 0 0, L_0x7fc4680c1300;  alias, 1 drivers
v0x7fc4680523a0_0 .net "c", 0 0, L_0x7fc4680c26b0;  alias, 1 drivers
v0x7fc468052490_0 .var "out", 0 0;
v0x7fc468052520_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468052220 .event edge, v0x7fc4676b7060_0, v0x7fc468051930_0, v0x7fc468052300_0, v0x7fc468052250_0;
S_0x7fc4680530d0 .scope generate, "genblk1[31]" "genblk1[31]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468050c70 .param/l "p" 0 2 102, +C4<011111>;
S_0x7fc468053300 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680530d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c23b0 .functor AND 1, L_0x7fc4680b5210, L_0x7fc4680b5280, C4<1>, C4<1>;
L_0x7fc4680b5210 .functor XOR 1, L_0x7fc4680c3550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b5280 .functor XOR 1, L_0x7fc4680c3670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b5310 .functor OR 1, L_0x7fc4680c1ff0, L_0x7fc4680c2130, C4<0>, C4<0>;
L_0x7fc4680c1ff0 .functor XOR 1, L_0x7fc4680c3550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c2130 .functor XOR 1, L_0x7fc4680c3670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c3370 .functor XOR 1, L_0x7fc4680c3550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c3460 .functor XOR 1, L_0x7fc4680c3670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468054eb0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468054f40_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468054fd0_0 .net "Carry_in", 0 0, L_0x7fc4680c2c80;  1 drivers
v0x7fc4680550a0_0 .net "Carry_out", 0 0, L_0x7fc4680c3300;  1 drivers
v0x7fc468055130_0 .net "Result", 0 0, v0x7fc468054ce0_0;  1 drivers
v0x7fc468055200_0 .net *"_s1", 0 0, L_0x7fc4680b5210;  1 drivers
v0x7fc468055290_0 .net *"_s3", 0 0, L_0x7fc4680b5280;  1 drivers
v0x7fc468055320_0 .net *"_s6", 0 0, L_0x7fc4680c1ff0;  1 drivers
v0x7fc4680553c0_0 .net *"_s8", 0 0, L_0x7fc4680c2130;  1 drivers
v0x7fc4680554f0_0 .net "a", 0 0, L_0x7fc4680c3550;  1 drivers
v0x7fc468055590_0 .net "b", 0 0, L_0x7fc4680c3670;  1 drivers
v0x7fc468055630_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680556d0_0 .net "w0", 0 0, L_0x7fc4680c23b0;  1 drivers
v0x7fc468055780_0 .net "w1", 0 0, L_0x7fc4680b5310;  1 drivers
v0x7fc468055810_0 .net "w2", 0 0, L_0x7fc4680c30a0;  1 drivers
S_0x7fc4680535c0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468053300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c3300 .functor OR 1, L_0x7fc4680c2ff0, L_0x7fc4680c3210, C4<0>, C4<0>;
v0x7fc468054260_0 .net "c1", 0 0, L_0x7fc4680c2ff0;  1 drivers
v0x7fc468054300_0 .net "c2", 0 0, L_0x7fc4680c3210;  1 drivers
v0x7fc4680543b0_0 .net "fcarry", 0 0, L_0x7fc4680c3300;  alias, 1 drivers
v0x7fc468054460_0 .net "fsum", 0 0, L_0x7fc4680c30a0;  alias, 1 drivers
v0x7fc468054510_0 .net "in_a", 0 0, L_0x7fc4680c3370;  1 drivers
v0x7fc4680545e0_0 .net "in_b", 0 0, L_0x7fc4680c3460;  1 drivers
v0x7fc468054690_0 .net "in_carry", 0 0, L_0x7fc4680c2c80;  alias, 1 drivers
v0x7fc468054740_0 .net "s1", 0 0, L_0x7fc4680c2220;  1 drivers
S_0x7fc468053830 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680535c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c2220 .functor XOR 1, L_0x7fc4680c3370, L_0x7fc4680c3460, C4<0>, C4<0>;
L_0x7fc4680c2ff0 .functor AND 1, L_0x7fc4680c3370, L_0x7fc4680c3460, C4<1>, C4<1>;
v0x7fc468053a50_0 .net "carry", 0 0, L_0x7fc4680c2ff0;  alias, 1 drivers
v0x7fc468053b00_0 .net "in_a", 0 0, L_0x7fc4680c3370;  alias, 1 drivers
v0x7fc468053ba0_0 .net "in_b", 0 0, L_0x7fc4680c3460;  alias, 1 drivers
v0x7fc468053c50_0 .net "sum", 0 0, L_0x7fc4680c2220;  alias, 1 drivers
S_0x7fc468053d50 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680535c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c30a0 .functor XOR 1, L_0x7fc4680c2220, L_0x7fc4680c2c80, C4<0>, C4<0>;
L_0x7fc4680c3210 .functor AND 1, L_0x7fc4680c2220, L_0x7fc4680c2c80, C4<1>, C4<1>;
v0x7fc468053f70_0 .net "carry", 0 0, L_0x7fc4680c3210;  alias, 1 drivers
v0x7fc468054010_0 .net "in_a", 0 0, L_0x7fc4680c2220;  alias, 1 drivers
v0x7fc4680540d0_0 .net "in_b", 0 0, L_0x7fc4680c2c80;  alias, 1 drivers
v0x7fc468054180_0 .net "sum", 0 0, L_0x7fc4680c30a0;  alias, 1 drivers
S_0x7fc468054840 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468053300;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468054aa0_0 .net "a", 0 0, L_0x7fc4680c23b0;  alias, 1 drivers
v0x7fc468054b50_0 .net "b", 0 0, L_0x7fc4680b5310;  alias, 1 drivers
v0x7fc468054bf0_0 .net "c", 0 0, L_0x7fc4680c30a0;  alias, 1 drivers
v0x7fc468054ce0_0 .var "out", 0 0;
v0x7fc468054d70_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468054a70 .event edge, v0x7fc4676b7060_0, v0x7fc468054180_0, v0x7fc468054b50_0, v0x7fc468054aa0_0;
S_0x7fc468055920 .scope generate, "genblk1[32]" "genblk1[32]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680534c0 .param/l "p" 0 2 102, +C4<0100000>;
S_0x7fc468055ce0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468055920;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c20c0 .functor AND 1, L_0x7fc4680b6130, L_0x7fc4680b61a0, C4<1>, C4<1>;
L_0x7fc4680b6130 .functor XOR 1, L_0x7fc4680c40e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680b61a0 .functor XOR 1, L_0x7fc4680c3790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680b6250 .functor OR 1, L_0x7fc4680c2d40, L_0x7fc4680c2e80, C4<0>, C4<0>;
L_0x7fc4680c2d40 .functor XOR 1, L_0x7fc4680c40e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c2e80 .functor XOR 1, L_0x7fc4680c3790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c3f00 .functor XOR 1, L_0x7fc4680c40e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c3ff0 .functor XOR 1, L_0x7fc4680c3790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468057800_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46802f190_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46802f220_0 .net "Carry_in", 0 0, L_0x7fc4680c38b0;  1 drivers
v0x7fc46802f2f0_0 .net "Carry_out", 0 0, L_0x7fc4680c3e90;  1 drivers
v0x7fc46802f380_0 .net "Result", 0 0, v0x7fc468057630_0;  1 drivers
v0x7fc46802f450_0 .net *"_s1", 0 0, L_0x7fc4680b6130;  1 drivers
v0x7fc46802f4e0_0 .net *"_s3", 0 0, L_0x7fc4680b61a0;  1 drivers
v0x7fc468057890_0 .net *"_s6", 0 0, L_0x7fc4680c2d40;  1 drivers
v0x7fc468057920_0 .net *"_s8", 0 0, L_0x7fc4680c2e80;  1 drivers
v0x7fc468057a40_0 .net "a", 0 0, L_0x7fc4680c40e0;  1 drivers
v0x7fc468057ae0_0 .net "b", 0 0, L_0x7fc4680c3790;  1 drivers
v0x7fc468057b80_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468057c20_0 .net "w0", 0 0, L_0x7fc4680c20c0;  1 drivers
v0x7fc468057cd0_0 .net "w1", 0 0, L_0x7fc4680b6250;  1 drivers
v0x7fc468057d60_0 .net "w2", 0 0, L_0x7fc4680c3c30;  1 drivers
S_0x7fc468055f40 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468055ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c3e90 .functor OR 1, L_0x7fc4680c3b80, L_0x7fc4680c3da0, C4<0>, C4<0>;
v0x7fc468056bb0_0 .net "c1", 0 0, L_0x7fc4680c3b80;  1 drivers
v0x7fc468056c50_0 .net "c2", 0 0, L_0x7fc4680c3da0;  1 drivers
v0x7fc468056d00_0 .net "fcarry", 0 0, L_0x7fc4680c3e90;  alias, 1 drivers
v0x7fc468056db0_0 .net "fsum", 0 0, L_0x7fc4680c3c30;  alias, 1 drivers
v0x7fc468056e60_0 .net "in_a", 0 0, L_0x7fc4680c3f00;  1 drivers
v0x7fc468056f30_0 .net "in_b", 0 0, L_0x7fc4680c3ff0;  1 drivers
v0x7fc468056fe0_0 .net "in_carry", 0 0, L_0x7fc4680c38b0;  alias, 1 drivers
v0x7fc468057090_0 .net "s1", 0 0, L_0x7fc4680c3a90;  1 drivers
S_0x7fc4680561a0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468055f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c3a90 .functor XOR 1, L_0x7fc4680c3f00, L_0x7fc4680c3ff0, C4<0>, C4<0>;
L_0x7fc4680c3b80 .functor AND 1, L_0x7fc4680c3f00, L_0x7fc4680c3ff0, C4<1>, C4<1>;
v0x7fc4680563b0_0 .net "carry", 0 0, L_0x7fc4680c3b80;  alias, 1 drivers
v0x7fc468056450_0 .net "in_a", 0 0, L_0x7fc4680c3f00;  alias, 1 drivers
v0x7fc4680564f0_0 .net "in_b", 0 0, L_0x7fc4680c3ff0;  alias, 1 drivers
v0x7fc4680565a0_0 .net "sum", 0 0, L_0x7fc4680c3a90;  alias, 1 drivers
S_0x7fc4680566a0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468055f40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c3c30 .functor XOR 1, L_0x7fc4680c3a90, L_0x7fc4680c38b0, C4<0>, C4<0>;
L_0x7fc4680c3da0 .functor AND 1, L_0x7fc4680c3a90, L_0x7fc4680c38b0, C4<1>, C4<1>;
v0x7fc4680568c0_0 .net "carry", 0 0, L_0x7fc4680c3da0;  alias, 1 drivers
v0x7fc468056960_0 .net "in_a", 0 0, L_0x7fc4680c3a90;  alias, 1 drivers
v0x7fc468056a20_0 .net "in_b", 0 0, L_0x7fc4680c38b0;  alias, 1 drivers
v0x7fc468056ad0_0 .net "sum", 0 0, L_0x7fc4680c3c30;  alias, 1 drivers
S_0x7fc468057190 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468055ce0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680573f0_0 .net "a", 0 0, L_0x7fc4680c20c0;  alias, 1 drivers
v0x7fc4680574a0_0 .net "b", 0 0, L_0x7fc4680b6250;  alias, 1 drivers
v0x7fc468057540_0 .net "c", 0 0, L_0x7fc4680c3c30;  alias, 1 drivers
v0x7fc468057630_0 .var "out", 0 0;
v0x7fc4680576c0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680573c0 .event edge, v0x7fc4676b7060_0, v0x7fc468056ad0_0, v0x7fc4680574a0_0, v0x7fc4680573f0_0;
S_0x7fc468057e70 .scope generate, "genblk1[33]" "genblk1[33]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468055e40 .param/l "p" 0 2 102, +C4<0100001>;
S_0x7fc4680580a0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468057e70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c2e10 .functor AND 1, L_0x7fc4680c3950, L_0x7fc4680c39c0, C4<1>, C4<1>;
L_0x7fc4680c3950 .functor XOR 1, L_0x7fc4680c4e90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c39c0 .functor XOR 1, L_0x7fc4680c4fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c4520 .functor OR 1, L_0x7fc4680c4610, L_0x7fc4680c4750, C4<0>, C4<0>;
L_0x7fc4680c4610 .functor XOR 1, L_0x7fc4680c4e90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c4750 .functor XOR 1, L_0x7fc4680c4fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c4cb0 .functor XOR 1, L_0x7fc4680c4e90, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c4da0 .functor XOR 1, L_0x7fc4680c4fb0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468059c50_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468059ce0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468059d70_0 .net "Carry_in", 0 0, L_0x7fc4680c4200;  1 drivers
v0x7fc468059e40_0 .net "Carry_out", 0 0, L_0x7fc4680c4c40;  1 drivers
v0x7fc468059ed0_0 .net "Result", 0 0, v0x7fc468059a80_0;  1 drivers
v0x7fc468059fa0_0 .net *"_s1", 0 0, L_0x7fc4680c3950;  1 drivers
v0x7fc46805a030_0 .net *"_s3", 0 0, L_0x7fc4680c39c0;  1 drivers
v0x7fc46805a0c0_0 .net *"_s6", 0 0, L_0x7fc4680c4610;  1 drivers
v0x7fc46805a160_0 .net *"_s8", 0 0, L_0x7fc4680c4750;  1 drivers
v0x7fc46805a290_0 .net "a", 0 0, L_0x7fc4680c4e90;  1 drivers
v0x7fc46805a330_0 .net "b", 0 0, L_0x7fc4680c4fb0;  1 drivers
v0x7fc46805a3d0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46805a470_0 .net "w0", 0 0, L_0x7fc4680c2e10;  1 drivers
v0x7fc46805a520_0 .net "w1", 0 0, L_0x7fc4680c4520;  1 drivers
v0x7fc46805a5b0_0 .net "w2", 0 0, L_0x7fc4680c49e0;  1 drivers
S_0x7fc468058360 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680580a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c4c40 .functor OR 1, L_0x7fc4680c4930, L_0x7fc4680c4b50, C4<0>, C4<0>;
v0x7fc468059000_0 .net "c1", 0 0, L_0x7fc4680c4930;  1 drivers
v0x7fc4680590a0_0 .net "c2", 0 0, L_0x7fc4680c4b50;  1 drivers
v0x7fc468059150_0 .net "fcarry", 0 0, L_0x7fc4680c4c40;  alias, 1 drivers
v0x7fc468059200_0 .net "fsum", 0 0, L_0x7fc4680c49e0;  alias, 1 drivers
v0x7fc4680592b0_0 .net "in_a", 0 0, L_0x7fc4680c4cb0;  1 drivers
v0x7fc468059380_0 .net "in_b", 0 0, L_0x7fc4680c4da0;  1 drivers
v0x7fc468059430_0 .net "in_carry", 0 0, L_0x7fc4680c4200;  alias, 1 drivers
v0x7fc4680594e0_0 .net "s1", 0 0, L_0x7fc4680c4840;  1 drivers
S_0x7fc4680585d0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468058360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c4840 .functor XOR 1, L_0x7fc4680c4cb0, L_0x7fc4680c4da0, C4<0>, C4<0>;
L_0x7fc4680c4930 .functor AND 1, L_0x7fc4680c4cb0, L_0x7fc4680c4da0, C4<1>, C4<1>;
v0x7fc4680587f0_0 .net "carry", 0 0, L_0x7fc4680c4930;  alias, 1 drivers
v0x7fc4680588a0_0 .net "in_a", 0 0, L_0x7fc4680c4cb0;  alias, 1 drivers
v0x7fc468058940_0 .net "in_b", 0 0, L_0x7fc4680c4da0;  alias, 1 drivers
v0x7fc4680589f0_0 .net "sum", 0 0, L_0x7fc4680c4840;  alias, 1 drivers
S_0x7fc468058af0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468058360;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c49e0 .functor XOR 1, L_0x7fc4680c4840, L_0x7fc4680c4200, C4<0>, C4<0>;
L_0x7fc4680c4b50 .functor AND 1, L_0x7fc4680c4840, L_0x7fc4680c4200, C4<1>, C4<1>;
v0x7fc468058d10_0 .net "carry", 0 0, L_0x7fc4680c4b50;  alias, 1 drivers
v0x7fc468058db0_0 .net "in_a", 0 0, L_0x7fc4680c4840;  alias, 1 drivers
v0x7fc468058e70_0 .net "in_b", 0 0, L_0x7fc4680c4200;  alias, 1 drivers
v0x7fc468058f20_0 .net "sum", 0 0, L_0x7fc4680c49e0;  alias, 1 drivers
S_0x7fc4680595e0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680580a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468059840_0 .net "a", 0 0, L_0x7fc4680c2e10;  alias, 1 drivers
v0x7fc4680598f0_0 .net "b", 0 0, L_0x7fc4680c4520;  alias, 1 drivers
v0x7fc468059990_0 .net "c", 0 0, L_0x7fc4680c49e0;  alias, 1 drivers
v0x7fc468059a80_0 .var "out", 0 0;
v0x7fc468059b10_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468059810 .event edge, v0x7fc4676b7060_0, v0x7fc468058f20_0, v0x7fc4680598f0_0, v0x7fc468059840_0;
S_0x7fc46805a6c0 .scope generate, "genblk1[34]" "genblk1[34]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468058260 .param/l "p" 0 2 102, +C4<0100010>;
S_0x7fc46805a8f0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46805a6c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c46e0 .functor AND 1, L_0x7fc4680c42a0, L_0x7fc4680c4310, C4<1>, C4<1>;
L_0x7fc4680c42a0 .functor XOR 1, L_0x7fc4680c5c30, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c4310 .functor XOR 1, L_0x7fc4680c50d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c43e0 .functor OR 1, L_0x7fc4680c5400, L_0x7fc4680c54f0, C4<0>, C4<0>;
L_0x7fc4680c5400 .functor XOR 1, L_0x7fc4680c5c30, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c54f0 .functor XOR 1, L_0x7fc4680c50d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c5a50 .functor XOR 1, L_0x7fc4680c5c30, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c5b40 .functor XOR 1, L_0x7fc4680c50d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46805c4a0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46805c530_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46805c5c0_0 .net "Carry_in", 0 0, L_0x7fc4680c51f0;  1 drivers
v0x7fc46805c690_0 .net "Carry_out", 0 0, L_0x7fc4680c59e0;  1 drivers
v0x7fc46805c720_0 .net "Result", 0 0, v0x7fc46805c2d0_0;  1 drivers
v0x7fc46805c7f0_0 .net *"_s1", 0 0, L_0x7fc4680c42a0;  1 drivers
v0x7fc46805c880_0 .net *"_s3", 0 0, L_0x7fc4680c4310;  1 drivers
v0x7fc46805c910_0 .net *"_s6", 0 0, L_0x7fc4680c5400;  1 drivers
v0x7fc46805c9b0_0 .net *"_s8", 0 0, L_0x7fc4680c54f0;  1 drivers
v0x7fc46805cae0_0 .net "a", 0 0, L_0x7fc4680c5c30;  1 drivers
v0x7fc46805cb80_0 .net "b", 0 0, L_0x7fc4680c50d0;  1 drivers
v0x7fc46805cc20_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46805ccc0_0 .net "w0", 0 0, L_0x7fc4680c46e0;  1 drivers
v0x7fc46805cd70_0 .net "w1", 0 0, L_0x7fc4680c43e0;  1 drivers
v0x7fc46805ce00_0 .net "w2", 0 0, L_0x7fc4680c5780;  1 drivers
S_0x7fc46805abb0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46805a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c59e0 .functor OR 1, L_0x7fc4680c56d0, L_0x7fc4680c58f0, C4<0>, C4<0>;
v0x7fc46805b850_0 .net "c1", 0 0, L_0x7fc4680c56d0;  1 drivers
v0x7fc46805b8f0_0 .net "c2", 0 0, L_0x7fc4680c58f0;  1 drivers
v0x7fc46805b9a0_0 .net "fcarry", 0 0, L_0x7fc4680c59e0;  alias, 1 drivers
v0x7fc46805ba50_0 .net "fsum", 0 0, L_0x7fc4680c5780;  alias, 1 drivers
v0x7fc46805bb00_0 .net "in_a", 0 0, L_0x7fc4680c5a50;  1 drivers
v0x7fc46805bbd0_0 .net "in_b", 0 0, L_0x7fc4680c5b40;  1 drivers
v0x7fc46805bc80_0 .net "in_carry", 0 0, L_0x7fc4680c51f0;  alias, 1 drivers
v0x7fc46805bd30_0 .net "s1", 0 0, L_0x7fc4680c55e0;  1 drivers
S_0x7fc46805ae20 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46805abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c55e0 .functor XOR 1, L_0x7fc4680c5a50, L_0x7fc4680c5b40, C4<0>, C4<0>;
L_0x7fc4680c56d0 .functor AND 1, L_0x7fc4680c5a50, L_0x7fc4680c5b40, C4<1>, C4<1>;
v0x7fc46805b040_0 .net "carry", 0 0, L_0x7fc4680c56d0;  alias, 1 drivers
v0x7fc46805b0f0_0 .net "in_a", 0 0, L_0x7fc4680c5a50;  alias, 1 drivers
v0x7fc46805b190_0 .net "in_b", 0 0, L_0x7fc4680c5b40;  alias, 1 drivers
v0x7fc46805b240_0 .net "sum", 0 0, L_0x7fc4680c55e0;  alias, 1 drivers
S_0x7fc46805b340 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46805abb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c5780 .functor XOR 1, L_0x7fc4680c55e0, L_0x7fc4680c51f0, C4<0>, C4<0>;
L_0x7fc4680c58f0 .functor AND 1, L_0x7fc4680c55e0, L_0x7fc4680c51f0, C4<1>, C4<1>;
v0x7fc46805b560_0 .net "carry", 0 0, L_0x7fc4680c58f0;  alias, 1 drivers
v0x7fc46805b600_0 .net "in_a", 0 0, L_0x7fc4680c55e0;  alias, 1 drivers
v0x7fc46805b6c0_0 .net "in_b", 0 0, L_0x7fc4680c51f0;  alias, 1 drivers
v0x7fc46805b770_0 .net "sum", 0 0, L_0x7fc4680c5780;  alias, 1 drivers
S_0x7fc46805be30 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46805a8f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46805c090_0 .net "a", 0 0, L_0x7fc4680c46e0;  alias, 1 drivers
v0x7fc46805c140_0 .net "b", 0 0, L_0x7fc4680c43e0;  alias, 1 drivers
v0x7fc46805c1e0_0 .net "c", 0 0, L_0x7fc4680c5780;  alias, 1 drivers
v0x7fc46805c2d0_0 .var "out", 0 0;
v0x7fc46805c360_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46805c060 .event edge, v0x7fc4676b7060_0, v0x7fc46805b770_0, v0x7fc46805c140_0, v0x7fc46805c090_0;
S_0x7fc46805cf10 .scope generate, "genblk1[35]" "genblk1[35]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46805aab0 .param/l "p" 0 2 102, +C4<0100011>;
S_0x7fc46805d140 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46805cf10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c5290 .functor AND 1, L_0x7fc4680c5300, L_0x7fc4680c5370, C4<1>, C4<1>;
L_0x7fc4680c5300 .functor XOR 1, L_0x7fc4680c69f0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c5370 .functor XOR 1, L_0x7fc4680c6b10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c60a0 .functor OR 1, L_0x7fc4680c6170, L_0x7fc4680c62b0, C4<0>, C4<0>;
L_0x7fc4680c6170 .functor XOR 1, L_0x7fc4680c69f0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c62b0 .functor XOR 1, L_0x7fc4680c6b10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c6810 .functor XOR 1, L_0x7fc4680c69f0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c6900 .functor XOR 1, L_0x7fc4680c6b10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46805ecf0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46805ed80_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46805ee10_0 .net "Carry_in", 0 0, L_0x7fc4680c5d50;  1 drivers
v0x7fc46805eee0_0 .net "Carry_out", 0 0, L_0x7fc4680c67a0;  1 drivers
v0x7fc46805ef70_0 .net "Result", 0 0, v0x7fc46805eb20_0;  1 drivers
v0x7fc46805f040_0 .net *"_s1", 0 0, L_0x7fc4680c5300;  1 drivers
v0x7fc46805f0d0_0 .net *"_s3", 0 0, L_0x7fc4680c5370;  1 drivers
v0x7fc46805f160_0 .net *"_s6", 0 0, L_0x7fc4680c6170;  1 drivers
v0x7fc46805f200_0 .net *"_s8", 0 0, L_0x7fc4680c62b0;  1 drivers
v0x7fc46805f330_0 .net "a", 0 0, L_0x7fc4680c69f0;  1 drivers
v0x7fc46805f3d0_0 .net "b", 0 0, L_0x7fc4680c6b10;  1 drivers
v0x7fc46805f470_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46805f510_0 .net "w0", 0 0, L_0x7fc4680c5290;  1 drivers
v0x7fc46805f5c0_0 .net "w1", 0 0, L_0x7fc4680c60a0;  1 drivers
v0x7fc46805f650_0 .net "w2", 0 0, L_0x7fc4680c6540;  1 drivers
S_0x7fc46805d400 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46805d140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c67a0 .functor OR 1, L_0x7fc4680c6490, L_0x7fc4680c66b0, C4<0>, C4<0>;
v0x7fc46805e0a0_0 .net "c1", 0 0, L_0x7fc4680c6490;  1 drivers
v0x7fc46805e140_0 .net "c2", 0 0, L_0x7fc4680c66b0;  1 drivers
v0x7fc46805e1f0_0 .net "fcarry", 0 0, L_0x7fc4680c67a0;  alias, 1 drivers
v0x7fc46805e2a0_0 .net "fsum", 0 0, L_0x7fc4680c6540;  alias, 1 drivers
v0x7fc46805e350_0 .net "in_a", 0 0, L_0x7fc4680c6810;  1 drivers
v0x7fc46805e420_0 .net "in_b", 0 0, L_0x7fc4680c6900;  1 drivers
v0x7fc46805e4d0_0 .net "in_carry", 0 0, L_0x7fc4680c5d50;  alias, 1 drivers
v0x7fc46805e580_0 .net "s1", 0 0, L_0x7fc4680c63a0;  1 drivers
S_0x7fc46805d670 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46805d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c63a0 .functor XOR 1, L_0x7fc4680c6810, L_0x7fc4680c6900, C4<0>, C4<0>;
L_0x7fc4680c6490 .functor AND 1, L_0x7fc4680c6810, L_0x7fc4680c6900, C4<1>, C4<1>;
v0x7fc46805d890_0 .net "carry", 0 0, L_0x7fc4680c6490;  alias, 1 drivers
v0x7fc46805d940_0 .net "in_a", 0 0, L_0x7fc4680c6810;  alias, 1 drivers
v0x7fc46805d9e0_0 .net "in_b", 0 0, L_0x7fc4680c6900;  alias, 1 drivers
v0x7fc46805da90_0 .net "sum", 0 0, L_0x7fc4680c63a0;  alias, 1 drivers
S_0x7fc46805db90 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46805d400;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c6540 .functor XOR 1, L_0x7fc4680c63a0, L_0x7fc4680c5d50, C4<0>, C4<0>;
L_0x7fc4680c66b0 .functor AND 1, L_0x7fc4680c63a0, L_0x7fc4680c5d50, C4<1>, C4<1>;
v0x7fc46805ddb0_0 .net "carry", 0 0, L_0x7fc4680c66b0;  alias, 1 drivers
v0x7fc46805de50_0 .net "in_a", 0 0, L_0x7fc4680c63a0;  alias, 1 drivers
v0x7fc46805df10_0 .net "in_b", 0 0, L_0x7fc4680c5d50;  alias, 1 drivers
v0x7fc46805dfc0_0 .net "sum", 0 0, L_0x7fc4680c6540;  alias, 1 drivers
S_0x7fc46805e680 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46805d140;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46805e8e0_0 .net "a", 0 0, L_0x7fc4680c5290;  alias, 1 drivers
v0x7fc46805e990_0 .net "b", 0 0, L_0x7fc4680c60a0;  alias, 1 drivers
v0x7fc46805ea30_0 .net "c", 0 0, L_0x7fc4680c6540;  alias, 1 drivers
v0x7fc46805eb20_0 .var "out", 0 0;
v0x7fc46805ebb0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46805e8b0 .event edge, v0x7fc4676b7060_0, v0x7fc46805dfc0_0, v0x7fc46805e990_0, v0x7fc46805e8e0_0;
S_0x7fc46805f760 .scope generate, "genblk1[36]" "genblk1[36]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46805d300 .param/l "p" 0 2 102, +C4<0100100>;
S_0x7fc46805f990 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46805f760;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c6240 .functor AND 1, L_0x7fc4680c5df0, L_0x7fc4680c5e60, C4<1>, C4<1>;
L_0x7fc4680c5df0 .functor XOR 1, L_0x7fc4680c77a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c5e60 .functor XOR 1, L_0x7fc4680c6c30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c5f30 .functor OR 1, L_0x7fc4680c6020, L_0x7fc4680c7060, C4<0>, C4<0>;
L_0x7fc4680c6020 .functor XOR 1, L_0x7fc4680c77a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c7060 .functor XOR 1, L_0x7fc4680c6c30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c75c0 .functor XOR 1, L_0x7fc4680c77a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c76b0 .functor XOR 1, L_0x7fc4680c6c30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468061540_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680615d0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468061660_0 .net "Carry_in", 0 0, L_0x7fc4680c6d50;  1 drivers
v0x7fc468061730_0 .net "Carry_out", 0 0, L_0x7fc4680c7550;  1 drivers
v0x7fc4680617c0_0 .net "Result", 0 0, v0x7fc468061370_0;  1 drivers
v0x7fc468061890_0 .net *"_s1", 0 0, L_0x7fc4680c5df0;  1 drivers
v0x7fc468061920_0 .net *"_s3", 0 0, L_0x7fc4680c5e60;  1 drivers
v0x7fc4680619b0_0 .net *"_s6", 0 0, L_0x7fc4680c6020;  1 drivers
v0x7fc468061a50_0 .net *"_s8", 0 0, L_0x7fc4680c7060;  1 drivers
v0x7fc468061b80_0 .net "a", 0 0, L_0x7fc4680c77a0;  1 drivers
v0x7fc468061c20_0 .net "b", 0 0, L_0x7fc4680c6c30;  1 drivers
v0x7fc468061cc0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468061d60_0 .net "w0", 0 0, L_0x7fc4680c6240;  1 drivers
v0x7fc468061e10_0 .net "w1", 0 0, L_0x7fc4680c5f30;  1 drivers
v0x7fc468061ea0_0 .net "w2", 0 0, L_0x7fc4680c72f0;  1 drivers
S_0x7fc46805fc50 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46805f990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c7550 .functor OR 1, L_0x7fc4680c7240, L_0x7fc4680c7460, C4<0>, C4<0>;
v0x7fc4680608f0_0 .net "c1", 0 0, L_0x7fc4680c7240;  1 drivers
v0x7fc468060990_0 .net "c2", 0 0, L_0x7fc4680c7460;  1 drivers
v0x7fc468060a40_0 .net "fcarry", 0 0, L_0x7fc4680c7550;  alias, 1 drivers
v0x7fc468060af0_0 .net "fsum", 0 0, L_0x7fc4680c72f0;  alias, 1 drivers
v0x7fc468060ba0_0 .net "in_a", 0 0, L_0x7fc4680c75c0;  1 drivers
v0x7fc468060c70_0 .net "in_b", 0 0, L_0x7fc4680c76b0;  1 drivers
v0x7fc468060d20_0 .net "in_carry", 0 0, L_0x7fc4680c6d50;  alias, 1 drivers
v0x7fc468060dd0_0 .net "s1", 0 0, L_0x7fc4680c7150;  1 drivers
S_0x7fc46805fec0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46805fc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c7150 .functor XOR 1, L_0x7fc4680c75c0, L_0x7fc4680c76b0, C4<0>, C4<0>;
L_0x7fc4680c7240 .functor AND 1, L_0x7fc4680c75c0, L_0x7fc4680c76b0, C4<1>, C4<1>;
v0x7fc4680600e0_0 .net "carry", 0 0, L_0x7fc4680c7240;  alias, 1 drivers
v0x7fc468060190_0 .net "in_a", 0 0, L_0x7fc4680c75c0;  alias, 1 drivers
v0x7fc468060230_0 .net "in_b", 0 0, L_0x7fc4680c76b0;  alias, 1 drivers
v0x7fc4680602e0_0 .net "sum", 0 0, L_0x7fc4680c7150;  alias, 1 drivers
S_0x7fc4680603e0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46805fc50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c72f0 .functor XOR 1, L_0x7fc4680c7150, L_0x7fc4680c6d50, C4<0>, C4<0>;
L_0x7fc4680c7460 .functor AND 1, L_0x7fc4680c7150, L_0x7fc4680c6d50, C4<1>, C4<1>;
v0x7fc468060600_0 .net "carry", 0 0, L_0x7fc4680c7460;  alias, 1 drivers
v0x7fc4680606a0_0 .net "in_a", 0 0, L_0x7fc4680c7150;  alias, 1 drivers
v0x7fc468060760_0 .net "in_b", 0 0, L_0x7fc4680c6d50;  alias, 1 drivers
v0x7fc468060810_0 .net "sum", 0 0, L_0x7fc4680c72f0;  alias, 1 drivers
S_0x7fc468060ed0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46805f990;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468061130_0 .net "a", 0 0, L_0x7fc4680c6240;  alias, 1 drivers
v0x7fc4680611e0_0 .net "b", 0 0, L_0x7fc4680c5f30;  alias, 1 drivers
v0x7fc468061280_0 .net "c", 0 0, L_0x7fc4680c72f0;  alias, 1 drivers
v0x7fc468061370_0 .var "out", 0 0;
v0x7fc468061400_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468061100 .event edge, v0x7fc4676b7060_0, v0x7fc468060810_0, v0x7fc4680611e0_0, v0x7fc468061130_0;
S_0x7fc468061fb0 .scope generate, "genblk1[37]" "genblk1[37]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46805fb50 .param/l "p" 0 2 102, +C4<0100101>;
S_0x7fc4680621e0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468061fb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c6ff0 .functor AND 1, L_0x7fc4680c6df0, L_0x7fc4680c6e60, C4<1>, C4<1>;
L_0x7fc4680c6df0 .functor XOR 1, L_0x7fc4680c8550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c6e60 .functor XOR 1, L_0x7fc4680c8670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c7c40 .functor OR 1, L_0x7fc4680c7cd0, L_0x7fc4680c7e10, C4<0>, C4<0>;
L_0x7fc4680c7cd0 .functor XOR 1, L_0x7fc4680c8550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c7e10 .functor XOR 1, L_0x7fc4680c8670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c8370 .functor XOR 1, L_0x7fc4680c8550, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c8460 .functor XOR 1, L_0x7fc4680c8670, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468063d90_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468063e20_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468063eb0_0 .net "Carry_in", 0 0, L_0x7fc4680c78c0;  1 drivers
v0x7fc468063f80_0 .net "Carry_out", 0 0, L_0x7fc4680c8300;  1 drivers
v0x7fc468064010_0 .net "Result", 0 0, v0x7fc468063bc0_0;  1 drivers
v0x7fc4680640e0_0 .net *"_s1", 0 0, L_0x7fc4680c6df0;  1 drivers
v0x7fc468064170_0 .net *"_s3", 0 0, L_0x7fc4680c6e60;  1 drivers
v0x7fc468064200_0 .net *"_s6", 0 0, L_0x7fc4680c7cd0;  1 drivers
v0x7fc4680642a0_0 .net *"_s8", 0 0, L_0x7fc4680c7e10;  1 drivers
v0x7fc4680643d0_0 .net "a", 0 0, L_0x7fc4680c8550;  1 drivers
v0x7fc468064470_0 .net "b", 0 0, L_0x7fc4680c8670;  1 drivers
v0x7fc468064510_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680645b0_0 .net "w0", 0 0, L_0x7fc4680c6ff0;  1 drivers
v0x7fc468064660_0 .net "w1", 0 0, L_0x7fc4680c7c40;  1 drivers
v0x7fc4680646f0_0 .net "w2", 0 0, L_0x7fc4680c80a0;  1 drivers
S_0x7fc4680624a0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680621e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c8300 .functor OR 1, L_0x7fc4680c7ff0, L_0x7fc4680c8210, C4<0>, C4<0>;
v0x7fc468063140_0 .net "c1", 0 0, L_0x7fc4680c7ff0;  1 drivers
v0x7fc4680631e0_0 .net "c2", 0 0, L_0x7fc4680c8210;  1 drivers
v0x7fc468063290_0 .net "fcarry", 0 0, L_0x7fc4680c8300;  alias, 1 drivers
v0x7fc468063340_0 .net "fsum", 0 0, L_0x7fc4680c80a0;  alias, 1 drivers
v0x7fc4680633f0_0 .net "in_a", 0 0, L_0x7fc4680c8370;  1 drivers
v0x7fc4680634c0_0 .net "in_b", 0 0, L_0x7fc4680c8460;  1 drivers
v0x7fc468063570_0 .net "in_carry", 0 0, L_0x7fc4680c78c0;  alias, 1 drivers
v0x7fc468063620_0 .net "s1", 0 0, L_0x7fc4680c7f00;  1 drivers
S_0x7fc468062710 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680624a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c7f00 .functor XOR 1, L_0x7fc4680c8370, L_0x7fc4680c8460, C4<0>, C4<0>;
L_0x7fc4680c7ff0 .functor AND 1, L_0x7fc4680c8370, L_0x7fc4680c8460, C4<1>, C4<1>;
v0x7fc468062930_0 .net "carry", 0 0, L_0x7fc4680c7ff0;  alias, 1 drivers
v0x7fc4680629e0_0 .net "in_a", 0 0, L_0x7fc4680c8370;  alias, 1 drivers
v0x7fc468062a80_0 .net "in_b", 0 0, L_0x7fc4680c8460;  alias, 1 drivers
v0x7fc468062b30_0 .net "sum", 0 0, L_0x7fc4680c7f00;  alias, 1 drivers
S_0x7fc468062c30 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680624a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c80a0 .functor XOR 1, L_0x7fc4680c7f00, L_0x7fc4680c78c0, C4<0>, C4<0>;
L_0x7fc4680c8210 .functor AND 1, L_0x7fc4680c7f00, L_0x7fc4680c78c0, C4<1>, C4<1>;
v0x7fc468062e50_0 .net "carry", 0 0, L_0x7fc4680c8210;  alias, 1 drivers
v0x7fc468062ef0_0 .net "in_a", 0 0, L_0x7fc4680c7f00;  alias, 1 drivers
v0x7fc468062fb0_0 .net "in_b", 0 0, L_0x7fc4680c78c0;  alias, 1 drivers
v0x7fc468063060_0 .net "sum", 0 0, L_0x7fc4680c80a0;  alias, 1 drivers
S_0x7fc468063720 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680621e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468063980_0 .net "a", 0 0, L_0x7fc4680c6ff0;  alias, 1 drivers
v0x7fc468063a30_0 .net "b", 0 0, L_0x7fc4680c7c40;  alias, 1 drivers
v0x7fc468063ad0_0 .net "c", 0 0, L_0x7fc4680c80a0;  alias, 1 drivers
v0x7fc468063bc0_0 .var "out", 0 0;
v0x7fc468063c50_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468063950 .event edge, v0x7fc4676b7060_0, v0x7fc468063060_0, v0x7fc468063a30_0, v0x7fc468063980_0;
S_0x7fc468064800 .scope generate, "genblk1[38]" "genblk1[38]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680623a0 .param/l "p" 0 2 102, +C4<0100110>;
S_0x7fc468064a30 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468064800;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c7da0 .functor AND 1, L_0x7fc4680c7960, L_0x7fc4680c79d0, C4<1>, C4<1>;
L_0x7fc4680c7960 .functor XOR 1, L_0x7fc4680c9310, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c79d0 .functor XOR 1, L_0x7fc4680c8790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c7aa0 .functor OR 1, L_0x7fc4680c7b90, L_0x7fc4680c8bd0, C4<0>, C4<0>;
L_0x7fc4680c7b90 .functor XOR 1, L_0x7fc4680c9310, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c8bd0 .functor XOR 1, L_0x7fc4680c8790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c9130 .functor XOR 1, L_0x7fc4680c9310, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c9220 .functor XOR 1, L_0x7fc4680c8790, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680665e0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468066670_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468066700_0 .net "Carry_in", 0 0, L_0x7fc4680c88b0;  1 drivers
v0x7fc4680667d0_0 .net "Carry_out", 0 0, L_0x7fc4680c90c0;  1 drivers
v0x7fc468066860_0 .net "Result", 0 0, v0x7fc468066410_0;  1 drivers
v0x7fc468066930_0 .net *"_s1", 0 0, L_0x7fc4680c7960;  1 drivers
v0x7fc4680669c0_0 .net *"_s3", 0 0, L_0x7fc4680c79d0;  1 drivers
v0x7fc468066a50_0 .net *"_s6", 0 0, L_0x7fc4680c7b90;  1 drivers
v0x7fc468066af0_0 .net *"_s8", 0 0, L_0x7fc4680c8bd0;  1 drivers
v0x7fc468066c20_0 .net "a", 0 0, L_0x7fc4680c9310;  1 drivers
v0x7fc468066cc0_0 .net "b", 0 0, L_0x7fc4680c8790;  1 drivers
v0x7fc468066d60_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468066e00_0 .net "w0", 0 0, L_0x7fc4680c7da0;  1 drivers
v0x7fc468066eb0_0 .net "w1", 0 0, L_0x7fc4680c7aa0;  1 drivers
v0x7fc468066f40_0 .net "w2", 0 0, L_0x7fc4680c8e60;  1 drivers
S_0x7fc468064cf0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468064a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c90c0 .functor OR 1, L_0x7fc4680c8db0, L_0x7fc4680c8fd0, C4<0>, C4<0>;
v0x7fc468065990_0 .net "c1", 0 0, L_0x7fc4680c8db0;  1 drivers
v0x7fc468065a30_0 .net "c2", 0 0, L_0x7fc4680c8fd0;  1 drivers
v0x7fc468065ae0_0 .net "fcarry", 0 0, L_0x7fc4680c90c0;  alias, 1 drivers
v0x7fc468065b90_0 .net "fsum", 0 0, L_0x7fc4680c8e60;  alias, 1 drivers
v0x7fc468065c40_0 .net "in_a", 0 0, L_0x7fc4680c9130;  1 drivers
v0x7fc468065d10_0 .net "in_b", 0 0, L_0x7fc4680c9220;  1 drivers
v0x7fc468065dc0_0 .net "in_carry", 0 0, L_0x7fc4680c88b0;  alias, 1 drivers
v0x7fc468065e70_0 .net "s1", 0 0, L_0x7fc4680c8cc0;  1 drivers
S_0x7fc468064f60 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468064cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c8cc0 .functor XOR 1, L_0x7fc4680c9130, L_0x7fc4680c9220, C4<0>, C4<0>;
L_0x7fc4680c8db0 .functor AND 1, L_0x7fc4680c9130, L_0x7fc4680c9220, C4<1>, C4<1>;
v0x7fc468065180_0 .net "carry", 0 0, L_0x7fc4680c8db0;  alias, 1 drivers
v0x7fc468065230_0 .net "in_a", 0 0, L_0x7fc4680c9130;  alias, 1 drivers
v0x7fc4680652d0_0 .net "in_b", 0 0, L_0x7fc4680c9220;  alias, 1 drivers
v0x7fc468065380_0 .net "sum", 0 0, L_0x7fc4680c8cc0;  alias, 1 drivers
S_0x7fc468065480 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468064cf0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c8e60 .functor XOR 1, L_0x7fc4680c8cc0, L_0x7fc4680c88b0, C4<0>, C4<0>;
L_0x7fc4680c8fd0 .functor AND 1, L_0x7fc4680c8cc0, L_0x7fc4680c88b0, C4<1>, C4<1>;
v0x7fc4680656a0_0 .net "carry", 0 0, L_0x7fc4680c8fd0;  alias, 1 drivers
v0x7fc468065740_0 .net "in_a", 0 0, L_0x7fc4680c8cc0;  alias, 1 drivers
v0x7fc468065800_0 .net "in_b", 0 0, L_0x7fc4680c88b0;  alias, 1 drivers
v0x7fc4680658b0_0 .net "sum", 0 0, L_0x7fc4680c8e60;  alias, 1 drivers
S_0x7fc468065f70 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468064a30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680661d0_0 .net "a", 0 0, L_0x7fc4680c7da0;  alias, 1 drivers
v0x7fc468066280_0 .net "b", 0 0, L_0x7fc4680c7aa0;  alias, 1 drivers
v0x7fc468066320_0 .net "c", 0 0, L_0x7fc4680c8e60;  alias, 1 drivers
v0x7fc468066410_0 .var "out", 0 0;
v0x7fc4680664a0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680661a0 .event edge, v0x7fc4676b7060_0, v0x7fc4680658b0_0, v0x7fc468066280_0, v0x7fc4680661d0_0;
S_0x7fc468067050 .scope generate, "genblk1[39]" "genblk1[39]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468064bf0 .param/l "p" 0 2 102, +C4<0100111>;
S_0x7fc468067280 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468067050;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c8b60 .functor AND 1, L_0x7fc4680c8950, L_0x7fc4680c89c0, C4<1>, C4<1>;
L_0x7fc4680c8950 .functor XOR 1, L_0x7fc4680ca0a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c89c0 .functor XOR 1, L_0x7fc4680ca1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c8a70 .functor OR 1, L_0x7fc4680c9820, L_0x7fc4680c9960, C4<0>, C4<0>;
L_0x7fc4680c9820 .functor XOR 1, L_0x7fc4680ca0a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c9960 .functor XOR 1, L_0x7fc4680ca1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c9ec0 .functor XOR 1, L_0x7fc4680ca0a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c9fb0 .functor XOR 1, L_0x7fc4680ca1c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468068e30_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468068ec0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468068f50_0 .net "Carry_in", 0 0, L_0x7fc4680c9430;  1 drivers
v0x7fc468069020_0 .net "Carry_out", 0 0, L_0x7fc4680c9e50;  1 drivers
v0x7fc4680690b0_0 .net "Result", 0 0, v0x7fc468068c60_0;  1 drivers
v0x7fc468069180_0 .net *"_s1", 0 0, L_0x7fc4680c8950;  1 drivers
v0x7fc468069210_0 .net *"_s3", 0 0, L_0x7fc4680c89c0;  1 drivers
v0x7fc4680692a0_0 .net *"_s6", 0 0, L_0x7fc4680c9820;  1 drivers
v0x7fc468069340_0 .net *"_s8", 0 0, L_0x7fc4680c9960;  1 drivers
v0x7fc468069470_0 .net "a", 0 0, L_0x7fc4680ca0a0;  1 drivers
v0x7fc468069510_0 .net "b", 0 0, L_0x7fc4680ca1c0;  1 drivers
v0x7fc4680695b0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468069650_0 .net "w0", 0 0, L_0x7fc4680c8b60;  1 drivers
v0x7fc468069700_0 .net "w1", 0 0, L_0x7fc4680c8a70;  1 drivers
v0x7fc468069790_0 .net "w2", 0 0, L_0x7fc4680c9bf0;  1 drivers
S_0x7fc468067540 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468067280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680c9e50 .functor OR 1, L_0x7fc4680c9b40, L_0x7fc4680c9d60, C4<0>, C4<0>;
v0x7fc4680681e0_0 .net "c1", 0 0, L_0x7fc4680c9b40;  1 drivers
v0x7fc468068280_0 .net "c2", 0 0, L_0x7fc4680c9d60;  1 drivers
v0x7fc468068330_0 .net "fcarry", 0 0, L_0x7fc4680c9e50;  alias, 1 drivers
v0x7fc4680683e0_0 .net "fsum", 0 0, L_0x7fc4680c9bf0;  alias, 1 drivers
v0x7fc468068490_0 .net "in_a", 0 0, L_0x7fc4680c9ec0;  1 drivers
v0x7fc468068560_0 .net "in_b", 0 0, L_0x7fc4680c9fb0;  1 drivers
v0x7fc468068610_0 .net "in_carry", 0 0, L_0x7fc4680c9430;  alias, 1 drivers
v0x7fc4680686c0_0 .net "s1", 0 0, L_0x7fc4680c9a50;  1 drivers
S_0x7fc4680677b0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468067540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c9a50 .functor XOR 1, L_0x7fc4680c9ec0, L_0x7fc4680c9fb0, C4<0>, C4<0>;
L_0x7fc4680c9b40 .functor AND 1, L_0x7fc4680c9ec0, L_0x7fc4680c9fb0, C4<1>, C4<1>;
v0x7fc4680679d0_0 .net "carry", 0 0, L_0x7fc4680c9b40;  alias, 1 drivers
v0x7fc468067a80_0 .net "in_a", 0 0, L_0x7fc4680c9ec0;  alias, 1 drivers
v0x7fc468067b20_0 .net "in_b", 0 0, L_0x7fc4680c9fb0;  alias, 1 drivers
v0x7fc468067bd0_0 .net "sum", 0 0, L_0x7fc4680c9a50;  alias, 1 drivers
S_0x7fc468067cd0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468067540;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680c9bf0 .functor XOR 1, L_0x7fc4680c9a50, L_0x7fc4680c9430, C4<0>, C4<0>;
L_0x7fc4680c9d60 .functor AND 1, L_0x7fc4680c9a50, L_0x7fc4680c9430, C4<1>, C4<1>;
v0x7fc468067ef0_0 .net "carry", 0 0, L_0x7fc4680c9d60;  alias, 1 drivers
v0x7fc468067f90_0 .net "in_a", 0 0, L_0x7fc4680c9a50;  alias, 1 drivers
v0x7fc468068050_0 .net "in_b", 0 0, L_0x7fc4680c9430;  alias, 1 drivers
v0x7fc468068100_0 .net "sum", 0 0, L_0x7fc4680c9bf0;  alias, 1 drivers
S_0x7fc4680687c0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468067280;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468068a20_0 .net "a", 0 0, L_0x7fc4680c8b60;  alias, 1 drivers
v0x7fc468068ad0_0 .net "b", 0 0, L_0x7fc4680c8a70;  alias, 1 drivers
v0x7fc468068b70_0 .net "c", 0 0, L_0x7fc4680c9bf0;  alias, 1 drivers
v0x7fc468068c60_0 .var "out", 0 0;
v0x7fc468068cf0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680689f0 .event edge, v0x7fc4676b7060_0, v0x7fc468068100_0, v0x7fc468068ad0_0, v0x7fc468068a20_0;
S_0x7fc4680698a0 .scope generate, "genblk1[40]" "genblk1[40]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468067440 .param/l "p" 0 2 102, +C4<0101000>;
S_0x7fc468069ad0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680698a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680c98f0 .functor AND 1, L_0x7fc4680c94d0, L_0x7fc4680c9540, C4<1>, C4<1>;
L_0x7fc4680c94d0 .functor XOR 1, L_0x7fc4680cae50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680c9540 .functor XOR 1, L_0x7fc4680caf70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680c9610 .functor OR 1, L_0x7fc4680c9700, L_0x7fc4680ca710, C4<0>, C4<0>;
L_0x7fc4680c9700 .functor XOR 1, L_0x7fc4680cae50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ca710 .functor XOR 1, L_0x7fc4680caf70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cac70 .functor XOR 1, L_0x7fc4680cae50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cad60 .functor XOR 1, L_0x7fc4680caf70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46806b680_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46806b710_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46806b7a0_0 .net "Carry_in", 0 0, L_0x7fc4680cb090;  1 drivers
v0x7fc46806b870_0 .net "Carry_out", 0 0, L_0x7fc4680cac00;  1 drivers
v0x7fc46806b900_0 .net "Result", 0 0, v0x7fc46806b4b0_0;  1 drivers
v0x7fc46806b9d0_0 .net *"_s1", 0 0, L_0x7fc4680c94d0;  1 drivers
v0x7fc46806ba60_0 .net *"_s3", 0 0, L_0x7fc4680c9540;  1 drivers
v0x7fc46806baf0_0 .net *"_s6", 0 0, L_0x7fc4680c9700;  1 drivers
v0x7fc46806bb90_0 .net *"_s8", 0 0, L_0x7fc4680ca710;  1 drivers
v0x7fc46806bcc0_0 .net "a", 0 0, L_0x7fc4680cae50;  1 drivers
v0x7fc46806bd60_0 .net "b", 0 0, L_0x7fc4680caf70;  1 drivers
v0x7fc46806be00_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46806bea0_0 .net "w0", 0 0, L_0x7fc4680c98f0;  1 drivers
v0x7fc46806bf50_0 .net "w1", 0 0, L_0x7fc4680c9610;  1 drivers
v0x7fc46806bfe0_0 .net "w2", 0 0, L_0x7fc4680ca9a0;  1 drivers
S_0x7fc468069d90 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468069ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cac00 .functor OR 1, L_0x7fc4680ca8f0, L_0x7fc4680cab10, C4<0>, C4<0>;
v0x7fc46806aa30_0 .net "c1", 0 0, L_0x7fc4680ca8f0;  1 drivers
v0x7fc46806aad0_0 .net "c2", 0 0, L_0x7fc4680cab10;  1 drivers
v0x7fc46806ab80_0 .net "fcarry", 0 0, L_0x7fc4680cac00;  alias, 1 drivers
v0x7fc46806ac30_0 .net "fsum", 0 0, L_0x7fc4680ca9a0;  alias, 1 drivers
v0x7fc46806ace0_0 .net "in_a", 0 0, L_0x7fc4680cac70;  1 drivers
v0x7fc46806adb0_0 .net "in_b", 0 0, L_0x7fc4680cad60;  1 drivers
v0x7fc46806ae60_0 .net "in_carry", 0 0, L_0x7fc4680cb090;  alias, 1 drivers
v0x7fc46806af10_0 .net "s1", 0 0, L_0x7fc4680ca800;  1 drivers
S_0x7fc46806a000 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468069d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ca800 .functor XOR 1, L_0x7fc4680cac70, L_0x7fc4680cad60, C4<0>, C4<0>;
L_0x7fc4680ca8f0 .functor AND 1, L_0x7fc4680cac70, L_0x7fc4680cad60, C4<1>, C4<1>;
v0x7fc46806a220_0 .net "carry", 0 0, L_0x7fc4680ca8f0;  alias, 1 drivers
v0x7fc46806a2d0_0 .net "in_a", 0 0, L_0x7fc4680cac70;  alias, 1 drivers
v0x7fc46806a370_0 .net "in_b", 0 0, L_0x7fc4680cad60;  alias, 1 drivers
v0x7fc46806a420_0 .net "sum", 0 0, L_0x7fc4680ca800;  alias, 1 drivers
S_0x7fc46806a520 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468069d90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ca9a0 .functor XOR 1, L_0x7fc4680ca800, L_0x7fc4680cb090, C4<0>, C4<0>;
L_0x7fc4680cab10 .functor AND 1, L_0x7fc4680ca800, L_0x7fc4680cb090, C4<1>, C4<1>;
v0x7fc46806a740_0 .net "carry", 0 0, L_0x7fc4680cab10;  alias, 1 drivers
v0x7fc46806a7e0_0 .net "in_a", 0 0, L_0x7fc4680ca800;  alias, 1 drivers
v0x7fc46806a8a0_0 .net "in_b", 0 0, L_0x7fc4680cb090;  alias, 1 drivers
v0x7fc46806a950_0 .net "sum", 0 0, L_0x7fc4680ca9a0;  alias, 1 drivers
S_0x7fc46806b010 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468069ad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46806b270_0 .net "a", 0 0, L_0x7fc4680c98f0;  alias, 1 drivers
v0x7fc46806b320_0 .net "b", 0 0, L_0x7fc4680c9610;  alias, 1 drivers
v0x7fc46806b3c0_0 .net "c", 0 0, L_0x7fc4680ca9a0;  alias, 1 drivers
v0x7fc46806b4b0_0 .var "out", 0 0;
v0x7fc46806b540_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46806b240 .event edge, v0x7fc4676b7060_0, v0x7fc46806a950_0, v0x7fc46806b320_0, v0x7fc46806b270_0;
S_0x7fc46806c0f0 .scope generate, "genblk1[41]" "genblk1[41]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468069c90 .param/l "p" 0 2 102, +C4<0101001>;
S_0x7fc46806c320 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46806c0f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680cb130 .functor AND 1, L_0x7fc4680cb1a0, L_0x7fc4680cb210, C4<1>, C4<1>;
L_0x7fc4680cb1a0 .functor XOR 1, L_0x7fc4680cbc10, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cb210 .functor XOR 1, L_0x7fc4680cbd30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cb2a0 .functor OR 1, L_0x7fc4680cb390, L_0x7fc4680cb4d0, C4<0>, C4<0>;
L_0x7fc4680cb390 .functor XOR 1, L_0x7fc4680cbc10, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cb4d0 .functor XOR 1, L_0x7fc4680cbd30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cba30 .functor XOR 1, L_0x7fc4680cbc10, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cbb20 .functor XOR 1, L_0x7fc4680cbd30, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46806ded0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46806df60_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46806dff0_0 .net "Carry_in", 0 0, L_0x7fc4680ca2e0;  1 drivers
v0x7fc46806e0c0_0 .net "Carry_out", 0 0, L_0x7fc4680cb9c0;  1 drivers
v0x7fc46806e150_0 .net "Result", 0 0, v0x7fc46806dd00_0;  1 drivers
v0x7fc46806e220_0 .net *"_s1", 0 0, L_0x7fc4680cb1a0;  1 drivers
v0x7fc46806e2b0_0 .net *"_s3", 0 0, L_0x7fc4680cb210;  1 drivers
v0x7fc46806e340_0 .net *"_s6", 0 0, L_0x7fc4680cb390;  1 drivers
v0x7fc46806e3e0_0 .net *"_s8", 0 0, L_0x7fc4680cb4d0;  1 drivers
v0x7fc46806e510_0 .net "a", 0 0, L_0x7fc4680cbc10;  1 drivers
v0x7fc46806e5b0_0 .net "b", 0 0, L_0x7fc4680cbd30;  1 drivers
v0x7fc46806e650_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46806e6f0_0 .net "w0", 0 0, L_0x7fc4680cb130;  1 drivers
v0x7fc46806e7a0_0 .net "w1", 0 0, L_0x7fc4680cb2a0;  1 drivers
v0x7fc46806e830_0 .net "w2", 0 0, L_0x7fc4680cb760;  1 drivers
S_0x7fc46806c5e0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46806c320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cb9c0 .functor OR 1, L_0x7fc4680cb6b0, L_0x7fc4680cb8d0, C4<0>, C4<0>;
v0x7fc46806d280_0 .net "c1", 0 0, L_0x7fc4680cb6b0;  1 drivers
v0x7fc46806d320_0 .net "c2", 0 0, L_0x7fc4680cb8d0;  1 drivers
v0x7fc46806d3d0_0 .net "fcarry", 0 0, L_0x7fc4680cb9c0;  alias, 1 drivers
v0x7fc46806d480_0 .net "fsum", 0 0, L_0x7fc4680cb760;  alias, 1 drivers
v0x7fc46806d530_0 .net "in_a", 0 0, L_0x7fc4680cba30;  1 drivers
v0x7fc46806d600_0 .net "in_b", 0 0, L_0x7fc4680cbb20;  1 drivers
v0x7fc46806d6b0_0 .net "in_carry", 0 0, L_0x7fc4680ca2e0;  alias, 1 drivers
v0x7fc46806d760_0 .net "s1", 0 0, L_0x7fc4680cb5c0;  1 drivers
S_0x7fc46806c850 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46806c5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cb5c0 .functor XOR 1, L_0x7fc4680cba30, L_0x7fc4680cbb20, C4<0>, C4<0>;
L_0x7fc4680cb6b0 .functor AND 1, L_0x7fc4680cba30, L_0x7fc4680cbb20, C4<1>, C4<1>;
v0x7fc46806ca70_0 .net "carry", 0 0, L_0x7fc4680cb6b0;  alias, 1 drivers
v0x7fc46806cb20_0 .net "in_a", 0 0, L_0x7fc4680cba30;  alias, 1 drivers
v0x7fc46806cbc0_0 .net "in_b", 0 0, L_0x7fc4680cbb20;  alias, 1 drivers
v0x7fc46806cc70_0 .net "sum", 0 0, L_0x7fc4680cb5c0;  alias, 1 drivers
S_0x7fc46806cd70 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46806c5e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cb760 .functor XOR 1, L_0x7fc4680cb5c0, L_0x7fc4680ca2e0, C4<0>, C4<0>;
L_0x7fc4680cb8d0 .functor AND 1, L_0x7fc4680cb5c0, L_0x7fc4680ca2e0, C4<1>, C4<1>;
v0x7fc46806cf90_0 .net "carry", 0 0, L_0x7fc4680cb8d0;  alias, 1 drivers
v0x7fc46806d030_0 .net "in_a", 0 0, L_0x7fc4680cb5c0;  alias, 1 drivers
v0x7fc46806d0f0_0 .net "in_b", 0 0, L_0x7fc4680ca2e0;  alias, 1 drivers
v0x7fc46806d1a0_0 .net "sum", 0 0, L_0x7fc4680cb760;  alias, 1 drivers
S_0x7fc46806d860 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46806c320;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46806dac0_0 .net "a", 0 0, L_0x7fc4680cb130;  alias, 1 drivers
v0x7fc46806db70_0 .net "b", 0 0, L_0x7fc4680cb2a0;  alias, 1 drivers
v0x7fc46806dc10_0 .net "c", 0 0, L_0x7fc4680cb760;  alias, 1 drivers
v0x7fc46806dd00_0 .var "out", 0 0;
v0x7fc46806dd90_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46806da90 .event edge, v0x7fc4676b7060_0, v0x7fc46806d1a0_0, v0x7fc46806db70_0, v0x7fc46806dac0_0;
S_0x7fc46806e940 .scope generate, "genblk1[42]" "genblk1[42]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46806c4e0 .param/l "p" 0 2 102, +C4<0101010>;
S_0x7fc46806eb70 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46806e940;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680cb460 .functor AND 1, L_0x7fc4680ca380, L_0x7fc4680ca3f0, C4<1>, C4<1>;
L_0x7fc4680ca380 .functor XOR 1, L_0x7fc4680cc9b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ca3f0 .functor XOR 1, L_0x7fc4680cbe50, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ca4c0 .functor OR 1, L_0x7fc4680ca5b0, L_0x7fc4680cc270, C4<0>, C4<0>;
L_0x7fc4680ca5b0 .functor XOR 1, L_0x7fc4680cc9b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cc270 .functor XOR 1, L_0x7fc4680cbe50, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cc7d0 .functor XOR 1, L_0x7fc4680cc9b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cc8c0 .functor XOR 1, L_0x7fc4680cbe50, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468070720_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680707b0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468070840_0 .net "Carry_in", 0 0, L_0x7fc4680cbf70;  1 drivers
v0x7fc468070910_0 .net "Carry_out", 0 0, L_0x7fc4680cc760;  1 drivers
v0x7fc4680709a0_0 .net "Result", 0 0, v0x7fc468070550_0;  1 drivers
v0x7fc468070a70_0 .net *"_s1", 0 0, L_0x7fc4680ca380;  1 drivers
v0x7fc468070b00_0 .net *"_s3", 0 0, L_0x7fc4680ca3f0;  1 drivers
v0x7fc468070b90_0 .net *"_s6", 0 0, L_0x7fc4680ca5b0;  1 drivers
v0x7fc468070c30_0 .net *"_s8", 0 0, L_0x7fc4680cc270;  1 drivers
v0x7fc468070d60_0 .net "a", 0 0, L_0x7fc4680cc9b0;  1 drivers
v0x7fc468070e00_0 .net "b", 0 0, L_0x7fc4680cbe50;  1 drivers
v0x7fc468070ea0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468070f40_0 .net "w0", 0 0, L_0x7fc4680cb460;  1 drivers
v0x7fc468070ff0_0 .net "w1", 0 0, L_0x7fc4680ca4c0;  1 drivers
v0x7fc468071080_0 .net "w2", 0 0, L_0x7fc4680cc500;  1 drivers
S_0x7fc46806ee30 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46806eb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cc760 .functor OR 1, L_0x7fc4680cc450, L_0x7fc4680cc670, C4<0>, C4<0>;
v0x7fc46806fad0_0 .net "c1", 0 0, L_0x7fc4680cc450;  1 drivers
v0x7fc46806fb70_0 .net "c2", 0 0, L_0x7fc4680cc670;  1 drivers
v0x7fc46806fc20_0 .net "fcarry", 0 0, L_0x7fc4680cc760;  alias, 1 drivers
v0x7fc46806fcd0_0 .net "fsum", 0 0, L_0x7fc4680cc500;  alias, 1 drivers
v0x7fc46806fd80_0 .net "in_a", 0 0, L_0x7fc4680cc7d0;  1 drivers
v0x7fc46806fe50_0 .net "in_b", 0 0, L_0x7fc4680cc8c0;  1 drivers
v0x7fc46806ff00_0 .net "in_carry", 0 0, L_0x7fc4680cbf70;  alias, 1 drivers
v0x7fc46806ffb0_0 .net "s1", 0 0, L_0x7fc4680cc360;  1 drivers
S_0x7fc46806f0a0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46806ee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cc360 .functor XOR 1, L_0x7fc4680cc7d0, L_0x7fc4680cc8c0, C4<0>, C4<0>;
L_0x7fc4680cc450 .functor AND 1, L_0x7fc4680cc7d0, L_0x7fc4680cc8c0, C4<1>, C4<1>;
v0x7fc46806f2c0_0 .net "carry", 0 0, L_0x7fc4680cc450;  alias, 1 drivers
v0x7fc46806f370_0 .net "in_a", 0 0, L_0x7fc4680cc7d0;  alias, 1 drivers
v0x7fc46806f410_0 .net "in_b", 0 0, L_0x7fc4680cc8c0;  alias, 1 drivers
v0x7fc46806f4c0_0 .net "sum", 0 0, L_0x7fc4680cc360;  alias, 1 drivers
S_0x7fc46806f5c0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46806ee30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cc500 .functor XOR 1, L_0x7fc4680cc360, L_0x7fc4680cbf70, C4<0>, C4<0>;
L_0x7fc4680cc670 .functor AND 1, L_0x7fc4680cc360, L_0x7fc4680cbf70, C4<1>, C4<1>;
v0x7fc46806f7e0_0 .net "carry", 0 0, L_0x7fc4680cc670;  alias, 1 drivers
v0x7fc46806f880_0 .net "in_a", 0 0, L_0x7fc4680cc360;  alias, 1 drivers
v0x7fc46806f940_0 .net "in_b", 0 0, L_0x7fc4680cbf70;  alias, 1 drivers
v0x7fc46806f9f0_0 .net "sum", 0 0, L_0x7fc4680cc500;  alias, 1 drivers
S_0x7fc4680700b0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46806eb70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468070310_0 .net "a", 0 0, L_0x7fc4680cb460;  alias, 1 drivers
v0x7fc4680703c0_0 .net "b", 0 0, L_0x7fc4680ca4c0;  alias, 1 drivers
v0x7fc468070460_0 .net "c", 0 0, L_0x7fc4680cc500;  alias, 1 drivers
v0x7fc468070550_0 .var "out", 0 0;
v0x7fc4680705e0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680702e0 .event edge, v0x7fc4676b7060_0, v0x7fc46806f9f0_0, v0x7fc4680703c0_0, v0x7fc468070310_0;
S_0x7fc468071190 .scope generate, "genblk1[43]" "genblk1[43]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46806ed30 .param/l "p" 0 2 102, +C4<0101011>;
S_0x7fc4680713c0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468071190;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680cc010 .functor AND 1, L_0x7fc4680cc080, L_0x7fc4680cc0f0, C4<1>, C4<1>;
L_0x7fc4680cc080 .functor XOR 1, L_0x7fc4680cd350, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cc0f0 .functor XOR 1, L_0x7fc4680cd470, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cc180 .functor OR 1, L_0x7fc4680ccad0, L_0x7fc4680ccc10, C4<0>, C4<0>;
L_0x7fc4680ccad0 .functor XOR 1, L_0x7fc4680cd350, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ccc10 .functor XOR 1, L_0x7fc4680cd470, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cd170 .functor XOR 1, L_0x7fc4680cd350, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cd260 .functor XOR 1, L_0x7fc4680cd470, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468072f70_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468073000_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468073090_0 .net "Carry_in", 0 0, L_0x7fc4680cd590;  1 drivers
v0x7fc468073160_0 .net "Carry_out", 0 0, L_0x7fc4680cd100;  1 drivers
v0x7fc4680731f0_0 .net "Result", 0 0, v0x7fc468072da0_0;  1 drivers
v0x7fc4680732c0_0 .net *"_s1", 0 0, L_0x7fc4680cc080;  1 drivers
v0x7fc468073350_0 .net *"_s3", 0 0, L_0x7fc4680cc0f0;  1 drivers
v0x7fc4680733e0_0 .net *"_s6", 0 0, L_0x7fc4680ccad0;  1 drivers
v0x7fc468073480_0 .net *"_s8", 0 0, L_0x7fc4680ccc10;  1 drivers
v0x7fc4680735b0_0 .net "a", 0 0, L_0x7fc4680cd350;  1 drivers
v0x7fc468073650_0 .net "b", 0 0, L_0x7fc4680cd470;  1 drivers
v0x7fc4680736f0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468073790_0 .net "w0", 0 0, L_0x7fc4680cc010;  1 drivers
v0x7fc468073840_0 .net "w1", 0 0, L_0x7fc4680cc180;  1 drivers
v0x7fc4680738d0_0 .net "w2", 0 0, L_0x7fc4680ccea0;  1 drivers
S_0x7fc468071680 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680713c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cd100 .functor OR 1, L_0x7fc4680ccdf0, L_0x7fc4680cd010, C4<0>, C4<0>;
v0x7fc468072320_0 .net "c1", 0 0, L_0x7fc4680ccdf0;  1 drivers
v0x7fc4680723c0_0 .net "c2", 0 0, L_0x7fc4680cd010;  1 drivers
v0x7fc468072470_0 .net "fcarry", 0 0, L_0x7fc4680cd100;  alias, 1 drivers
v0x7fc468072520_0 .net "fsum", 0 0, L_0x7fc4680ccea0;  alias, 1 drivers
v0x7fc4680725d0_0 .net "in_a", 0 0, L_0x7fc4680cd170;  1 drivers
v0x7fc4680726a0_0 .net "in_b", 0 0, L_0x7fc4680cd260;  1 drivers
v0x7fc468072750_0 .net "in_carry", 0 0, L_0x7fc4680cd590;  alias, 1 drivers
v0x7fc468072800_0 .net "s1", 0 0, L_0x7fc4680ccd00;  1 drivers
S_0x7fc4680718f0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468071680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ccd00 .functor XOR 1, L_0x7fc4680cd170, L_0x7fc4680cd260, C4<0>, C4<0>;
L_0x7fc4680ccdf0 .functor AND 1, L_0x7fc4680cd170, L_0x7fc4680cd260, C4<1>, C4<1>;
v0x7fc468071b10_0 .net "carry", 0 0, L_0x7fc4680ccdf0;  alias, 1 drivers
v0x7fc468071bc0_0 .net "in_a", 0 0, L_0x7fc4680cd170;  alias, 1 drivers
v0x7fc468071c60_0 .net "in_b", 0 0, L_0x7fc4680cd260;  alias, 1 drivers
v0x7fc468071d10_0 .net "sum", 0 0, L_0x7fc4680ccd00;  alias, 1 drivers
S_0x7fc468071e10 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468071680;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ccea0 .functor XOR 1, L_0x7fc4680ccd00, L_0x7fc4680cd590, C4<0>, C4<0>;
L_0x7fc4680cd010 .functor AND 1, L_0x7fc4680ccd00, L_0x7fc4680cd590, C4<1>, C4<1>;
v0x7fc468072030_0 .net "carry", 0 0, L_0x7fc4680cd010;  alias, 1 drivers
v0x7fc4680720d0_0 .net "in_a", 0 0, L_0x7fc4680ccd00;  alias, 1 drivers
v0x7fc468072190_0 .net "in_b", 0 0, L_0x7fc4680cd590;  alias, 1 drivers
v0x7fc468072240_0 .net "sum", 0 0, L_0x7fc4680ccea0;  alias, 1 drivers
S_0x7fc468072900 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680713c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468072b60_0 .net "a", 0 0, L_0x7fc4680cc010;  alias, 1 drivers
v0x7fc468072c10_0 .net "b", 0 0, L_0x7fc4680cc180;  alias, 1 drivers
v0x7fc468072cb0_0 .net "c", 0 0, L_0x7fc4680ccea0;  alias, 1 drivers
v0x7fc468072da0_0 .var "out", 0 0;
v0x7fc468072e30_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468072b30 .event edge, v0x7fc4676b7060_0, v0x7fc468072240_0, v0x7fc468072c10_0, v0x7fc468072b60_0;
S_0x7fc4680739e0 .scope generate, "genblk1[44]" "genblk1[44]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468071580 .param/l "p" 0 2 102, +C4<0101100>;
S_0x7fc468073c10 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680739e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ccba0 .functor AND 1, L_0x7fc4680cd630, L_0x7fc4680cd6a0, C4<1>, C4<1>;
L_0x7fc4680cd630 .functor XOR 1, L_0x7fc4680ce0e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cd6a0 .functor XOR 1, L_0x7fc4680ce200, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cd770 .functor OR 1, L_0x7fc4680cd860, L_0x7fc4680cd9a0, C4<0>, C4<0>;
L_0x7fc4680cd860 .functor XOR 1, L_0x7fc4680ce0e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cd9a0 .functor XOR 1, L_0x7fc4680ce200, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cdf00 .functor XOR 1, L_0x7fc4680ce0e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cdff0 .functor XOR 1, L_0x7fc4680ce200, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680757c0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468075850_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680758e0_0 .net "Carry_in", 0 0, L_0x7fc4680ce320;  1 drivers
v0x7fc4680759b0_0 .net "Carry_out", 0 0, L_0x7fc4680cde90;  1 drivers
v0x7fc468075a40_0 .net "Result", 0 0, v0x7fc4680755f0_0;  1 drivers
v0x7fc468075b10_0 .net *"_s1", 0 0, L_0x7fc4680cd630;  1 drivers
v0x7fc468075ba0_0 .net *"_s3", 0 0, L_0x7fc4680cd6a0;  1 drivers
v0x7fc468075c30_0 .net *"_s6", 0 0, L_0x7fc4680cd860;  1 drivers
v0x7fc468075cd0_0 .net *"_s8", 0 0, L_0x7fc4680cd9a0;  1 drivers
v0x7fc468075e00_0 .net "a", 0 0, L_0x7fc4680ce0e0;  1 drivers
v0x7fc468075ea0_0 .net "b", 0 0, L_0x7fc4680ce200;  1 drivers
v0x7fc468075f40_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468075fe0_0 .net "w0", 0 0, L_0x7fc4680ccba0;  1 drivers
v0x7fc468076090_0 .net "w1", 0 0, L_0x7fc4680cd770;  1 drivers
v0x7fc468076120_0 .net "w2", 0 0, L_0x7fc4680cdc30;  1 drivers
S_0x7fc468073ed0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468073c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cde90 .functor OR 1, L_0x7fc4680cdb80, L_0x7fc4680cdda0, C4<0>, C4<0>;
v0x7fc468074b70_0 .net "c1", 0 0, L_0x7fc4680cdb80;  1 drivers
v0x7fc468074c10_0 .net "c2", 0 0, L_0x7fc4680cdda0;  1 drivers
v0x7fc468074cc0_0 .net "fcarry", 0 0, L_0x7fc4680cde90;  alias, 1 drivers
v0x7fc468074d70_0 .net "fsum", 0 0, L_0x7fc4680cdc30;  alias, 1 drivers
v0x7fc468074e20_0 .net "in_a", 0 0, L_0x7fc4680cdf00;  1 drivers
v0x7fc468074ef0_0 .net "in_b", 0 0, L_0x7fc4680cdff0;  1 drivers
v0x7fc468074fa0_0 .net "in_carry", 0 0, L_0x7fc4680ce320;  alias, 1 drivers
v0x7fc468075050_0 .net "s1", 0 0, L_0x7fc4680cda90;  1 drivers
S_0x7fc468074140 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468073ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cda90 .functor XOR 1, L_0x7fc4680cdf00, L_0x7fc4680cdff0, C4<0>, C4<0>;
L_0x7fc4680cdb80 .functor AND 1, L_0x7fc4680cdf00, L_0x7fc4680cdff0, C4<1>, C4<1>;
v0x7fc468074360_0 .net "carry", 0 0, L_0x7fc4680cdb80;  alias, 1 drivers
v0x7fc468074410_0 .net "in_a", 0 0, L_0x7fc4680cdf00;  alias, 1 drivers
v0x7fc4680744b0_0 .net "in_b", 0 0, L_0x7fc4680cdff0;  alias, 1 drivers
v0x7fc468074560_0 .net "sum", 0 0, L_0x7fc4680cda90;  alias, 1 drivers
S_0x7fc468074660 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468073ed0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cdc30 .functor XOR 1, L_0x7fc4680cda90, L_0x7fc4680ce320, C4<0>, C4<0>;
L_0x7fc4680cdda0 .functor AND 1, L_0x7fc4680cda90, L_0x7fc4680ce320, C4<1>, C4<1>;
v0x7fc468074880_0 .net "carry", 0 0, L_0x7fc4680cdda0;  alias, 1 drivers
v0x7fc468074920_0 .net "in_a", 0 0, L_0x7fc4680cda90;  alias, 1 drivers
v0x7fc4680749e0_0 .net "in_b", 0 0, L_0x7fc4680ce320;  alias, 1 drivers
v0x7fc468074a90_0 .net "sum", 0 0, L_0x7fc4680cdc30;  alias, 1 drivers
S_0x7fc468075150 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468073c10;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680753b0_0 .net "a", 0 0, L_0x7fc4680ccba0;  alias, 1 drivers
v0x7fc468075460_0 .net "b", 0 0, L_0x7fc4680cd770;  alias, 1 drivers
v0x7fc468075500_0 .net "c", 0 0, L_0x7fc4680cdc30;  alias, 1 drivers
v0x7fc4680755f0_0 .var "out", 0 0;
v0x7fc468075680_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468075380 .event edge, v0x7fc4676b7060_0, v0x7fc468074a90_0, v0x7fc468075460_0, v0x7fc4680753b0_0;
S_0x7fc468076230 .scope generate, "genblk1[45]" "genblk1[45]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468073dd0 .param/l "p" 0 2 102, +C4<0101101>;
S_0x7fc468076460 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468076230;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680cd930 .functor AND 1, L_0x7fc4680ce3c0, L_0x7fc4680ce430, C4<1>, C4<1>;
L_0x7fc4680ce3c0 .functor XOR 1, L_0x7fc4680cee70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ce430 .functor XOR 1, L_0x7fc4680cef90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680ce500 .functor OR 1, L_0x7fc4680ce5f0, L_0x7fc4680ce730, C4<0>, C4<0>;
L_0x7fc4680ce5f0 .functor XOR 1, L_0x7fc4680cee70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ce730 .functor XOR 1, L_0x7fc4680cef90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cec90 .functor XOR 1, L_0x7fc4680cee70, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ced80 .functor XOR 1, L_0x7fc4680cef90, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468078010_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680780a0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468078130_0 .net "Carry_in", 0 0, L_0x7fc4680cf0b0;  1 drivers
v0x7fc468078200_0 .net "Carry_out", 0 0, L_0x7fc4680cec20;  1 drivers
v0x7fc468078290_0 .net "Result", 0 0, v0x7fc468077e40_0;  1 drivers
v0x7fc468078360_0 .net *"_s1", 0 0, L_0x7fc4680ce3c0;  1 drivers
v0x7fc4680783f0_0 .net *"_s3", 0 0, L_0x7fc4680ce430;  1 drivers
v0x7fc468078480_0 .net *"_s6", 0 0, L_0x7fc4680ce5f0;  1 drivers
v0x7fc468078520_0 .net *"_s8", 0 0, L_0x7fc4680ce730;  1 drivers
v0x7fc468078650_0 .net "a", 0 0, L_0x7fc4680cee70;  1 drivers
v0x7fc4680786f0_0 .net "b", 0 0, L_0x7fc4680cef90;  1 drivers
v0x7fc468078790_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468078830_0 .net "w0", 0 0, L_0x7fc4680cd930;  1 drivers
v0x7fc4680788e0_0 .net "w1", 0 0, L_0x7fc4680ce500;  1 drivers
v0x7fc468078970_0 .net "w2", 0 0, L_0x7fc4680ce9c0;  1 drivers
S_0x7fc468076720 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468076460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cec20 .functor OR 1, L_0x7fc4680ce910, L_0x7fc4680ceb30, C4<0>, C4<0>;
v0x7fc4680773c0_0 .net "c1", 0 0, L_0x7fc4680ce910;  1 drivers
v0x7fc468077460_0 .net "c2", 0 0, L_0x7fc4680ceb30;  1 drivers
v0x7fc468077510_0 .net "fcarry", 0 0, L_0x7fc4680cec20;  alias, 1 drivers
v0x7fc4680775c0_0 .net "fsum", 0 0, L_0x7fc4680ce9c0;  alias, 1 drivers
v0x7fc468077670_0 .net "in_a", 0 0, L_0x7fc4680cec90;  1 drivers
v0x7fc468077740_0 .net "in_b", 0 0, L_0x7fc4680ced80;  1 drivers
v0x7fc4680777f0_0 .net "in_carry", 0 0, L_0x7fc4680cf0b0;  alias, 1 drivers
v0x7fc4680778a0_0 .net "s1", 0 0, L_0x7fc4680ce820;  1 drivers
S_0x7fc468076990 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468076720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ce820 .functor XOR 1, L_0x7fc4680cec90, L_0x7fc4680ced80, C4<0>, C4<0>;
L_0x7fc4680ce910 .functor AND 1, L_0x7fc4680cec90, L_0x7fc4680ced80, C4<1>, C4<1>;
v0x7fc468076bb0_0 .net "carry", 0 0, L_0x7fc4680ce910;  alias, 1 drivers
v0x7fc468076c60_0 .net "in_a", 0 0, L_0x7fc4680cec90;  alias, 1 drivers
v0x7fc468076d00_0 .net "in_b", 0 0, L_0x7fc4680ced80;  alias, 1 drivers
v0x7fc468076db0_0 .net "sum", 0 0, L_0x7fc4680ce820;  alias, 1 drivers
S_0x7fc468076eb0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468076720;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ce9c0 .functor XOR 1, L_0x7fc4680ce820, L_0x7fc4680cf0b0, C4<0>, C4<0>;
L_0x7fc4680ceb30 .functor AND 1, L_0x7fc4680ce820, L_0x7fc4680cf0b0, C4<1>, C4<1>;
v0x7fc4680770d0_0 .net "carry", 0 0, L_0x7fc4680ceb30;  alias, 1 drivers
v0x7fc468077170_0 .net "in_a", 0 0, L_0x7fc4680ce820;  alias, 1 drivers
v0x7fc468077230_0 .net "in_b", 0 0, L_0x7fc4680cf0b0;  alias, 1 drivers
v0x7fc4680772e0_0 .net "sum", 0 0, L_0x7fc4680ce9c0;  alias, 1 drivers
S_0x7fc4680779a0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468076460;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468077c00_0 .net "a", 0 0, L_0x7fc4680cd930;  alias, 1 drivers
v0x7fc468077cb0_0 .net "b", 0 0, L_0x7fc4680ce500;  alias, 1 drivers
v0x7fc468077d50_0 .net "c", 0 0, L_0x7fc4680ce9c0;  alias, 1 drivers
v0x7fc468077e40_0 .var "out", 0 0;
v0x7fc468077ed0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468077bd0 .event edge, v0x7fc4676b7060_0, v0x7fc4680772e0_0, v0x7fc468077cb0_0, v0x7fc468077c00_0;
S_0x7fc468078a80 .scope generate, "genblk1[46]" "genblk1[46]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468076620 .param/l "p" 0 2 102, +C4<0101110>;
S_0x7fc468078cb0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468078a80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680ce6c0 .functor AND 1, L_0x7fc4680cf150, L_0x7fc4680cf1c0, C4<1>, C4<1>;
L_0x7fc4680cf150 .functor XOR 1, L_0x7fc4680cfc00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cf1c0 .functor XOR 1, L_0x7fc4680cfd20, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cf290 .functor OR 1, L_0x7fc4680cf380, L_0x7fc4680cf4c0, C4<0>, C4<0>;
L_0x7fc4680cf380 .functor XOR 1, L_0x7fc4680cfc00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cf4c0 .functor XOR 1, L_0x7fc4680cfd20, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680cfa20 .functor XOR 1, L_0x7fc4680cfc00, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cfb10 .functor XOR 1, L_0x7fc4680cfd20, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46807a860_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46807a8f0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46807a980_0 .net "Carry_in", 0 0, L_0x7fc4680cfe40;  1 drivers
v0x7fc46807aa50_0 .net "Carry_out", 0 0, L_0x7fc4680cf9b0;  1 drivers
v0x7fc46807aae0_0 .net "Result", 0 0, v0x7fc46807a690_0;  1 drivers
v0x7fc46807abb0_0 .net *"_s1", 0 0, L_0x7fc4680cf150;  1 drivers
v0x7fc46807ac40_0 .net *"_s3", 0 0, L_0x7fc4680cf1c0;  1 drivers
v0x7fc46807acd0_0 .net *"_s6", 0 0, L_0x7fc4680cf380;  1 drivers
v0x7fc46807ad70_0 .net *"_s8", 0 0, L_0x7fc4680cf4c0;  1 drivers
v0x7fc46807aea0_0 .net "a", 0 0, L_0x7fc4680cfc00;  1 drivers
v0x7fc46807af40_0 .net "b", 0 0, L_0x7fc4680cfd20;  1 drivers
v0x7fc46807afe0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46807b080_0 .net "w0", 0 0, L_0x7fc4680ce6c0;  1 drivers
v0x7fc46807b130_0 .net "w1", 0 0, L_0x7fc4680cf290;  1 drivers
v0x7fc46807b1c0_0 .net "w2", 0 0, L_0x7fc4680cf750;  1 drivers
S_0x7fc468078f70 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468078cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680cf9b0 .functor OR 1, L_0x7fc4680cf6a0, L_0x7fc4680cf8c0, C4<0>, C4<0>;
v0x7fc468079c10_0 .net "c1", 0 0, L_0x7fc4680cf6a0;  1 drivers
v0x7fc468079cb0_0 .net "c2", 0 0, L_0x7fc4680cf8c0;  1 drivers
v0x7fc468079d60_0 .net "fcarry", 0 0, L_0x7fc4680cf9b0;  alias, 1 drivers
v0x7fc468079e10_0 .net "fsum", 0 0, L_0x7fc4680cf750;  alias, 1 drivers
v0x7fc468079ec0_0 .net "in_a", 0 0, L_0x7fc4680cfa20;  1 drivers
v0x7fc468079f90_0 .net "in_b", 0 0, L_0x7fc4680cfb10;  1 drivers
v0x7fc46807a040_0 .net "in_carry", 0 0, L_0x7fc4680cfe40;  alias, 1 drivers
v0x7fc46807a0f0_0 .net "s1", 0 0, L_0x7fc4680cf5b0;  1 drivers
S_0x7fc4680791e0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468078f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cf5b0 .functor XOR 1, L_0x7fc4680cfa20, L_0x7fc4680cfb10, C4<0>, C4<0>;
L_0x7fc4680cf6a0 .functor AND 1, L_0x7fc4680cfa20, L_0x7fc4680cfb10, C4<1>, C4<1>;
v0x7fc468079400_0 .net "carry", 0 0, L_0x7fc4680cf6a0;  alias, 1 drivers
v0x7fc4680794b0_0 .net "in_a", 0 0, L_0x7fc4680cfa20;  alias, 1 drivers
v0x7fc468079550_0 .net "in_b", 0 0, L_0x7fc4680cfb10;  alias, 1 drivers
v0x7fc468079600_0 .net "sum", 0 0, L_0x7fc4680cf5b0;  alias, 1 drivers
S_0x7fc468079700 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468078f70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680cf750 .functor XOR 1, L_0x7fc4680cf5b0, L_0x7fc4680cfe40, C4<0>, C4<0>;
L_0x7fc4680cf8c0 .functor AND 1, L_0x7fc4680cf5b0, L_0x7fc4680cfe40, C4<1>, C4<1>;
v0x7fc468079920_0 .net "carry", 0 0, L_0x7fc4680cf8c0;  alias, 1 drivers
v0x7fc4680799c0_0 .net "in_a", 0 0, L_0x7fc4680cf5b0;  alias, 1 drivers
v0x7fc468079a80_0 .net "in_b", 0 0, L_0x7fc4680cfe40;  alias, 1 drivers
v0x7fc468079b30_0 .net "sum", 0 0, L_0x7fc4680cf750;  alias, 1 drivers
S_0x7fc46807a1f0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468078cb0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46807a450_0 .net "a", 0 0, L_0x7fc4680ce6c0;  alias, 1 drivers
v0x7fc46807a500_0 .net "b", 0 0, L_0x7fc4680cf290;  alias, 1 drivers
v0x7fc46807a5a0_0 .net "c", 0 0, L_0x7fc4680cf750;  alias, 1 drivers
v0x7fc46807a690_0 .var "out", 0 0;
v0x7fc46807a720_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46807a420 .event edge, v0x7fc4676b7060_0, v0x7fc468079b30_0, v0x7fc46807a500_0, v0x7fc46807a450_0;
S_0x7fc46807b2d0 .scope generate, "genblk1[47]" "genblk1[47]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468078e70 .param/l "p" 0 2 102, +C4<0101111>;
S_0x7fc46807b500 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46807b2d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680cf450 .functor AND 1, L_0x7fc4680cfee0, L_0x7fc4680cff50, C4<1>, C4<1>;
L_0x7fc4680cfee0 .functor XOR 1, L_0x7fc4680d0990, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680cff50 .functor XOR 1, L_0x7fc4680d0ab0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d0020 .functor OR 1, L_0x7fc4680d0110, L_0x7fc4680d0250, C4<0>, C4<0>;
L_0x7fc4680d0110 .functor XOR 1, L_0x7fc4680d0990, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d0250 .functor XOR 1, L_0x7fc4680d0ab0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d07b0 .functor XOR 1, L_0x7fc4680d0990, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d08a0 .functor XOR 1, L_0x7fc4680d0ab0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46807d0b0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46807d140_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46807d1d0_0 .net "Carry_in", 0 0, L_0x7fc4680d0bd0;  1 drivers
v0x7fc46807d2a0_0 .net "Carry_out", 0 0, L_0x7fc4680d0740;  1 drivers
v0x7fc46807d330_0 .net "Result", 0 0, v0x7fc46807cee0_0;  1 drivers
v0x7fc46807d400_0 .net *"_s1", 0 0, L_0x7fc4680cfee0;  1 drivers
v0x7fc46807d490_0 .net *"_s3", 0 0, L_0x7fc4680cff50;  1 drivers
v0x7fc46807d520_0 .net *"_s6", 0 0, L_0x7fc4680d0110;  1 drivers
v0x7fc46807d5c0_0 .net *"_s8", 0 0, L_0x7fc4680d0250;  1 drivers
v0x7fc46807d6f0_0 .net "a", 0 0, L_0x7fc4680d0990;  1 drivers
v0x7fc46807d790_0 .net "b", 0 0, L_0x7fc4680d0ab0;  1 drivers
v0x7fc46807d830_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46807d8d0_0 .net "w0", 0 0, L_0x7fc4680cf450;  1 drivers
v0x7fc46807d980_0 .net "w1", 0 0, L_0x7fc4680d0020;  1 drivers
v0x7fc46807da10_0 .net "w2", 0 0, L_0x7fc4680d04e0;  1 drivers
S_0x7fc46807b7c0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46807b500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d0740 .functor OR 1, L_0x7fc4680d0430, L_0x7fc4680d0650, C4<0>, C4<0>;
v0x7fc46807c460_0 .net "c1", 0 0, L_0x7fc4680d0430;  1 drivers
v0x7fc46807c500_0 .net "c2", 0 0, L_0x7fc4680d0650;  1 drivers
v0x7fc46807c5b0_0 .net "fcarry", 0 0, L_0x7fc4680d0740;  alias, 1 drivers
v0x7fc46807c660_0 .net "fsum", 0 0, L_0x7fc4680d04e0;  alias, 1 drivers
v0x7fc46807c710_0 .net "in_a", 0 0, L_0x7fc4680d07b0;  1 drivers
v0x7fc46807c7e0_0 .net "in_b", 0 0, L_0x7fc4680d08a0;  1 drivers
v0x7fc46807c890_0 .net "in_carry", 0 0, L_0x7fc4680d0bd0;  alias, 1 drivers
v0x7fc46807c940_0 .net "s1", 0 0, L_0x7fc4680d0340;  1 drivers
S_0x7fc46807ba30 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46807b7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d0340 .functor XOR 1, L_0x7fc4680d07b0, L_0x7fc4680d08a0, C4<0>, C4<0>;
L_0x7fc4680d0430 .functor AND 1, L_0x7fc4680d07b0, L_0x7fc4680d08a0, C4<1>, C4<1>;
v0x7fc46807bc50_0 .net "carry", 0 0, L_0x7fc4680d0430;  alias, 1 drivers
v0x7fc46807bd00_0 .net "in_a", 0 0, L_0x7fc4680d07b0;  alias, 1 drivers
v0x7fc46807bda0_0 .net "in_b", 0 0, L_0x7fc4680d08a0;  alias, 1 drivers
v0x7fc46807be50_0 .net "sum", 0 0, L_0x7fc4680d0340;  alias, 1 drivers
S_0x7fc46807bf50 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46807b7c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d04e0 .functor XOR 1, L_0x7fc4680d0340, L_0x7fc4680d0bd0, C4<0>, C4<0>;
L_0x7fc4680d0650 .functor AND 1, L_0x7fc4680d0340, L_0x7fc4680d0bd0, C4<1>, C4<1>;
v0x7fc46807c170_0 .net "carry", 0 0, L_0x7fc4680d0650;  alias, 1 drivers
v0x7fc46807c210_0 .net "in_a", 0 0, L_0x7fc4680d0340;  alias, 1 drivers
v0x7fc46807c2d0_0 .net "in_b", 0 0, L_0x7fc4680d0bd0;  alias, 1 drivers
v0x7fc46807c380_0 .net "sum", 0 0, L_0x7fc4680d04e0;  alias, 1 drivers
S_0x7fc46807ca40 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46807b500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46807cca0_0 .net "a", 0 0, L_0x7fc4680cf450;  alias, 1 drivers
v0x7fc46807cd50_0 .net "b", 0 0, L_0x7fc4680d0020;  alias, 1 drivers
v0x7fc46807cdf0_0 .net "c", 0 0, L_0x7fc4680d04e0;  alias, 1 drivers
v0x7fc46807cee0_0 .var "out", 0 0;
v0x7fc46807cf70_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46807cc70 .event edge, v0x7fc4676b7060_0, v0x7fc46807c380_0, v0x7fc46807cd50_0, v0x7fc46807cca0_0;
S_0x7fc46807db20 .scope generate, "genblk1[48]" "genblk1[48]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46807b6c0 .param/l "p" 0 2 102, +C4<0110000>;
S_0x7fc46807dd50 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46807db20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d01e0 .functor AND 1, L_0x7fc4680d0c70, L_0x7fc4680d0ce0, C4<1>, C4<1>;
L_0x7fc4680d0c70 .functor XOR 1, L_0x7fc4680d1720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d0ce0 .functor XOR 1, L_0x7fc4680d1840, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d0db0 .functor OR 1, L_0x7fc4680d0ea0, L_0x7fc4680d0fe0, C4<0>, C4<0>;
L_0x7fc4680d0ea0 .functor XOR 1, L_0x7fc4680d1720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d0fe0 .functor XOR 1, L_0x7fc4680d1840, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d1540 .functor XOR 1, L_0x7fc4680d1720, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d1630 .functor XOR 1, L_0x7fc4680d1840, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46807f900_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46807f990_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46807fa20_0 .net "Carry_in", 0 0, L_0x7fc4680d1960;  1 drivers
v0x7fc46807faf0_0 .net "Carry_out", 0 0, L_0x7fc4680d14d0;  1 drivers
v0x7fc46807fb80_0 .net "Result", 0 0, v0x7fc46807f730_0;  1 drivers
v0x7fc46807fc50_0 .net *"_s1", 0 0, L_0x7fc4680d0c70;  1 drivers
v0x7fc46807fce0_0 .net *"_s3", 0 0, L_0x7fc4680d0ce0;  1 drivers
v0x7fc46807fd70_0 .net *"_s6", 0 0, L_0x7fc4680d0ea0;  1 drivers
v0x7fc46807fe10_0 .net *"_s8", 0 0, L_0x7fc4680d0fe0;  1 drivers
v0x7fc46807ff40_0 .net "a", 0 0, L_0x7fc4680d1720;  1 drivers
v0x7fc46807ffe0_0 .net "b", 0 0, L_0x7fc4680d1840;  1 drivers
v0x7fc468080080_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468080120_0 .net "w0", 0 0, L_0x7fc4680d01e0;  1 drivers
v0x7fc4680801d0_0 .net "w1", 0 0, L_0x7fc4680d0db0;  1 drivers
v0x7fc468080260_0 .net "w2", 0 0, L_0x7fc4680d1270;  1 drivers
S_0x7fc46807e010 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46807dd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d14d0 .functor OR 1, L_0x7fc4680d11c0, L_0x7fc4680d13e0, C4<0>, C4<0>;
v0x7fc46807ecb0_0 .net "c1", 0 0, L_0x7fc4680d11c0;  1 drivers
v0x7fc46807ed50_0 .net "c2", 0 0, L_0x7fc4680d13e0;  1 drivers
v0x7fc46807ee00_0 .net "fcarry", 0 0, L_0x7fc4680d14d0;  alias, 1 drivers
v0x7fc46807eeb0_0 .net "fsum", 0 0, L_0x7fc4680d1270;  alias, 1 drivers
v0x7fc46807ef60_0 .net "in_a", 0 0, L_0x7fc4680d1540;  1 drivers
v0x7fc46807f030_0 .net "in_b", 0 0, L_0x7fc4680d1630;  1 drivers
v0x7fc46807f0e0_0 .net "in_carry", 0 0, L_0x7fc4680d1960;  alias, 1 drivers
v0x7fc46807f190_0 .net "s1", 0 0, L_0x7fc4680d10d0;  1 drivers
S_0x7fc46807e280 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46807e010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d10d0 .functor XOR 1, L_0x7fc4680d1540, L_0x7fc4680d1630, C4<0>, C4<0>;
L_0x7fc4680d11c0 .functor AND 1, L_0x7fc4680d1540, L_0x7fc4680d1630, C4<1>, C4<1>;
v0x7fc46807e4a0_0 .net "carry", 0 0, L_0x7fc4680d11c0;  alias, 1 drivers
v0x7fc46807e550_0 .net "in_a", 0 0, L_0x7fc4680d1540;  alias, 1 drivers
v0x7fc46807e5f0_0 .net "in_b", 0 0, L_0x7fc4680d1630;  alias, 1 drivers
v0x7fc46807e6a0_0 .net "sum", 0 0, L_0x7fc4680d10d0;  alias, 1 drivers
S_0x7fc46807e7a0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46807e010;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d1270 .functor XOR 1, L_0x7fc4680d10d0, L_0x7fc4680d1960, C4<0>, C4<0>;
L_0x7fc4680d13e0 .functor AND 1, L_0x7fc4680d10d0, L_0x7fc4680d1960, C4<1>, C4<1>;
v0x7fc46807e9c0_0 .net "carry", 0 0, L_0x7fc4680d13e0;  alias, 1 drivers
v0x7fc46807ea60_0 .net "in_a", 0 0, L_0x7fc4680d10d0;  alias, 1 drivers
v0x7fc46807eb20_0 .net "in_b", 0 0, L_0x7fc4680d1960;  alias, 1 drivers
v0x7fc46807ebd0_0 .net "sum", 0 0, L_0x7fc4680d1270;  alias, 1 drivers
S_0x7fc46807f290 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46807dd50;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46807f4f0_0 .net "a", 0 0, L_0x7fc4680d01e0;  alias, 1 drivers
v0x7fc46807f5a0_0 .net "b", 0 0, L_0x7fc4680d0db0;  alias, 1 drivers
v0x7fc46807f640_0 .net "c", 0 0, L_0x7fc4680d1270;  alias, 1 drivers
v0x7fc46807f730_0 .var "out", 0 0;
v0x7fc46807f7c0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46807f4c0 .event edge, v0x7fc4676b7060_0, v0x7fc46807ebd0_0, v0x7fc46807f5a0_0, v0x7fc46807f4f0_0;
S_0x7fc468080370 .scope generate, "genblk1[49]" "genblk1[49]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46807df10 .param/l "p" 0 2 102, +C4<0110001>;
S_0x7fc4680805a0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468080370;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d0f70 .functor AND 1, L_0x7fc4680d1a00, L_0x7fc4680d1a70, C4<1>, C4<1>;
L_0x7fc4680d1a00 .functor XOR 1, L_0x7fc4680d24b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d1a70 .functor XOR 1, L_0x7fc4680d25d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d1b40 .functor OR 1, L_0x7fc4680d1c30, L_0x7fc4680d1d70, C4<0>, C4<0>;
L_0x7fc4680d1c30 .functor XOR 1, L_0x7fc4680d24b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d1d70 .functor XOR 1, L_0x7fc4680d25d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d22d0 .functor XOR 1, L_0x7fc4680d24b0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d23c0 .functor XOR 1, L_0x7fc4680d25d0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468082150_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680821e0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468082270_0 .net "Carry_in", 0 0, L_0x7fc4680d26f0;  1 drivers
v0x7fc468082340_0 .net "Carry_out", 0 0, L_0x7fc4680d2260;  1 drivers
v0x7fc4680823d0_0 .net "Result", 0 0, v0x7fc468081f80_0;  1 drivers
v0x7fc4680824a0_0 .net *"_s1", 0 0, L_0x7fc4680d1a00;  1 drivers
v0x7fc468082530_0 .net *"_s3", 0 0, L_0x7fc4680d1a70;  1 drivers
v0x7fc4680825c0_0 .net *"_s6", 0 0, L_0x7fc4680d1c30;  1 drivers
v0x7fc468082660_0 .net *"_s8", 0 0, L_0x7fc4680d1d70;  1 drivers
v0x7fc468082790_0 .net "a", 0 0, L_0x7fc4680d24b0;  1 drivers
v0x7fc468082830_0 .net "b", 0 0, L_0x7fc4680d25d0;  1 drivers
v0x7fc4680828d0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468082970_0 .net "w0", 0 0, L_0x7fc4680d0f70;  1 drivers
v0x7fc468082a20_0 .net "w1", 0 0, L_0x7fc4680d1b40;  1 drivers
v0x7fc468082ab0_0 .net "w2", 0 0, L_0x7fc4680d2000;  1 drivers
S_0x7fc468080860 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680805a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d2260 .functor OR 1, L_0x7fc4680d1f50, L_0x7fc4680d2170, C4<0>, C4<0>;
v0x7fc468081500_0 .net "c1", 0 0, L_0x7fc4680d1f50;  1 drivers
v0x7fc4680815a0_0 .net "c2", 0 0, L_0x7fc4680d2170;  1 drivers
v0x7fc468081650_0 .net "fcarry", 0 0, L_0x7fc4680d2260;  alias, 1 drivers
v0x7fc468081700_0 .net "fsum", 0 0, L_0x7fc4680d2000;  alias, 1 drivers
v0x7fc4680817b0_0 .net "in_a", 0 0, L_0x7fc4680d22d0;  1 drivers
v0x7fc468081880_0 .net "in_b", 0 0, L_0x7fc4680d23c0;  1 drivers
v0x7fc468081930_0 .net "in_carry", 0 0, L_0x7fc4680d26f0;  alias, 1 drivers
v0x7fc4680819e0_0 .net "s1", 0 0, L_0x7fc4680d1e60;  1 drivers
S_0x7fc468080ad0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468080860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d1e60 .functor XOR 1, L_0x7fc4680d22d0, L_0x7fc4680d23c0, C4<0>, C4<0>;
L_0x7fc4680d1f50 .functor AND 1, L_0x7fc4680d22d0, L_0x7fc4680d23c0, C4<1>, C4<1>;
v0x7fc468080cf0_0 .net "carry", 0 0, L_0x7fc4680d1f50;  alias, 1 drivers
v0x7fc468080da0_0 .net "in_a", 0 0, L_0x7fc4680d22d0;  alias, 1 drivers
v0x7fc468080e40_0 .net "in_b", 0 0, L_0x7fc4680d23c0;  alias, 1 drivers
v0x7fc468080ef0_0 .net "sum", 0 0, L_0x7fc4680d1e60;  alias, 1 drivers
S_0x7fc468080ff0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468080860;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d2000 .functor XOR 1, L_0x7fc4680d1e60, L_0x7fc4680d26f0, C4<0>, C4<0>;
L_0x7fc4680d2170 .functor AND 1, L_0x7fc4680d1e60, L_0x7fc4680d26f0, C4<1>, C4<1>;
v0x7fc468081210_0 .net "carry", 0 0, L_0x7fc4680d2170;  alias, 1 drivers
v0x7fc4680812b0_0 .net "in_a", 0 0, L_0x7fc4680d1e60;  alias, 1 drivers
v0x7fc468081370_0 .net "in_b", 0 0, L_0x7fc4680d26f0;  alias, 1 drivers
v0x7fc468081420_0 .net "sum", 0 0, L_0x7fc4680d2000;  alias, 1 drivers
S_0x7fc468081ae0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680805a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468081d40_0 .net "a", 0 0, L_0x7fc4680d0f70;  alias, 1 drivers
v0x7fc468081df0_0 .net "b", 0 0, L_0x7fc4680d1b40;  alias, 1 drivers
v0x7fc468081e90_0 .net "c", 0 0, L_0x7fc4680d2000;  alias, 1 drivers
v0x7fc468081f80_0 .var "out", 0 0;
v0x7fc468082010_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468081d10 .event edge, v0x7fc4676b7060_0, v0x7fc468081420_0, v0x7fc468081df0_0, v0x7fc468081d40_0;
S_0x7fc468082bc0 .scope generate, "genblk1[50]" "genblk1[50]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468080760 .param/l "p" 0 2 102, +C4<0110010>;
S_0x7fc468082df0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468082bc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d1d00 .functor AND 1, L_0x7fc4680d2790, L_0x7fc4680d2800, C4<1>, C4<1>;
L_0x7fc4680d2790 .functor XOR 1, L_0x7fc4680d3240, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d2800 .functor XOR 1, L_0x7fc4680d3360, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d28d0 .functor OR 1, L_0x7fc4680d29c0, L_0x7fc4680d2b00, C4<0>, C4<0>;
L_0x7fc4680d29c0 .functor XOR 1, L_0x7fc4680d3240, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d2b00 .functor XOR 1, L_0x7fc4680d3360, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d3060 .functor XOR 1, L_0x7fc4680d3240, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d3150 .functor XOR 1, L_0x7fc4680d3360, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680849a0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468084a30_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468084ac0_0 .net "Carry_in", 0 0, L_0x7fc4680d3480;  1 drivers
v0x7fc468084b90_0 .net "Carry_out", 0 0, L_0x7fc4680d2ff0;  1 drivers
v0x7fc468084c20_0 .net "Result", 0 0, v0x7fc4680847d0_0;  1 drivers
v0x7fc468084cf0_0 .net *"_s1", 0 0, L_0x7fc4680d2790;  1 drivers
v0x7fc468084d80_0 .net *"_s3", 0 0, L_0x7fc4680d2800;  1 drivers
v0x7fc468084e10_0 .net *"_s6", 0 0, L_0x7fc4680d29c0;  1 drivers
v0x7fc468084eb0_0 .net *"_s8", 0 0, L_0x7fc4680d2b00;  1 drivers
v0x7fc468084fe0_0 .net "a", 0 0, L_0x7fc4680d3240;  1 drivers
v0x7fc468085080_0 .net "b", 0 0, L_0x7fc4680d3360;  1 drivers
v0x7fc468085120_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680851c0_0 .net "w0", 0 0, L_0x7fc4680d1d00;  1 drivers
v0x7fc468085270_0 .net "w1", 0 0, L_0x7fc4680d28d0;  1 drivers
v0x7fc468085300_0 .net "w2", 0 0, L_0x7fc4680d2d90;  1 drivers
S_0x7fc4680830b0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468082df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d2ff0 .functor OR 1, L_0x7fc4680d2ce0, L_0x7fc4680d2f00, C4<0>, C4<0>;
v0x7fc468083d50_0 .net "c1", 0 0, L_0x7fc4680d2ce0;  1 drivers
v0x7fc468083df0_0 .net "c2", 0 0, L_0x7fc4680d2f00;  1 drivers
v0x7fc468083ea0_0 .net "fcarry", 0 0, L_0x7fc4680d2ff0;  alias, 1 drivers
v0x7fc468083f50_0 .net "fsum", 0 0, L_0x7fc4680d2d90;  alias, 1 drivers
v0x7fc468084000_0 .net "in_a", 0 0, L_0x7fc4680d3060;  1 drivers
v0x7fc4680840d0_0 .net "in_b", 0 0, L_0x7fc4680d3150;  1 drivers
v0x7fc468084180_0 .net "in_carry", 0 0, L_0x7fc4680d3480;  alias, 1 drivers
v0x7fc468084230_0 .net "s1", 0 0, L_0x7fc4680d2bf0;  1 drivers
S_0x7fc468083320 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680830b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d2bf0 .functor XOR 1, L_0x7fc4680d3060, L_0x7fc4680d3150, C4<0>, C4<0>;
L_0x7fc4680d2ce0 .functor AND 1, L_0x7fc4680d3060, L_0x7fc4680d3150, C4<1>, C4<1>;
v0x7fc468083540_0 .net "carry", 0 0, L_0x7fc4680d2ce0;  alias, 1 drivers
v0x7fc4680835f0_0 .net "in_a", 0 0, L_0x7fc4680d3060;  alias, 1 drivers
v0x7fc468083690_0 .net "in_b", 0 0, L_0x7fc4680d3150;  alias, 1 drivers
v0x7fc468083740_0 .net "sum", 0 0, L_0x7fc4680d2bf0;  alias, 1 drivers
S_0x7fc468083840 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680830b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d2d90 .functor XOR 1, L_0x7fc4680d2bf0, L_0x7fc4680d3480, C4<0>, C4<0>;
L_0x7fc4680d2f00 .functor AND 1, L_0x7fc4680d2bf0, L_0x7fc4680d3480, C4<1>, C4<1>;
v0x7fc468083a60_0 .net "carry", 0 0, L_0x7fc4680d2f00;  alias, 1 drivers
v0x7fc468083b00_0 .net "in_a", 0 0, L_0x7fc4680d2bf0;  alias, 1 drivers
v0x7fc468083bc0_0 .net "in_b", 0 0, L_0x7fc4680d3480;  alias, 1 drivers
v0x7fc468083c70_0 .net "sum", 0 0, L_0x7fc4680d2d90;  alias, 1 drivers
S_0x7fc468084330 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468082df0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468084590_0 .net "a", 0 0, L_0x7fc4680d1d00;  alias, 1 drivers
v0x7fc468084640_0 .net "b", 0 0, L_0x7fc4680d28d0;  alias, 1 drivers
v0x7fc4680846e0_0 .net "c", 0 0, L_0x7fc4680d2d90;  alias, 1 drivers
v0x7fc4680847d0_0 .var "out", 0 0;
v0x7fc468084860_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468084560 .event edge, v0x7fc4676b7060_0, v0x7fc468083c70_0, v0x7fc468084640_0, v0x7fc468084590_0;
S_0x7fc468085410 .scope generate, "genblk1[51]" "genblk1[51]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468082fb0 .param/l "p" 0 2 102, +C4<0110011>;
S_0x7fc468085640 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468085410;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d2a90 .functor AND 1, L_0x7fc4680d3520, L_0x7fc4680d3590, C4<1>, C4<1>;
L_0x7fc4680d3520 .functor XOR 1, L_0x7fc4680d3fd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d3590 .functor XOR 1, L_0x7fc4680d40f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d3660 .functor OR 1, L_0x7fc4680d3750, L_0x7fc4680d3890, C4<0>, C4<0>;
L_0x7fc4680d3750 .functor XOR 1, L_0x7fc4680d3fd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d3890 .functor XOR 1, L_0x7fc4680d40f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d3df0 .functor XOR 1, L_0x7fc4680d3fd0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d3ee0 .functor XOR 1, L_0x7fc4680d40f0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680871f0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468087280_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468087310_0 .net "Carry_in", 0 0, L_0x7fc4680d4210;  1 drivers
v0x7fc4680873e0_0 .net "Carry_out", 0 0, L_0x7fc4680d3d80;  1 drivers
v0x7fc468087470_0 .net "Result", 0 0, v0x7fc468087020_0;  1 drivers
v0x7fc468087540_0 .net *"_s1", 0 0, L_0x7fc4680d3520;  1 drivers
v0x7fc4680875d0_0 .net *"_s3", 0 0, L_0x7fc4680d3590;  1 drivers
v0x7fc468087660_0 .net *"_s6", 0 0, L_0x7fc4680d3750;  1 drivers
v0x7fc468087700_0 .net *"_s8", 0 0, L_0x7fc4680d3890;  1 drivers
v0x7fc468087830_0 .net "a", 0 0, L_0x7fc4680d3fd0;  1 drivers
v0x7fc4680878d0_0 .net "b", 0 0, L_0x7fc4680d40f0;  1 drivers
v0x7fc468087970_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468087a10_0 .net "w0", 0 0, L_0x7fc4680d2a90;  1 drivers
v0x7fc468087ac0_0 .net "w1", 0 0, L_0x7fc4680d3660;  1 drivers
v0x7fc468087b50_0 .net "w2", 0 0, L_0x7fc4680d3b20;  1 drivers
S_0x7fc468085900 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468085640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d3d80 .functor OR 1, L_0x7fc4680d3a70, L_0x7fc4680d3c90, C4<0>, C4<0>;
v0x7fc4680865a0_0 .net "c1", 0 0, L_0x7fc4680d3a70;  1 drivers
v0x7fc468086640_0 .net "c2", 0 0, L_0x7fc4680d3c90;  1 drivers
v0x7fc4680866f0_0 .net "fcarry", 0 0, L_0x7fc4680d3d80;  alias, 1 drivers
v0x7fc4680867a0_0 .net "fsum", 0 0, L_0x7fc4680d3b20;  alias, 1 drivers
v0x7fc468086850_0 .net "in_a", 0 0, L_0x7fc4680d3df0;  1 drivers
v0x7fc468086920_0 .net "in_b", 0 0, L_0x7fc4680d3ee0;  1 drivers
v0x7fc4680869d0_0 .net "in_carry", 0 0, L_0x7fc4680d4210;  alias, 1 drivers
v0x7fc468086a80_0 .net "s1", 0 0, L_0x7fc4680d3980;  1 drivers
S_0x7fc468085b70 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468085900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d3980 .functor XOR 1, L_0x7fc4680d3df0, L_0x7fc4680d3ee0, C4<0>, C4<0>;
L_0x7fc4680d3a70 .functor AND 1, L_0x7fc4680d3df0, L_0x7fc4680d3ee0, C4<1>, C4<1>;
v0x7fc468085d90_0 .net "carry", 0 0, L_0x7fc4680d3a70;  alias, 1 drivers
v0x7fc468085e40_0 .net "in_a", 0 0, L_0x7fc4680d3df0;  alias, 1 drivers
v0x7fc468085ee0_0 .net "in_b", 0 0, L_0x7fc4680d3ee0;  alias, 1 drivers
v0x7fc468085f90_0 .net "sum", 0 0, L_0x7fc4680d3980;  alias, 1 drivers
S_0x7fc468086090 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468085900;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d3b20 .functor XOR 1, L_0x7fc4680d3980, L_0x7fc4680d4210, C4<0>, C4<0>;
L_0x7fc4680d3c90 .functor AND 1, L_0x7fc4680d3980, L_0x7fc4680d4210, C4<1>, C4<1>;
v0x7fc4680862b0_0 .net "carry", 0 0, L_0x7fc4680d3c90;  alias, 1 drivers
v0x7fc468086350_0 .net "in_a", 0 0, L_0x7fc4680d3980;  alias, 1 drivers
v0x7fc468086410_0 .net "in_b", 0 0, L_0x7fc4680d4210;  alias, 1 drivers
v0x7fc4680864c0_0 .net "sum", 0 0, L_0x7fc4680d3b20;  alias, 1 drivers
S_0x7fc468086b80 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468085640;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468086de0_0 .net "a", 0 0, L_0x7fc4680d2a90;  alias, 1 drivers
v0x7fc468086e90_0 .net "b", 0 0, L_0x7fc4680d3660;  alias, 1 drivers
v0x7fc468086f30_0 .net "c", 0 0, L_0x7fc4680d3b20;  alias, 1 drivers
v0x7fc468087020_0 .var "out", 0 0;
v0x7fc4680870b0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468086db0 .event edge, v0x7fc4676b7060_0, v0x7fc4680864c0_0, v0x7fc468086e90_0, v0x7fc468086de0_0;
S_0x7fc468087c60 .scope generate, "genblk1[52]" "genblk1[52]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468085800 .param/l "p" 0 2 102, +C4<0110100>;
S_0x7fc468087e90 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468087c60;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d3820 .functor AND 1, L_0x7fc4680d42b0, L_0x7fc4680d4320, C4<1>, C4<1>;
L_0x7fc4680d42b0 .functor XOR 1, L_0x7fc4680d4d60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d4320 .functor XOR 1, L_0x7fc4680d4e80, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d43f0 .functor OR 1, L_0x7fc4680d44e0, L_0x7fc4680d4620, C4<0>, C4<0>;
L_0x7fc4680d44e0 .functor XOR 1, L_0x7fc4680d4d60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d4620 .functor XOR 1, L_0x7fc4680d4e80, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d4b80 .functor XOR 1, L_0x7fc4680d4d60, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d4c70 .functor XOR 1, L_0x7fc4680d4e80, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468089a40_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468089ad0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468089b60_0 .net "Carry_in", 0 0, L_0x7fc4680d4fa0;  1 drivers
v0x7fc468089c30_0 .net "Carry_out", 0 0, L_0x7fc4680d4b10;  1 drivers
v0x7fc468089cc0_0 .net "Result", 0 0, v0x7fc468089870_0;  1 drivers
v0x7fc468089d90_0 .net *"_s1", 0 0, L_0x7fc4680d42b0;  1 drivers
v0x7fc468089e20_0 .net *"_s3", 0 0, L_0x7fc4680d4320;  1 drivers
v0x7fc468089eb0_0 .net *"_s6", 0 0, L_0x7fc4680d44e0;  1 drivers
v0x7fc468089f50_0 .net *"_s8", 0 0, L_0x7fc4680d4620;  1 drivers
v0x7fc46808a080_0 .net "a", 0 0, L_0x7fc4680d4d60;  1 drivers
v0x7fc46808a120_0 .net "b", 0 0, L_0x7fc4680d4e80;  1 drivers
v0x7fc46808a1c0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46808a260_0 .net "w0", 0 0, L_0x7fc4680d3820;  1 drivers
v0x7fc46808a310_0 .net "w1", 0 0, L_0x7fc4680d43f0;  1 drivers
v0x7fc46808a3a0_0 .net "w2", 0 0, L_0x7fc4680d48b0;  1 drivers
S_0x7fc468088150 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468087e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d4b10 .functor OR 1, L_0x7fc4680d4800, L_0x7fc4680d4a20, C4<0>, C4<0>;
v0x7fc468088df0_0 .net "c1", 0 0, L_0x7fc4680d4800;  1 drivers
v0x7fc468088e90_0 .net "c2", 0 0, L_0x7fc4680d4a20;  1 drivers
v0x7fc468088f40_0 .net "fcarry", 0 0, L_0x7fc4680d4b10;  alias, 1 drivers
v0x7fc468088ff0_0 .net "fsum", 0 0, L_0x7fc4680d48b0;  alias, 1 drivers
v0x7fc4680890a0_0 .net "in_a", 0 0, L_0x7fc4680d4b80;  1 drivers
v0x7fc468089170_0 .net "in_b", 0 0, L_0x7fc4680d4c70;  1 drivers
v0x7fc468089220_0 .net "in_carry", 0 0, L_0x7fc4680d4fa0;  alias, 1 drivers
v0x7fc4680892d0_0 .net "s1", 0 0, L_0x7fc4680d4710;  1 drivers
S_0x7fc4680883c0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468088150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d4710 .functor XOR 1, L_0x7fc4680d4b80, L_0x7fc4680d4c70, C4<0>, C4<0>;
L_0x7fc4680d4800 .functor AND 1, L_0x7fc4680d4b80, L_0x7fc4680d4c70, C4<1>, C4<1>;
v0x7fc4680885e0_0 .net "carry", 0 0, L_0x7fc4680d4800;  alias, 1 drivers
v0x7fc468088690_0 .net "in_a", 0 0, L_0x7fc4680d4b80;  alias, 1 drivers
v0x7fc468088730_0 .net "in_b", 0 0, L_0x7fc4680d4c70;  alias, 1 drivers
v0x7fc4680887e0_0 .net "sum", 0 0, L_0x7fc4680d4710;  alias, 1 drivers
S_0x7fc4680888e0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468088150;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d48b0 .functor XOR 1, L_0x7fc4680d4710, L_0x7fc4680d4fa0, C4<0>, C4<0>;
L_0x7fc4680d4a20 .functor AND 1, L_0x7fc4680d4710, L_0x7fc4680d4fa0, C4<1>, C4<1>;
v0x7fc468088b00_0 .net "carry", 0 0, L_0x7fc4680d4a20;  alias, 1 drivers
v0x7fc468088ba0_0 .net "in_a", 0 0, L_0x7fc4680d4710;  alias, 1 drivers
v0x7fc468088c60_0 .net "in_b", 0 0, L_0x7fc4680d4fa0;  alias, 1 drivers
v0x7fc468088d10_0 .net "sum", 0 0, L_0x7fc4680d48b0;  alias, 1 drivers
S_0x7fc4680893d0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468087e90;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468089630_0 .net "a", 0 0, L_0x7fc4680d3820;  alias, 1 drivers
v0x7fc4680896e0_0 .net "b", 0 0, L_0x7fc4680d43f0;  alias, 1 drivers
v0x7fc468089780_0 .net "c", 0 0, L_0x7fc4680d48b0;  alias, 1 drivers
v0x7fc468089870_0 .var "out", 0 0;
v0x7fc468089900_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468089600 .event edge, v0x7fc4676b7060_0, v0x7fc468088d10_0, v0x7fc4680896e0_0, v0x7fc468089630_0;
S_0x7fc46808a4b0 .scope generate, "genblk1[53]" "genblk1[53]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468088050 .param/l "p" 0 2 102, +C4<0110101>;
S_0x7fc46808a6e0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46808a4b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d45b0 .functor AND 1, L_0x7fc4680d5040, L_0x7fc4680d50b0, C4<1>, C4<1>;
L_0x7fc4680d5040 .functor XOR 1, L_0x7fc4680d5af0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d50b0 .functor XOR 1, L_0x7fc4680d5c10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d5180 .functor OR 1, L_0x7fc4680d5270, L_0x7fc4680d53b0, C4<0>, C4<0>;
L_0x7fc4680d5270 .functor XOR 1, L_0x7fc4680d5af0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d53b0 .functor XOR 1, L_0x7fc4680d5c10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d5910 .functor XOR 1, L_0x7fc4680d5af0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d5a00 .functor XOR 1, L_0x7fc4680d5c10, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46808c290_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46808c320_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46808c3b0_0 .net "Carry_in", 0 0, L_0x7fc4680d5d30;  1 drivers
v0x7fc46808c480_0 .net "Carry_out", 0 0, L_0x7fc4680d58a0;  1 drivers
v0x7fc46808c510_0 .net "Result", 0 0, v0x7fc46808c0c0_0;  1 drivers
v0x7fc46808c5e0_0 .net *"_s1", 0 0, L_0x7fc4680d5040;  1 drivers
v0x7fc46808c670_0 .net *"_s3", 0 0, L_0x7fc4680d50b0;  1 drivers
v0x7fc46808c700_0 .net *"_s6", 0 0, L_0x7fc4680d5270;  1 drivers
v0x7fc46808c7a0_0 .net *"_s8", 0 0, L_0x7fc4680d53b0;  1 drivers
v0x7fc46808c8d0_0 .net "a", 0 0, L_0x7fc4680d5af0;  1 drivers
v0x7fc46808c970_0 .net "b", 0 0, L_0x7fc4680d5c10;  1 drivers
v0x7fc46808ca10_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46808cab0_0 .net "w0", 0 0, L_0x7fc4680d45b0;  1 drivers
v0x7fc46808cb60_0 .net "w1", 0 0, L_0x7fc4680d5180;  1 drivers
v0x7fc46808cbf0_0 .net "w2", 0 0, L_0x7fc4680d5640;  1 drivers
S_0x7fc46808a9a0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46808a6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d58a0 .functor OR 1, L_0x7fc4680d5590, L_0x7fc4680d57b0, C4<0>, C4<0>;
v0x7fc46808b640_0 .net "c1", 0 0, L_0x7fc4680d5590;  1 drivers
v0x7fc46808b6e0_0 .net "c2", 0 0, L_0x7fc4680d57b0;  1 drivers
v0x7fc46808b790_0 .net "fcarry", 0 0, L_0x7fc4680d58a0;  alias, 1 drivers
v0x7fc46808b840_0 .net "fsum", 0 0, L_0x7fc4680d5640;  alias, 1 drivers
v0x7fc46808b8f0_0 .net "in_a", 0 0, L_0x7fc4680d5910;  1 drivers
v0x7fc46808b9c0_0 .net "in_b", 0 0, L_0x7fc4680d5a00;  1 drivers
v0x7fc46808ba70_0 .net "in_carry", 0 0, L_0x7fc4680d5d30;  alias, 1 drivers
v0x7fc46808bb20_0 .net "s1", 0 0, L_0x7fc4680d54a0;  1 drivers
S_0x7fc46808ac10 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46808a9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d54a0 .functor XOR 1, L_0x7fc4680d5910, L_0x7fc4680d5a00, C4<0>, C4<0>;
L_0x7fc4680d5590 .functor AND 1, L_0x7fc4680d5910, L_0x7fc4680d5a00, C4<1>, C4<1>;
v0x7fc46808ae30_0 .net "carry", 0 0, L_0x7fc4680d5590;  alias, 1 drivers
v0x7fc46808aee0_0 .net "in_a", 0 0, L_0x7fc4680d5910;  alias, 1 drivers
v0x7fc46808af80_0 .net "in_b", 0 0, L_0x7fc4680d5a00;  alias, 1 drivers
v0x7fc46808b030_0 .net "sum", 0 0, L_0x7fc4680d54a0;  alias, 1 drivers
S_0x7fc46808b130 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46808a9a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d5640 .functor XOR 1, L_0x7fc4680d54a0, L_0x7fc4680d5d30, C4<0>, C4<0>;
L_0x7fc4680d57b0 .functor AND 1, L_0x7fc4680d54a0, L_0x7fc4680d5d30, C4<1>, C4<1>;
v0x7fc46808b350_0 .net "carry", 0 0, L_0x7fc4680d57b0;  alias, 1 drivers
v0x7fc46808b3f0_0 .net "in_a", 0 0, L_0x7fc4680d54a0;  alias, 1 drivers
v0x7fc46808b4b0_0 .net "in_b", 0 0, L_0x7fc4680d5d30;  alias, 1 drivers
v0x7fc46808b560_0 .net "sum", 0 0, L_0x7fc4680d5640;  alias, 1 drivers
S_0x7fc46808bc20 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46808a6e0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46808be80_0 .net "a", 0 0, L_0x7fc4680d45b0;  alias, 1 drivers
v0x7fc46808bf30_0 .net "b", 0 0, L_0x7fc4680d5180;  alias, 1 drivers
v0x7fc46808bfd0_0 .net "c", 0 0, L_0x7fc4680d5640;  alias, 1 drivers
v0x7fc46808c0c0_0 .var "out", 0 0;
v0x7fc46808c150_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46808be50 .event edge, v0x7fc4676b7060_0, v0x7fc46808b560_0, v0x7fc46808bf30_0, v0x7fc46808be80_0;
S_0x7fc46808cd00 .scope generate, "genblk1[54]" "genblk1[54]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46808a8a0 .param/l "p" 0 2 102, +C4<0110110>;
S_0x7fc46808cf30 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46808cd00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d5340 .functor AND 1, L_0x7fc4680d5dd0, L_0x7fc4680d5e40, C4<1>, C4<1>;
L_0x7fc4680d5dd0 .functor XOR 1, L_0x7fc4680d6880, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d5e40 .functor XOR 1, L_0x7fc4680d69a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d5f10 .functor OR 1, L_0x7fc4680d6000, L_0x7fc4680d6140, C4<0>, C4<0>;
L_0x7fc4680d6000 .functor XOR 1, L_0x7fc4680d6880, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d6140 .functor XOR 1, L_0x7fc4680d69a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d66a0 .functor XOR 1, L_0x7fc4680d6880, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d6790 .functor XOR 1, L_0x7fc4680d69a0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46808eae0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46808eb70_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46808ec00_0 .net "Carry_in", 0 0, L_0x7fc4680d6ac0;  1 drivers
v0x7fc46808ecd0_0 .net "Carry_out", 0 0, L_0x7fc4680d6630;  1 drivers
v0x7fc46808ed60_0 .net "Result", 0 0, v0x7fc46808e910_0;  1 drivers
v0x7fc46808ee30_0 .net *"_s1", 0 0, L_0x7fc4680d5dd0;  1 drivers
v0x7fc46808eec0_0 .net *"_s3", 0 0, L_0x7fc4680d5e40;  1 drivers
v0x7fc46808ef50_0 .net *"_s6", 0 0, L_0x7fc4680d6000;  1 drivers
v0x7fc46808eff0_0 .net *"_s8", 0 0, L_0x7fc4680d6140;  1 drivers
v0x7fc46808f120_0 .net "a", 0 0, L_0x7fc4680d6880;  1 drivers
v0x7fc46808f1c0_0 .net "b", 0 0, L_0x7fc4680d69a0;  1 drivers
v0x7fc46808f260_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46808f300_0 .net "w0", 0 0, L_0x7fc4680d5340;  1 drivers
v0x7fc46808f3b0_0 .net "w1", 0 0, L_0x7fc4680d5f10;  1 drivers
v0x7fc46808f440_0 .net "w2", 0 0, L_0x7fc4680d63d0;  1 drivers
S_0x7fc46808d1f0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46808cf30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d6630 .functor OR 1, L_0x7fc4680d6320, L_0x7fc4680d6540, C4<0>, C4<0>;
v0x7fc46808de90_0 .net "c1", 0 0, L_0x7fc4680d6320;  1 drivers
v0x7fc46808df30_0 .net "c2", 0 0, L_0x7fc4680d6540;  1 drivers
v0x7fc46808dfe0_0 .net "fcarry", 0 0, L_0x7fc4680d6630;  alias, 1 drivers
v0x7fc46808e090_0 .net "fsum", 0 0, L_0x7fc4680d63d0;  alias, 1 drivers
v0x7fc46808e140_0 .net "in_a", 0 0, L_0x7fc4680d66a0;  1 drivers
v0x7fc46808e210_0 .net "in_b", 0 0, L_0x7fc4680d6790;  1 drivers
v0x7fc46808e2c0_0 .net "in_carry", 0 0, L_0x7fc4680d6ac0;  alias, 1 drivers
v0x7fc46808e370_0 .net "s1", 0 0, L_0x7fc4680d6230;  1 drivers
S_0x7fc46808d460 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46808d1f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d6230 .functor XOR 1, L_0x7fc4680d66a0, L_0x7fc4680d6790, C4<0>, C4<0>;
L_0x7fc4680d6320 .functor AND 1, L_0x7fc4680d66a0, L_0x7fc4680d6790, C4<1>, C4<1>;
v0x7fc46808d680_0 .net "carry", 0 0, L_0x7fc4680d6320;  alias, 1 drivers
v0x7fc46808d730_0 .net "in_a", 0 0, L_0x7fc4680d66a0;  alias, 1 drivers
v0x7fc46808d7d0_0 .net "in_b", 0 0, L_0x7fc4680d6790;  alias, 1 drivers
v0x7fc46808d880_0 .net "sum", 0 0, L_0x7fc4680d6230;  alias, 1 drivers
S_0x7fc46808d980 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46808d1f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d63d0 .functor XOR 1, L_0x7fc4680d6230, L_0x7fc4680d6ac0, C4<0>, C4<0>;
L_0x7fc4680d6540 .functor AND 1, L_0x7fc4680d6230, L_0x7fc4680d6ac0, C4<1>, C4<1>;
v0x7fc46808dba0_0 .net "carry", 0 0, L_0x7fc4680d6540;  alias, 1 drivers
v0x7fc46808dc40_0 .net "in_a", 0 0, L_0x7fc4680d6230;  alias, 1 drivers
v0x7fc46808dd00_0 .net "in_b", 0 0, L_0x7fc4680d6ac0;  alias, 1 drivers
v0x7fc46808ddb0_0 .net "sum", 0 0, L_0x7fc4680d63d0;  alias, 1 drivers
S_0x7fc46808e470 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46808cf30;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46808e6d0_0 .net "a", 0 0, L_0x7fc4680d5340;  alias, 1 drivers
v0x7fc46808e780_0 .net "b", 0 0, L_0x7fc4680d5f10;  alias, 1 drivers
v0x7fc46808e820_0 .net "c", 0 0, L_0x7fc4680d63d0;  alias, 1 drivers
v0x7fc46808e910_0 .var "out", 0 0;
v0x7fc46808e9a0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46808e6a0 .event edge, v0x7fc4676b7060_0, v0x7fc46808ddb0_0, v0x7fc46808e780_0, v0x7fc46808e6d0_0;
S_0x7fc46808f550 .scope generate, "genblk1[55]" "genblk1[55]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46808d0f0 .param/l "p" 0 2 102, +C4<0110111>;
S_0x7fc46808f780 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46808f550;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d60d0 .functor AND 1, L_0x7fc4680d6b60, L_0x7fc4680d6bd0, C4<1>, C4<1>;
L_0x7fc4680d6b60 .functor XOR 1, L_0x7fc4680d7610, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d6bd0 .functor XOR 1, L_0x7fc4680d7730, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d6ca0 .functor OR 1, L_0x7fc4680d6d90, L_0x7fc4680d6ed0, C4<0>, C4<0>;
L_0x7fc4680d6d90 .functor XOR 1, L_0x7fc4680d7610, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d6ed0 .functor XOR 1, L_0x7fc4680d7730, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d7430 .functor XOR 1, L_0x7fc4680d7610, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d7520 .functor XOR 1, L_0x7fc4680d7730, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468091330_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680913c0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468091450_0 .net "Carry_in", 0 0, L_0x7fc4680d7850;  1 drivers
v0x7fc468091520_0 .net "Carry_out", 0 0, L_0x7fc4680d73c0;  1 drivers
v0x7fc4680915b0_0 .net "Result", 0 0, v0x7fc468091160_0;  1 drivers
v0x7fc468091680_0 .net *"_s1", 0 0, L_0x7fc4680d6b60;  1 drivers
v0x7fc468091710_0 .net *"_s3", 0 0, L_0x7fc4680d6bd0;  1 drivers
v0x7fc4680917a0_0 .net *"_s6", 0 0, L_0x7fc4680d6d90;  1 drivers
v0x7fc468091840_0 .net *"_s8", 0 0, L_0x7fc4680d6ed0;  1 drivers
v0x7fc468091970_0 .net "a", 0 0, L_0x7fc4680d7610;  1 drivers
v0x7fc468091a10_0 .net "b", 0 0, L_0x7fc4680d7730;  1 drivers
v0x7fc468091ab0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468091b50_0 .net "w0", 0 0, L_0x7fc4680d60d0;  1 drivers
v0x7fc468091c00_0 .net "w1", 0 0, L_0x7fc4680d6ca0;  1 drivers
v0x7fc468091c90_0 .net "w2", 0 0, L_0x7fc4680d7160;  1 drivers
S_0x7fc46808fa40 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46808f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d73c0 .functor OR 1, L_0x7fc4680d70b0, L_0x7fc4680d72d0, C4<0>, C4<0>;
v0x7fc4680906e0_0 .net "c1", 0 0, L_0x7fc4680d70b0;  1 drivers
v0x7fc468090780_0 .net "c2", 0 0, L_0x7fc4680d72d0;  1 drivers
v0x7fc468090830_0 .net "fcarry", 0 0, L_0x7fc4680d73c0;  alias, 1 drivers
v0x7fc4680908e0_0 .net "fsum", 0 0, L_0x7fc4680d7160;  alias, 1 drivers
v0x7fc468090990_0 .net "in_a", 0 0, L_0x7fc4680d7430;  1 drivers
v0x7fc468090a60_0 .net "in_b", 0 0, L_0x7fc4680d7520;  1 drivers
v0x7fc468090b10_0 .net "in_carry", 0 0, L_0x7fc4680d7850;  alias, 1 drivers
v0x7fc468090bc0_0 .net "s1", 0 0, L_0x7fc4680d6fc0;  1 drivers
S_0x7fc46808fcb0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46808fa40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d6fc0 .functor XOR 1, L_0x7fc4680d7430, L_0x7fc4680d7520, C4<0>, C4<0>;
L_0x7fc4680d70b0 .functor AND 1, L_0x7fc4680d7430, L_0x7fc4680d7520, C4<1>, C4<1>;
v0x7fc46808fed0_0 .net "carry", 0 0, L_0x7fc4680d70b0;  alias, 1 drivers
v0x7fc46808ff80_0 .net "in_a", 0 0, L_0x7fc4680d7430;  alias, 1 drivers
v0x7fc468090020_0 .net "in_b", 0 0, L_0x7fc4680d7520;  alias, 1 drivers
v0x7fc4680900d0_0 .net "sum", 0 0, L_0x7fc4680d6fc0;  alias, 1 drivers
S_0x7fc4680901d0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46808fa40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d7160 .functor XOR 1, L_0x7fc4680d6fc0, L_0x7fc4680d7850, C4<0>, C4<0>;
L_0x7fc4680d72d0 .functor AND 1, L_0x7fc4680d6fc0, L_0x7fc4680d7850, C4<1>, C4<1>;
v0x7fc4680903f0_0 .net "carry", 0 0, L_0x7fc4680d72d0;  alias, 1 drivers
v0x7fc468090490_0 .net "in_a", 0 0, L_0x7fc4680d6fc0;  alias, 1 drivers
v0x7fc468090550_0 .net "in_b", 0 0, L_0x7fc4680d7850;  alias, 1 drivers
v0x7fc468090600_0 .net "sum", 0 0, L_0x7fc4680d7160;  alias, 1 drivers
S_0x7fc468090cc0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46808f780;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468090f20_0 .net "a", 0 0, L_0x7fc4680d60d0;  alias, 1 drivers
v0x7fc468090fd0_0 .net "b", 0 0, L_0x7fc4680d6ca0;  alias, 1 drivers
v0x7fc468091070_0 .net "c", 0 0, L_0x7fc4680d7160;  alias, 1 drivers
v0x7fc468091160_0 .var "out", 0 0;
v0x7fc4680911f0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468090ef0 .event edge, v0x7fc4676b7060_0, v0x7fc468090600_0, v0x7fc468090fd0_0, v0x7fc468090f20_0;
S_0x7fc468091da0 .scope generate, "genblk1[56]" "genblk1[56]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46808f940 .param/l "p" 0 2 102, +C4<0111000>;
S_0x7fc468091fd0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468091da0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d6e60 .functor AND 1, L_0x7fc4680d78f0, L_0x7fc4680d7960, C4<1>, C4<1>;
L_0x7fc4680d78f0 .functor XOR 1, L_0x7fc4680d83a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d7960 .functor XOR 1, L_0x7fc4680d84c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d7a30 .functor OR 1, L_0x7fc4680d7b20, L_0x7fc4680d7c60, C4<0>, C4<0>;
L_0x7fc4680d7b20 .functor XOR 1, L_0x7fc4680d83a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d7c60 .functor XOR 1, L_0x7fc4680d84c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d81c0 .functor XOR 1, L_0x7fc4680d83a0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d82b0 .functor XOR 1, L_0x7fc4680d84c0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468093b80_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468093c10_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468093ca0_0 .net "Carry_in", 0 0, L_0x7fc4680d85e0;  1 drivers
v0x7fc468093d70_0 .net "Carry_out", 0 0, L_0x7fc4680d8150;  1 drivers
v0x7fc468093e00_0 .net "Result", 0 0, v0x7fc4680939b0_0;  1 drivers
v0x7fc468093ed0_0 .net *"_s1", 0 0, L_0x7fc4680d78f0;  1 drivers
v0x7fc468093f60_0 .net *"_s3", 0 0, L_0x7fc4680d7960;  1 drivers
v0x7fc468093ff0_0 .net *"_s6", 0 0, L_0x7fc4680d7b20;  1 drivers
v0x7fc468094090_0 .net *"_s8", 0 0, L_0x7fc4680d7c60;  1 drivers
v0x7fc4680941c0_0 .net "a", 0 0, L_0x7fc4680d83a0;  1 drivers
v0x7fc468094260_0 .net "b", 0 0, L_0x7fc4680d84c0;  1 drivers
v0x7fc468094300_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680943a0_0 .net "w0", 0 0, L_0x7fc4680d6e60;  1 drivers
v0x7fc468094450_0 .net "w1", 0 0, L_0x7fc4680d7a30;  1 drivers
v0x7fc4680944e0_0 .net "w2", 0 0, L_0x7fc4680d7ef0;  1 drivers
S_0x7fc468092290 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468091fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d8150 .functor OR 1, L_0x7fc4680d7e40, L_0x7fc4680d8060, C4<0>, C4<0>;
v0x7fc468092f30_0 .net "c1", 0 0, L_0x7fc4680d7e40;  1 drivers
v0x7fc468092fd0_0 .net "c2", 0 0, L_0x7fc4680d8060;  1 drivers
v0x7fc468093080_0 .net "fcarry", 0 0, L_0x7fc4680d8150;  alias, 1 drivers
v0x7fc468093130_0 .net "fsum", 0 0, L_0x7fc4680d7ef0;  alias, 1 drivers
v0x7fc4680931e0_0 .net "in_a", 0 0, L_0x7fc4680d81c0;  1 drivers
v0x7fc4680932b0_0 .net "in_b", 0 0, L_0x7fc4680d82b0;  1 drivers
v0x7fc468093360_0 .net "in_carry", 0 0, L_0x7fc4680d85e0;  alias, 1 drivers
v0x7fc468093410_0 .net "s1", 0 0, L_0x7fc4680d7d50;  1 drivers
S_0x7fc468092500 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468092290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d7d50 .functor XOR 1, L_0x7fc4680d81c0, L_0x7fc4680d82b0, C4<0>, C4<0>;
L_0x7fc4680d7e40 .functor AND 1, L_0x7fc4680d81c0, L_0x7fc4680d82b0, C4<1>, C4<1>;
v0x7fc468092720_0 .net "carry", 0 0, L_0x7fc4680d7e40;  alias, 1 drivers
v0x7fc4680927d0_0 .net "in_a", 0 0, L_0x7fc4680d81c0;  alias, 1 drivers
v0x7fc468092870_0 .net "in_b", 0 0, L_0x7fc4680d82b0;  alias, 1 drivers
v0x7fc468092920_0 .net "sum", 0 0, L_0x7fc4680d7d50;  alias, 1 drivers
S_0x7fc468092a20 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468092290;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d7ef0 .functor XOR 1, L_0x7fc4680d7d50, L_0x7fc4680d85e0, C4<0>, C4<0>;
L_0x7fc4680d8060 .functor AND 1, L_0x7fc4680d7d50, L_0x7fc4680d85e0, C4<1>, C4<1>;
v0x7fc468092c40_0 .net "carry", 0 0, L_0x7fc4680d8060;  alias, 1 drivers
v0x7fc468092ce0_0 .net "in_a", 0 0, L_0x7fc4680d7d50;  alias, 1 drivers
v0x7fc468092da0_0 .net "in_b", 0 0, L_0x7fc4680d85e0;  alias, 1 drivers
v0x7fc468092e50_0 .net "sum", 0 0, L_0x7fc4680d7ef0;  alias, 1 drivers
S_0x7fc468093510 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468091fd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468093770_0 .net "a", 0 0, L_0x7fc4680d6e60;  alias, 1 drivers
v0x7fc468093820_0 .net "b", 0 0, L_0x7fc4680d7a30;  alias, 1 drivers
v0x7fc4680938c0_0 .net "c", 0 0, L_0x7fc4680d7ef0;  alias, 1 drivers
v0x7fc4680939b0_0 .var "out", 0 0;
v0x7fc468093a40_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468093740 .event edge, v0x7fc4676b7060_0, v0x7fc468092e50_0, v0x7fc468093820_0, v0x7fc468093770_0;
S_0x7fc4680945f0 .scope generate, "genblk1[57]" "genblk1[57]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468092190 .param/l "p" 0 2 102, +C4<0111001>;
S_0x7fc468094820 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680945f0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d7bf0 .functor AND 1, L_0x7fc4680d8680, L_0x7fc4680d86f0, C4<1>, C4<1>;
L_0x7fc4680d8680 .functor XOR 1, L_0x7fc4680d9130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d86f0 .functor XOR 1, L_0x7fc4680d9250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d87c0 .functor OR 1, L_0x7fc4680d88b0, L_0x7fc4680d89f0, C4<0>, C4<0>;
L_0x7fc4680d88b0 .functor XOR 1, L_0x7fc4680d9130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d89f0 .functor XOR 1, L_0x7fc4680d9250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d8f50 .functor XOR 1, L_0x7fc4680d9130, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d9040 .functor XOR 1, L_0x7fc4680d9250, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680963d0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468096460_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680964f0_0 .net "Carry_in", 0 0, L_0x7fc4680d9370;  1 drivers
v0x7fc4680965c0_0 .net "Carry_out", 0 0, L_0x7fc4680d8ee0;  1 drivers
v0x7fc468096650_0 .net "Result", 0 0, v0x7fc468096200_0;  1 drivers
v0x7fc468096720_0 .net *"_s1", 0 0, L_0x7fc4680d8680;  1 drivers
v0x7fc4680967b0_0 .net *"_s3", 0 0, L_0x7fc4680d86f0;  1 drivers
v0x7fc468096840_0 .net *"_s6", 0 0, L_0x7fc4680d88b0;  1 drivers
v0x7fc4680968e0_0 .net *"_s8", 0 0, L_0x7fc4680d89f0;  1 drivers
v0x7fc468096a10_0 .net "a", 0 0, L_0x7fc4680d9130;  1 drivers
v0x7fc468096ab0_0 .net "b", 0 0, L_0x7fc4680d9250;  1 drivers
v0x7fc468096b50_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468096bf0_0 .net "w0", 0 0, L_0x7fc4680d7bf0;  1 drivers
v0x7fc468096ca0_0 .net "w1", 0 0, L_0x7fc4680d87c0;  1 drivers
v0x7fc468096d30_0 .net "w2", 0 0, L_0x7fc4680d8c80;  1 drivers
S_0x7fc468094ae0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468094820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d8ee0 .functor OR 1, L_0x7fc4680d8bd0, L_0x7fc4680d8df0, C4<0>, C4<0>;
v0x7fc468095780_0 .net "c1", 0 0, L_0x7fc4680d8bd0;  1 drivers
v0x7fc468095820_0 .net "c2", 0 0, L_0x7fc4680d8df0;  1 drivers
v0x7fc4680958d0_0 .net "fcarry", 0 0, L_0x7fc4680d8ee0;  alias, 1 drivers
v0x7fc468095980_0 .net "fsum", 0 0, L_0x7fc4680d8c80;  alias, 1 drivers
v0x7fc468095a30_0 .net "in_a", 0 0, L_0x7fc4680d8f50;  1 drivers
v0x7fc468095b00_0 .net "in_b", 0 0, L_0x7fc4680d9040;  1 drivers
v0x7fc468095bb0_0 .net "in_carry", 0 0, L_0x7fc4680d9370;  alias, 1 drivers
v0x7fc468095c60_0 .net "s1", 0 0, L_0x7fc4680d8ae0;  1 drivers
S_0x7fc468094d50 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468094ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d8ae0 .functor XOR 1, L_0x7fc4680d8f50, L_0x7fc4680d9040, C4<0>, C4<0>;
L_0x7fc4680d8bd0 .functor AND 1, L_0x7fc4680d8f50, L_0x7fc4680d9040, C4<1>, C4<1>;
v0x7fc468094f70_0 .net "carry", 0 0, L_0x7fc4680d8bd0;  alias, 1 drivers
v0x7fc468095020_0 .net "in_a", 0 0, L_0x7fc4680d8f50;  alias, 1 drivers
v0x7fc4680950c0_0 .net "in_b", 0 0, L_0x7fc4680d9040;  alias, 1 drivers
v0x7fc468095170_0 .net "sum", 0 0, L_0x7fc4680d8ae0;  alias, 1 drivers
S_0x7fc468095270 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468094ae0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d8c80 .functor XOR 1, L_0x7fc4680d8ae0, L_0x7fc4680d9370, C4<0>, C4<0>;
L_0x7fc4680d8df0 .functor AND 1, L_0x7fc4680d8ae0, L_0x7fc4680d9370, C4<1>, C4<1>;
v0x7fc468095490_0 .net "carry", 0 0, L_0x7fc4680d8df0;  alias, 1 drivers
v0x7fc468095530_0 .net "in_a", 0 0, L_0x7fc4680d8ae0;  alias, 1 drivers
v0x7fc4680955f0_0 .net "in_b", 0 0, L_0x7fc4680d9370;  alias, 1 drivers
v0x7fc4680956a0_0 .net "sum", 0 0, L_0x7fc4680d8c80;  alias, 1 drivers
S_0x7fc468095d60 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468094820;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468095fc0_0 .net "a", 0 0, L_0x7fc4680d7bf0;  alias, 1 drivers
v0x7fc468096070_0 .net "b", 0 0, L_0x7fc4680d87c0;  alias, 1 drivers
v0x7fc468096110_0 .net "c", 0 0, L_0x7fc4680d8c80;  alias, 1 drivers
v0x7fc468096200_0 .var "out", 0 0;
v0x7fc468096290_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc468095f90 .event edge, v0x7fc4676b7060_0, v0x7fc4680956a0_0, v0x7fc468096070_0, v0x7fc468095fc0_0;
S_0x7fc468096e40 .scope generate, "genblk1[58]" "genblk1[58]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680949e0 .param/l "p" 0 2 102, +C4<0111010>;
S_0x7fc468097070 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468096e40;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d8980 .functor AND 1, L_0x7fc4680d9410, L_0x7fc4680d9480, C4<1>, C4<1>;
L_0x7fc4680d9410 .functor XOR 1, L_0x7fc4680d9ec0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d9480 .functor XOR 1, L_0x7fc4680d9fe0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d9550 .functor OR 1, L_0x7fc4680d9640, L_0x7fc4680d9780, C4<0>, C4<0>;
L_0x7fc4680d9640 .functor XOR 1, L_0x7fc4680d9ec0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d9780 .functor XOR 1, L_0x7fc4680d9fe0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680d9ce0 .functor XOR 1, L_0x7fc4680d9ec0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680d9dd0 .functor XOR 1, L_0x7fc4680d9fe0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc468098c20_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc468098cb0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc468098d40_0 .net "Carry_in", 0 0, L_0x7fc4680da100;  1 drivers
v0x7fc468098e10_0 .net "Carry_out", 0 0, L_0x7fc4680d9c70;  1 drivers
v0x7fc468098ea0_0 .net "Result", 0 0, v0x7fc468098a50_0;  1 drivers
v0x7fc468098f70_0 .net *"_s1", 0 0, L_0x7fc4680d9410;  1 drivers
v0x7fc468099000_0 .net *"_s3", 0 0, L_0x7fc4680d9480;  1 drivers
v0x7fc468099090_0 .net *"_s6", 0 0, L_0x7fc4680d9640;  1 drivers
v0x7fc468099130_0 .net *"_s8", 0 0, L_0x7fc4680d9780;  1 drivers
v0x7fc468099260_0 .net "a", 0 0, L_0x7fc4680d9ec0;  1 drivers
v0x7fc468099300_0 .net "b", 0 0, L_0x7fc4680d9fe0;  1 drivers
v0x7fc4680993a0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc468099440_0 .net "w0", 0 0, L_0x7fc4680d8980;  1 drivers
v0x7fc4680994f0_0 .net "w1", 0 0, L_0x7fc4680d9550;  1 drivers
v0x7fc468099580_0 .net "w2", 0 0, L_0x7fc4680d9a10;  1 drivers
S_0x7fc468097330 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc468097070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680d9c70 .functor OR 1, L_0x7fc4680d9960, L_0x7fc4680d9b80, C4<0>, C4<0>;
v0x7fc468097fd0_0 .net "c1", 0 0, L_0x7fc4680d9960;  1 drivers
v0x7fc468098070_0 .net "c2", 0 0, L_0x7fc4680d9b80;  1 drivers
v0x7fc468098120_0 .net "fcarry", 0 0, L_0x7fc4680d9c70;  alias, 1 drivers
v0x7fc4680981d0_0 .net "fsum", 0 0, L_0x7fc4680d9a10;  alias, 1 drivers
v0x7fc468098280_0 .net "in_a", 0 0, L_0x7fc4680d9ce0;  1 drivers
v0x7fc468098350_0 .net "in_b", 0 0, L_0x7fc4680d9dd0;  1 drivers
v0x7fc468098400_0 .net "in_carry", 0 0, L_0x7fc4680da100;  alias, 1 drivers
v0x7fc4680984b0_0 .net "s1", 0 0, L_0x7fc4680d9870;  1 drivers
S_0x7fc4680975a0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468097330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d9870 .functor XOR 1, L_0x7fc4680d9ce0, L_0x7fc4680d9dd0, C4<0>, C4<0>;
L_0x7fc4680d9960 .functor AND 1, L_0x7fc4680d9ce0, L_0x7fc4680d9dd0, C4<1>, C4<1>;
v0x7fc4680977c0_0 .net "carry", 0 0, L_0x7fc4680d9960;  alias, 1 drivers
v0x7fc468097870_0 .net "in_a", 0 0, L_0x7fc4680d9ce0;  alias, 1 drivers
v0x7fc468097910_0 .net "in_b", 0 0, L_0x7fc4680d9dd0;  alias, 1 drivers
v0x7fc4680979c0_0 .net "sum", 0 0, L_0x7fc4680d9870;  alias, 1 drivers
S_0x7fc468097ac0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468097330;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680d9a10 .functor XOR 1, L_0x7fc4680d9870, L_0x7fc4680da100, C4<0>, C4<0>;
L_0x7fc4680d9b80 .functor AND 1, L_0x7fc4680d9870, L_0x7fc4680da100, C4<1>, C4<1>;
v0x7fc468097ce0_0 .net "carry", 0 0, L_0x7fc4680d9b80;  alias, 1 drivers
v0x7fc468097d80_0 .net "in_a", 0 0, L_0x7fc4680d9870;  alias, 1 drivers
v0x7fc468097e40_0 .net "in_b", 0 0, L_0x7fc4680da100;  alias, 1 drivers
v0x7fc468097ef0_0 .net "sum", 0 0, L_0x7fc4680d9a10;  alias, 1 drivers
S_0x7fc4680985b0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc468097070;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc468098810_0 .net "a", 0 0, L_0x7fc4680d8980;  alias, 1 drivers
v0x7fc4680988c0_0 .net "b", 0 0, L_0x7fc4680d9550;  alias, 1 drivers
v0x7fc468098960_0 .net "c", 0 0, L_0x7fc4680d9a10;  alias, 1 drivers
v0x7fc468098a50_0 .var "out", 0 0;
v0x7fc468098ae0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680987e0 .event edge, v0x7fc4676b7060_0, v0x7fc468097ef0_0, v0x7fc4680988c0_0, v0x7fc468098810_0;
S_0x7fc468099690 .scope generate, "genblk1[59]" "genblk1[59]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468097230 .param/l "p" 0 2 102, +C4<0111011>;
S_0x7fc4680998c0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc468099690;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680d9710 .functor AND 1, L_0x7fc4680da1a0, L_0x7fc4680da210, C4<1>, C4<1>;
L_0x7fc4680da1a0 .functor XOR 1, L_0x7fc4680dac50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680da210 .functor XOR 1, L_0x7fc4680dad70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680da2e0 .functor OR 1, L_0x7fc4680da3d0, L_0x7fc4680da510, C4<0>, C4<0>;
L_0x7fc4680da3d0 .functor XOR 1, L_0x7fc4680dac50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680da510 .functor XOR 1, L_0x7fc4680dad70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680daa70 .functor XOR 1, L_0x7fc4680dac50, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dab60 .functor XOR 1, L_0x7fc4680dad70, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46809b470_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46809b500_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46809b590_0 .net "Carry_in", 0 0, L_0x7fc4680dae90;  1 drivers
v0x7fc46809b660_0 .net "Carry_out", 0 0, L_0x7fc4680daa00;  1 drivers
v0x7fc46809b6f0_0 .net "Result", 0 0, v0x7fc46809b2a0_0;  1 drivers
v0x7fc46809b7c0_0 .net *"_s1", 0 0, L_0x7fc4680da1a0;  1 drivers
v0x7fc46809b850_0 .net *"_s3", 0 0, L_0x7fc4680da210;  1 drivers
v0x7fc46809b8e0_0 .net *"_s6", 0 0, L_0x7fc4680da3d0;  1 drivers
v0x7fc46809b980_0 .net *"_s8", 0 0, L_0x7fc4680da510;  1 drivers
v0x7fc46809bab0_0 .net "a", 0 0, L_0x7fc4680dac50;  1 drivers
v0x7fc46809bb50_0 .net "b", 0 0, L_0x7fc4680dad70;  1 drivers
v0x7fc46809bbf0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46809bc90_0 .net "w0", 0 0, L_0x7fc4680d9710;  1 drivers
v0x7fc46809bd40_0 .net "w1", 0 0, L_0x7fc4680da2e0;  1 drivers
v0x7fc46809bdd0_0 .net "w2", 0 0, L_0x7fc4680da7a0;  1 drivers
S_0x7fc468099b80 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680998c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680daa00 .functor OR 1, L_0x7fc4680da6f0, L_0x7fc4680da910, C4<0>, C4<0>;
v0x7fc46809a820_0 .net "c1", 0 0, L_0x7fc4680da6f0;  1 drivers
v0x7fc46809a8c0_0 .net "c2", 0 0, L_0x7fc4680da910;  1 drivers
v0x7fc46809a970_0 .net "fcarry", 0 0, L_0x7fc4680daa00;  alias, 1 drivers
v0x7fc46809aa20_0 .net "fsum", 0 0, L_0x7fc4680da7a0;  alias, 1 drivers
v0x7fc46809aad0_0 .net "in_a", 0 0, L_0x7fc4680daa70;  1 drivers
v0x7fc46809aba0_0 .net "in_b", 0 0, L_0x7fc4680dab60;  1 drivers
v0x7fc46809ac50_0 .net "in_carry", 0 0, L_0x7fc4680dae90;  alias, 1 drivers
v0x7fc46809ad00_0 .net "s1", 0 0, L_0x7fc4680da600;  1 drivers
S_0x7fc468099df0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc468099b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680da600 .functor XOR 1, L_0x7fc4680daa70, L_0x7fc4680dab60, C4<0>, C4<0>;
L_0x7fc4680da6f0 .functor AND 1, L_0x7fc4680daa70, L_0x7fc4680dab60, C4<1>, C4<1>;
v0x7fc46809a010_0 .net "carry", 0 0, L_0x7fc4680da6f0;  alias, 1 drivers
v0x7fc46809a0c0_0 .net "in_a", 0 0, L_0x7fc4680daa70;  alias, 1 drivers
v0x7fc46809a160_0 .net "in_b", 0 0, L_0x7fc4680dab60;  alias, 1 drivers
v0x7fc46809a210_0 .net "sum", 0 0, L_0x7fc4680da600;  alias, 1 drivers
S_0x7fc46809a310 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc468099b80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680da7a0 .functor XOR 1, L_0x7fc4680da600, L_0x7fc4680dae90, C4<0>, C4<0>;
L_0x7fc4680da910 .functor AND 1, L_0x7fc4680da600, L_0x7fc4680dae90, C4<1>, C4<1>;
v0x7fc46809a530_0 .net "carry", 0 0, L_0x7fc4680da910;  alias, 1 drivers
v0x7fc46809a5d0_0 .net "in_a", 0 0, L_0x7fc4680da600;  alias, 1 drivers
v0x7fc46809a690_0 .net "in_b", 0 0, L_0x7fc4680dae90;  alias, 1 drivers
v0x7fc46809a740_0 .net "sum", 0 0, L_0x7fc4680da7a0;  alias, 1 drivers
S_0x7fc46809ae00 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680998c0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46809b060_0 .net "a", 0 0, L_0x7fc4680d9710;  alias, 1 drivers
v0x7fc46809b110_0 .net "b", 0 0, L_0x7fc4680da2e0;  alias, 1 drivers
v0x7fc46809b1b0_0 .net "c", 0 0, L_0x7fc4680da7a0;  alias, 1 drivers
v0x7fc46809b2a0_0 .var "out", 0 0;
v0x7fc46809b330_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46809b030 .event edge, v0x7fc4676b7060_0, v0x7fc46809a740_0, v0x7fc46809b110_0, v0x7fc46809b060_0;
S_0x7fc46809bee0 .scope generate, "genblk1[60]" "genblk1[60]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc468099a80 .param/l "p" 0 2 102, +C4<0111100>;
S_0x7fc46809c110 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46809bee0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680da4a0 .functor AND 1, L_0x7fc4680daf30, L_0x7fc4680dafa0, C4<1>, C4<1>;
L_0x7fc4680daf30 .functor XOR 1, L_0x7fc4680db9e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dafa0 .functor XOR 1, L_0x7fc4680dbb00, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680db070 .functor OR 1, L_0x7fc4680db160, L_0x7fc4680db2a0, C4<0>, C4<0>;
L_0x7fc4680db160 .functor XOR 1, L_0x7fc4680db9e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680db2a0 .functor XOR 1, L_0x7fc4680dbb00, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680db800 .functor XOR 1, L_0x7fc4680db9e0, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680db8f0 .functor XOR 1, L_0x7fc4680dbb00, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc46809dcc0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc46809dd50_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc46809dde0_0 .net "Carry_in", 0 0, L_0x7fc4680dbc20;  1 drivers
v0x7fc46809deb0_0 .net "Carry_out", 0 0, L_0x7fc4680db790;  1 drivers
v0x7fc46809df40_0 .net "Result", 0 0, v0x7fc46809daf0_0;  1 drivers
v0x7fc46809e010_0 .net *"_s1", 0 0, L_0x7fc4680daf30;  1 drivers
v0x7fc46809e0a0_0 .net *"_s3", 0 0, L_0x7fc4680dafa0;  1 drivers
v0x7fc46809e130_0 .net *"_s6", 0 0, L_0x7fc4680db160;  1 drivers
v0x7fc46809e1d0_0 .net *"_s8", 0 0, L_0x7fc4680db2a0;  1 drivers
v0x7fc46809e300_0 .net "a", 0 0, L_0x7fc4680db9e0;  1 drivers
v0x7fc46809e3a0_0 .net "b", 0 0, L_0x7fc4680dbb00;  1 drivers
v0x7fc46809e440_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc46809e4e0_0 .net "w0", 0 0, L_0x7fc4680da4a0;  1 drivers
v0x7fc46809e590_0 .net "w1", 0 0, L_0x7fc4680db070;  1 drivers
v0x7fc46809e620_0 .net "w2", 0 0, L_0x7fc4680db530;  1 drivers
S_0x7fc46809c3d0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46809c110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680db790 .functor OR 1, L_0x7fc4680db480, L_0x7fc4680db6a0, C4<0>, C4<0>;
v0x7fc46809d070_0 .net "c1", 0 0, L_0x7fc4680db480;  1 drivers
v0x7fc46809d110_0 .net "c2", 0 0, L_0x7fc4680db6a0;  1 drivers
v0x7fc46809d1c0_0 .net "fcarry", 0 0, L_0x7fc4680db790;  alias, 1 drivers
v0x7fc46809d270_0 .net "fsum", 0 0, L_0x7fc4680db530;  alias, 1 drivers
v0x7fc46809d320_0 .net "in_a", 0 0, L_0x7fc4680db800;  1 drivers
v0x7fc46809d3f0_0 .net "in_b", 0 0, L_0x7fc4680db8f0;  1 drivers
v0x7fc46809d4a0_0 .net "in_carry", 0 0, L_0x7fc4680dbc20;  alias, 1 drivers
v0x7fc46809d550_0 .net "s1", 0 0, L_0x7fc4680db390;  1 drivers
S_0x7fc46809c640 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46809c3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680db390 .functor XOR 1, L_0x7fc4680db800, L_0x7fc4680db8f0, C4<0>, C4<0>;
L_0x7fc4680db480 .functor AND 1, L_0x7fc4680db800, L_0x7fc4680db8f0, C4<1>, C4<1>;
v0x7fc46809c860_0 .net "carry", 0 0, L_0x7fc4680db480;  alias, 1 drivers
v0x7fc46809c910_0 .net "in_a", 0 0, L_0x7fc4680db800;  alias, 1 drivers
v0x7fc46809c9b0_0 .net "in_b", 0 0, L_0x7fc4680db8f0;  alias, 1 drivers
v0x7fc46809ca60_0 .net "sum", 0 0, L_0x7fc4680db390;  alias, 1 drivers
S_0x7fc46809cb60 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46809c3d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680db530 .functor XOR 1, L_0x7fc4680db390, L_0x7fc4680dbc20, C4<0>, C4<0>;
L_0x7fc4680db6a0 .functor AND 1, L_0x7fc4680db390, L_0x7fc4680dbc20, C4<1>, C4<1>;
v0x7fc46809cd80_0 .net "carry", 0 0, L_0x7fc4680db6a0;  alias, 1 drivers
v0x7fc46809ce20_0 .net "in_a", 0 0, L_0x7fc4680db390;  alias, 1 drivers
v0x7fc46809cee0_0 .net "in_b", 0 0, L_0x7fc4680dbc20;  alias, 1 drivers
v0x7fc46809cf90_0 .net "sum", 0 0, L_0x7fc4680db530;  alias, 1 drivers
S_0x7fc46809d650 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46809c110;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc46809d8b0_0 .net "a", 0 0, L_0x7fc4680da4a0;  alias, 1 drivers
v0x7fc46809d960_0 .net "b", 0 0, L_0x7fc4680db070;  alias, 1 drivers
v0x7fc46809da00_0 .net "c", 0 0, L_0x7fc4680db530;  alias, 1 drivers
v0x7fc46809daf0_0 .var "out", 0 0;
v0x7fc46809db80_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc46809d880 .event edge, v0x7fc4676b7060_0, v0x7fc46809cf90_0, v0x7fc46809d960_0, v0x7fc46809d8b0_0;
S_0x7fc46809e730 .scope generate, "genblk1[61]" "genblk1[61]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46809c2d0 .param/l "p" 0 2 102, +C4<0111101>;
S_0x7fc46809e960 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc46809e730;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680db230 .functor AND 1, L_0x7fc4680dbcc0, L_0x7fc4680dbd30, C4<1>, C4<1>;
L_0x7fc4680dbcc0 .functor XOR 1, L_0x7fc4680dc770, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dbd30 .functor XOR 1, L_0x7fc4680dc890, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680dbe00 .functor OR 1, L_0x7fc4680dbef0, L_0x7fc4680dc030, C4<0>, C4<0>;
L_0x7fc4680dbef0 .functor XOR 1, L_0x7fc4680dc770, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dc030 .functor XOR 1, L_0x7fc4680dc890, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680dc590 .functor XOR 1, L_0x7fc4680dc770, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dc680 .functor XOR 1, L_0x7fc4680dc890, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680a0510_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680a05a0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680a0630_0 .net "Carry_in", 0 0, L_0x7fc4680dc9b0;  1 drivers
v0x7fc4680a0700_0 .net "Carry_out", 0 0, L_0x7fc4680dc520;  1 drivers
v0x7fc4680a0790_0 .net "Result", 0 0, v0x7fc4680a0340_0;  1 drivers
v0x7fc4680a0860_0 .net *"_s1", 0 0, L_0x7fc4680dbcc0;  1 drivers
v0x7fc4680a08f0_0 .net *"_s3", 0 0, L_0x7fc4680dbd30;  1 drivers
v0x7fc4680a0980_0 .net *"_s6", 0 0, L_0x7fc4680dbef0;  1 drivers
v0x7fc4680a0a20_0 .net *"_s8", 0 0, L_0x7fc4680dc030;  1 drivers
v0x7fc4680a0b50_0 .net "a", 0 0, L_0x7fc4680dc770;  1 drivers
v0x7fc4680a0bf0_0 .net "b", 0 0, L_0x7fc4680dc890;  1 drivers
v0x7fc4680a0c90_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680a0d30_0 .net "w0", 0 0, L_0x7fc4680db230;  1 drivers
v0x7fc4680a0de0_0 .net "w1", 0 0, L_0x7fc4680dbe00;  1 drivers
v0x7fc4680a0e70_0 .net "w2", 0 0, L_0x7fc4680dc2c0;  1 drivers
S_0x7fc46809ec20 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc46809e960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680dc520 .functor OR 1, L_0x7fc4680dc210, L_0x7fc4680dc430, C4<0>, C4<0>;
v0x7fc46809f8c0_0 .net "c1", 0 0, L_0x7fc4680dc210;  1 drivers
v0x7fc46809f960_0 .net "c2", 0 0, L_0x7fc4680dc430;  1 drivers
v0x7fc46809fa10_0 .net "fcarry", 0 0, L_0x7fc4680dc520;  alias, 1 drivers
v0x7fc46809fac0_0 .net "fsum", 0 0, L_0x7fc4680dc2c0;  alias, 1 drivers
v0x7fc46809fb70_0 .net "in_a", 0 0, L_0x7fc4680dc590;  1 drivers
v0x7fc46809fc40_0 .net "in_b", 0 0, L_0x7fc4680dc680;  1 drivers
v0x7fc46809fcf0_0 .net "in_carry", 0 0, L_0x7fc4680dc9b0;  alias, 1 drivers
v0x7fc46809fda0_0 .net "s1", 0 0, L_0x7fc4680dc120;  1 drivers
S_0x7fc46809ee90 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc46809ec20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680dc120 .functor XOR 1, L_0x7fc4680dc590, L_0x7fc4680dc680, C4<0>, C4<0>;
L_0x7fc4680dc210 .functor AND 1, L_0x7fc4680dc590, L_0x7fc4680dc680, C4<1>, C4<1>;
v0x7fc46809f0b0_0 .net "carry", 0 0, L_0x7fc4680dc210;  alias, 1 drivers
v0x7fc46809f160_0 .net "in_a", 0 0, L_0x7fc4680dc590;  alias, 1 drivers
v0x7fc46809f200_0 .net "in_b", 0 0, L_0x7fc4680dc680;  alias, 1 drivers
v0x7fc46809f2b0_0 .net "sum", 0 0, L_0x7fc4680dc120;  alias, 1 drivers
S_0x7fc46809f3b0 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc46809ec20;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680dc2c0 .functor XOR 1, L_0x7fc4680dc120, L_0x7fc4680dc9b0, C4<0>, C4<0>;
L_0x7fc4680dc430 .functor AND 1, L_0x7fc4680dc120, L_0x7fc4680dc9b0, C4<1>, C4<1>;
v0x7fc46809f5d0_0 .net "carry", 0 0, L_0x7fc4680dc430;  alias, 1 drivers
v0x7fc46809f670_0 .net "in_a", 0 0, L_0x7fc4680dc120;  alias, 1 drivers
v0x7fc46809f730_0 .net "in_b", 0 0, L_0x7fc4680dc9b0;  alias, 1 drivers
v0x7fc46809f7e0_0 .net "sum", 0 0, L_0x7fc4680dc2c0;  alias, 1 drivers
S_0x7fc46809fea0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc46809e960;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680a0100_0 .net "a", 0 0, L_0x7fc4680db230;  alias, 1 drivers
v0x7fc4680a01b0_0 .net "b", 0 0, L_0x7fc4680dbe00;  alias, 1 drivers
v0x7fc4680a0250_0 .net "c", 0 0, L_0x7fc4680dc2c0;  alias, 1 drivers
v0x7fc4680a0340_0 .var "out", 0 0;
v0x7fc4680a03d0_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680a00d0 .event edge, v0x7fc4676b7060_0, v0x7fc46809f7e0_0, v0x7fc4680a01b0_0, v0x7fc4680a0100_0;
S_0x7fc4680a0f80 .scope generate, "genblk1[62]" "genblk1[62]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc46809eb20 .param/l "p" 0 2 102, +C4<0111110>;
S_0x7fc4680a11b0 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680a0f80;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680dbfc0 .functor AND 1, L_0x7fc4680dca50, L_0x7fc4680dcac0, C4<1>, C4<1>;
L_0x7fc4680dca50 .functor XOR 1, L_0x7fc4680dd500, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dcac0 .functor XOR 1, L_0x7fc4680dd620, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680dcb90 .functor OR 1, L_0x7fc4680dcc80, L_0x7fc4680dcdc0, C4<0>, C4<0>;
L_0x7fc4680dcc80 .functor XOR 1, L_0x7fc4680dd500, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dcdc0 .functor XOR 1, L_0x7fc4680dd620, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680dd320 .functor XOR 1, L_0x7fc4680dd500, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dd410 .functor XOR 1, L_0x7fc4680dd620, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680a2d60_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680a2df0_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680a2e80_0 .net "Carry_in", 0 0, L_0x7fc4680dd740;  1 drivers
v0x7fc4680a2f50_0 .net "Carry_out", 0 0, L_0x7fc4680dd2b0;  1 drivers
v0x7fc4680a2fe0_0 .net "Result", 0 0, v0x7fc4680a2b90_0;  1 drivers
v0x7fc4680a30b0_0 .net *"_s1", 0 0, L_0x7fc4680dca50;  1 drivers
v0x7fc4680a3140_0 .net *"_s3", 0 0, L_0x7fc4680dcac0;  1 drivers
v0x7fc4680a31d0_0 .net *"_s6", 0 0, L_0x7fc4680dcc80;  1 drivers
v0x7fc4680a3270_0 .net *"_s8", 0 0, L_0x7fc4680dcdc0;  1 drivers
v0x7fc4680a33a0_0 .net "a", 0 0, L_0x7fc4680dd500;  1 drivers
v0x7fc4680a3440_0 .net "b", 0 0, L_0x7fc4680dd620;  1 drivers
v0x7fc4680a34e0_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680a3580_0 .net "w0", 0 0, L_0x7fc4680dbfc0;  1 drivers
v0x7fc4680a3630_0 .net "w1", 0 0, L_0x7fc4680dcb90;  1 drivers
v0x7fc4680a36c0_0 .net "w2", 0 0, L_0x7fc4680dd050;  1 drivers
S_0x7fc4680a1470 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680a11b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680dd2b0 .functor OR 1, L_0x7fc4680dcfa0, L_0x7fc4680dd1c0, C4<0>, C4<0>;
v0x7fc4680a2110_0 .net "c1", 0 0, L_0x7fc4680dcfa0;  1 drivers
v0x7fc4680a21b0_0 .net "c2", 0 0, L_0x7fc4680dd1c0;  1 drivers
v0x7fc4680a2260_0 .net "fcarry", 0 0, L_0x7fc4680dd2b0;  alias, 1 drivers
v0x7fc4680a2310_0 .net "fsum", 0 0, L_0x7fc4680dd050;  alias, 1 drivers
v0x7fc4680a23c0_0 .net "in_a", 0 0, L_0x7fc4680dd320;  1 drivers
v0x7fc4680a2490_0 .net "in_b", 0 0, L_0x7fc4680dd410;  1 drivers
v0x7fc4680a2540_0 .net "in_carry", 0 0, L_0x7fc4680dd740;  alias, 1 drivers
v0x7fc4680a25f0_0 .net "s1", 0 0, L_0x7fc4680dceb0;  1 drivers
S_0x7fc4680a16e0 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680a1470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680dceb0 .functor XOR 1, L_0x7fc4680dd320, L_0x7fc4680dd410, C4<0>, C4<0>;
L_0x7fc4680dcfa0 .functor AND 1, L_0x7fc4680dd320, L_0x7fc4680dd410, C4<1>, C4<1>;
v0x7fc4680a1900_0 .net "carry", 0 0, L_0x7fc4680dcfa0;  alias, 1 drivers
v0x7fc4680a19b0_0 .net "in_a", 0 0, L_0x7fc4680dd320;  alias, 1 drivers
v0x7fc4680a1a50_0 .net "in_b", 0 0, L_0x7fc4680dd410;  alias, 1 drivers
v0x7fc4680a1b00_0 .net "sum", 0 0, L_0x7fc4680dceb0;  alias, 1 drivers
S_0x7fc4680a1c00 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680a1470;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680dd050 .functor XOR 1, L_0x7fc4680dceb0, L_0x7fc4680dd740, C4<0>, C4<0>;
L_0x7fc4680dd1c0 .functor AND 1, L_0x7fc4680dceb0, L_0x7fc4680dd740, C4<1>, C4<1>;
v0x7fc4680a1e20_0 .net "carry", 0 0, L_0x7fc4680dd1c0;  alias, 1 drivers
v0x7fc4680a1ec0_0 .net "in_a", 0 0, L_0x7fc4680dceb0;  alias, 1 drivers
v0x7fc4680a1f80_0 .net "in_b", 0 0, L_0x7fc4680dd740;  alias, 1 drivers
v0x7fc4680a2030_0 .net "sum", 0 0, L_0x7fc4680dd050;  alias, 1 drivers
S_0x7fc4680a26f0 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680a11b0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680a2950_0 .net "a", 0 0, L_0x7fc4680dbfc0;  alias, 1 drivers
v0x7fc4680a2a00_0 .net "b", 0 0, L_0x7fc4680dcb90;  alias, 1 drivers
v0x7fc4680a2aa0_0 .net "c", 0 0, L_0x7fc4680dd050;  alias, 1 drivers
v0x7fc4680a2b90_0 .var "out", 0 0;
v0x7fc4680a2c20_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680a2920 .event edge, v0x7fc4676b7060_0, v0x7fc4680a2030_0, v0x7fc4680a2a00_0, v0x7fc4680a2950_0;
S_0x7fc4680a37d0 .scope generate, "genblk1[63]" "genblk1[63]" 2 102, 2 102 0, S_0x7fc4676f7ac0;
 .timescale -9 -9;
P_0x7fc4680a1370 .param/l "p" 0 2 102, +C4<0111111>;
S_0x7fc4680a3a00 .scope module, "a1" "ALU_1b" 2 104, 2 71 0, S_0x7fc4680a37d0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "A_invert"
    .port_info 3 /INPUT 1 "B_invert"
    .port_info 4 /INPUT 1 "Carry_in"
    .port_info 5 /INPUT 2 "operation"
    .port_info 6 /OUTPUT 1 "Result"
    .port_info 7 /OUTPUT 1 "Carry_out"
L_0x7fc4680dcd50 .functor AND 1, L_0x7fc4680dd7e0, L_0x7fc4680dd850, C4<1>, C4<1>;
L_0x7fc4680dd7e0 .functor XOR 1, L_0x7fc4680de290, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680dd850 .functor XOR 1, L_0x7fc4680de3b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680dd920 .functor OR 1, L_0x7fc4680dda10, L_0x7fc4680ddb50, C4<0>, C4<0>;
L_0x7fc4680dda10 .functor XOR 1, L_0x7fc4680de290, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680ddb50 .functor XOR 1, L_0x7fc4680de3b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
L_0x7fc4680de0b0 .functor XOR 1, L_0x7fc4680de290, v0x7fc4680a7410_0, C4<0>, C4<0>;
L_0x7fc4680de1a0 .functor XOR 1, L_0x7fc4680de3b0, v0x7fc4680a74a0_0, C4<0>, C4<0>;
v0x7fc4680a55b0_0 .net "A_invert", 0 0, v0x7fc4680a7410_0;  alias, 1 drivers
v0x7fc4680a5640_0 .net "B_invert", 0 0, v0x7fc4680a74a0_0;  alias, 1 drivers
v0x7fc4680a56d0_0 .net "Carry_in", 0 0, L_0x7fc4680de4d0;  1 drivers
v0x7fc4680a57a0_0 .net "Carry_out", 0 0, L_0x7fc4680de040;  1 drivers
v0x7fc4680a5830_0 .net "Result", 0 0, v0x7fc4680a53e0_0;  1 drivers
v0x7fc4680a5900_0 .net *"_s1", 0 0, L_0x7fc4680dd7e0;  1 drivers
v0x7fc4680a5990_0 .net *"_s3", 0 0, L_0x7fc4680dd850;  1 drivers
v0x7fc4680a5a20_0 .net *"_s6", 0 0, L_0x7fc4680dda10;  1 drivers
v0x7fc4680a5ac0_0 .net *"_s8", 0 0, L_0x7fc4680ddb50;  1 drivers
v0x7fc4680a5bf0_0 .net "a", 0 0, L_0x7fc4680de290;  1 drivers
v0x7fc4680a5c90_0 .net "b", 0 0, L_0x7fc4680de3b0;  1 drivers
v0x7fc4680a5d30_0 .net "operation", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
v0x7fc4680a5dd0_0 .net "w0", 0 0, L_0x7fc4680dcd50;  1 drivers
v0x7fc4680a5e80_0 .net "w1", 0 0, L_0x7fc4680dd920;  1 drivers
v0x7fc4680a5f10_0 .net "w2", 0 0, L_0x7fc4680ddde0;  1 drivers
S_0x7fc4680a3cc0 .scope module, "f1" "full_adder" 2 79, 2 20 0, S_0x7fc4680a3a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /INPUT 1 "in_carry"
    .port_info 3 /OUTPUT 1 "fsum"
    .port_info 4 /OUTPUT 1 "fcarry"
L_0x7fc4680de040 .functor OR 1, L_0x7fc4680ddd30, L_0x7fc4680ddf50, C4<0>, C4<0>;
v0x7fc4680a4960_0 .net "c1", 0 0, L_0x7fc4680ddd30;  1 drivers
v0x7fc4680a4a00_0 .net "c2", 0 0, L_0x7fc4680ddf50;  1 drivers
v0x7fc4680a4ab0_0 .net "fcarry", 0 0, L_0x7fc4680de040;  alias, 1 drivers
v0x7fc4680a4b60_0 .net "fsum", 0 0, L_0x7fc4680ddde0;  alias, 1 drivers
v0x7fc4680a4c10_0 .net "in_a", 0 0, L_0x7fc4680de0b0;  1 drivers
v0x7fc4680a4ce0_0 .net "in_b", 0 0, L_0x7fc4680de1a0;  1 drivers
v0x7fc4680a4d90_0 .net "in_carry", 0 0, L_0x7fc4680de4d0;  alias, 1 drivers
v0x7fc4680a4e40_0 .net "s1", 0 0, L_0x7fc4680ddc40;  1 drivers
S_0x7fc4680a3f30 .scope module, "h1" "half_adder" 2 25, 2 12 0, S_0x7fc4680a3cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ddc40 .functor XOR 1, L_0x7fc4680de0b0, L_0x7fc4680de1a0, C4<0>, C4<0>;
L_0x7fc4680ddd30 .functor AND 1, L_0x7fc4680de0b0, L_0x7fc4680de1a0, C4<1>, C4<1>;
v0x7fc4680a4150_0 .net "carry", 0 0, L_0x7fc4680ddd30;  alias, 1 drivers
v0x7fc4680a4200_0 .net "in_a", 0 0, L_0x7fc4680de0b0;  alias, 1 drivers
v0x7fc4680a42a0_0 .net "in_b", 0 0, L_0x7fc4680de1a0;  alias, 1 drivers
v0x7fc4680a4350_0 .net "sum", 0 0, L_0x7fc4680ddc40;  alias, 1 drivers
S_0x7fc4680a4450 .scope module, "h2" "half_adder" 2 26, 2 12 0, S_0x7fc4680a3cc0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "in_a"
    .port_info 1 /INPUT 1 "in_b"
    .port_info 2 /OUTPUT 1 "sum"
    .port_info 3 /OUTPUT 1 "carry"
L_0x7fc4680ddde0 .functor XOR 1, L_0x7fc4680ddc40, L_0x7fc4680de4d0, C4<0>, C4<0>;
L_0x7fc4680ddf50 .functor AND 1, L_0x7fc4680ddc40, L_0x7fc4680de4d0, C4<1>, C4<1>;
v0x7fc4680a4670_0 .net "carry", 0 0, L_0x7fc4680ddf50;  alias, 1 drivers
v0x7fc4680a4710_0 .net "in_a", 0 0, L_0x7fc4680ddc40;  alias, 1 drivers
v0x7fc4680a47d0_0 .net "in_b", 0 0, L_0x7fc4680de4d0;  alias, 1 drivers
v0x7fc4680a4880_0 .net "sum", 0 0, L_0x7fc4680ddde0;  alias, 1 drivers
S_0x7fc4680a4f40 .scope module, "m1" "mux" 2 80, 2 31 0, S_0x7fc4680a3a00;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /INPUT 1 "c"
    .port_info 3 /INPUT 2 "sel"
    .port_info 4 /OUTPUT 1 "out"
v0x7fc4680a51a0_0 .net "a", 0 0, L_0x7fc4680dcd50;  alias, 1 drivers
v0x7fc4680a5250_0 .net "b", 0 0, L_0x7fc4680dd920;  alias, 1 drivers
v0x7fc4680a52f0_0 .net "c", 0 0, L_0x7fc4680ddde0;  alias, 1 drivers
v0x7fc4680a53e0_0 .var "out", 0 0;
v0x7fc4680a5470_0 .net "sel", 1 0, v0x7fc4680a7c30_0;  alias, 1 drivers
E_0x7fc4680a5170 .event edge, v0x7fc4676b7060_0, v0x7fc4680a4880_0, v0x7fc4680a5250_0, v0x7fc4680a51a0_0;
S_0x7fc4680a6aa0 .scope module, "r1" "regfile" 2 136, 2 49 0, S_0x7fc46763f610;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 5 "address"
    .port_info 3 /INPUT 1 "en_write"
    .port_info 4 /INPUT 64 "idata"
    .port_info 5 /OUTPUT 64 "data"
L_0x109359008 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fc4680a6cd0_0 .net *"_s0", 63 0, L_0x109359008;  1 drivers
v0x7fc4680a6d90_0 .net "address", 4 0, v0x7fc4680a75c0_0;  1 drivers
v0x7fc4680a6e40_0 .net "clock", 0 0, v0x7fc4680a77d0_0;  1 drivers
v0x7fc4680a6ef0_0 .net "data", 63 0, L_0x7fc4680a7f40;  alias, 1 drivers
v0x7fc4680a6fa0_0 .net "en_write", 0 0, v0x7fc4680a7af0_0;  1 drivers
v0x7fc4680a7080_0 .net "idata", 63 0, v0x7fc4680a7b80_0;  1 drivers
v0x7fc4680a7130_0 .var "out_val", 63 0;
v0x7fc4680a71e0 .array "registers", 0 31, 63 0;
v0x7fc4680a7280_0 .net "reset", 0 0, v0x7fc4680a7d70_0;  1 drivers
E_0x7fc4680a6c90 .event posedge, v0x7fc4680a6e40_0;
L_0x7fc4680a7f40 .functor MUXZ 64, v0x7fc4680a7130_0, L_0x109359008, v0x7fc4680a7af0_0, C4<>;
    .scope S_0x7fc4680a6aa0;
T_0 ;
    %wait E_0x7fc4680a6c90;
    %load/vec4 v0x7fc4680a7280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x7fc4680a6fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7fc4680a7080_0;
    %load/vec4 v0x7fc4680a6d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fc4680a71e0, 0, 4;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fc4680a6d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc4680a71e0, 4;
    %assign/vec4 v0x7fc4680a7130_0, 0;
T_0.3 ;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fc4676dfcd0;
T_1 ;
    %wait E_0x7fc4676f0ff0;
    %load/vec4 v0x7fc4676b7060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %jmp T_1.4;
T_1.0 ;
    %load/vec4 v0x7fc4676c80a0_0;
    %assign/vec4 v0x7fc4676b6fd0_0, 0;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v0x7fc4676c8130_0;
    %assign/vec4 v0x7fc4676b6fd0_0, 0;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v0x7fc4676c1380_0;
    %assign/vec4 v0x7fc4676b6fd0_0, 0;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v0x7fc4676c1380_0;
    %assign/vec4 v0x7fc4676b6fd0_0, 0;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fc4676cb570;
T_2 ;
    %wait E_0x7fc4680098e0;
    %load/vec4 v0x7fc4676ba650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7fc4676c4a00_0;
    %assign/vec4 v0x7fc4676bdd70_0, 0;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7fc4676c4a90_0;
    %assign/vec4 v0x7fc4676bdd70_0, 0;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7fc4676bdce0_0;
    %assign/vec4 v0x7fc4676bdd70_0, 0;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0x7fc4676bdce0_0;
    %assign/vec4 v0x7fc4676bdd70_0, 0;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fc4676b6e10;
T_3 ;
    %wait E_0x7fc467657ae0;
    %load/vec4 v0x7fc467650d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fc46769bd00_0;
    %assign/vec4 v0x7fc467654410_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fc46769bd90_0;
    %assign/vec4 v0x7fc467654410_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fc467654380_0;
    %assign/vec4 v0x7fc467654410_0, 0;
    %jmp T_3.4;
T_3.3 ;
    %load/vec4 v0x7fc467654380_0;
    %assign/vec4 v0x7fc467654410_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc4676a26b0;
T_4 ;
    %wait E_0x7fc4676aea30;
    %load/vec4 v0x7fc4676a7da0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fc4676aea60_0;
    %assign/vec4 v0x7fc4676a7d10_0, 0;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fc4676ab3a0_0;
    %assign/vec4 v0x7fc4676a7d10_0, 0;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fc4676ab430_0;
    %assign/vec4 v0x7fc4676a7d10_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %load/vec4 v0x7fc4676ab430_0;
    %assign/vec4 v0x7fc4676a7d10_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc46768df50;
T_5 ;
    %wait E_0x7fc467674b80;
    %load/vec4 v0x7fc46764f330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x7fc467655ff0_0;
    %assign/vec4 v0x7fc467652a20_0, 0;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x7fc467656080_0;
    %assign/vec4 v0x7fc467652a20_0, 0;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x7fc467652990_0;
    %assign/vec4 v0x7fc467652a20_0, 0;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x7fc467652990_0;
    %assign/vec4 v0x7fc467652a20_0, 0;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc467668720;
T_6 ;
    %wait E_0x7fc468004940;
    %load/vec4 v0x7fc46765e370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %jmp T_6.4;
T_6.0 ;
    %load/vec4 v0x7fc467665090_0;
    %assign/vec4 v0x7fc467661ad0_0, 0;
    %jmp T_6.4;
T_6.1 ;
    %load/vec4 v0x7fc467665120_0;
    %assign/vec4 v0x7fc467661ad0_0, 0;
    %jmp T_6.4;
T_6.2 ;
    %load/vec4 v0x7fc467661a00_0;
    %assign/vec4 v0x7fc467661ad0_0, 0;
    %jmp T_6.4;
T_6.3 ;
    %load/vec4 v0x7fc467661a00_0;
    %assign/vec4 v0x7fc467661ad0_0, 0;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fc4676f7780;
T_7 ;
    %wait E_0x7fc4676f40f0;
    %load/vec4 v0x7fc4676ed3d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x7fc4676f4120_0;
    %assign/vec4 v0x7fc4676f0b30_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x7fc4676f41b0_0;
    %assign/vec4 v0x7fc4676f0b30_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v0x7fc4676f0a60_0;
    %assign/vec4 v0x7fc4676f0b30_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0x7fc4676f0a60_0;
    %assign/vec4 v0x7fc4676f0b30_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fc46769b650;
T_8 ;
    %wait E_0x7fc4676ac870;
    %load/vec4 v0x7fc4676912a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x7fc467697fc0_0;
    %assign/vec4 v0x7fc4676949c0_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x7fc467698050_0;
    %assign/vec4 v0x7fc4676949c0_0, 0;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x7fc467694930_0;
    %assign/vec4 v0x7fc4676949c0_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x7fc467694930_0;
    %assign/vec4 v0x7fc4676949c0_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fc468005bb0;
T_9 ;
    %wait E_0x7fc468016dd0;
    %load/vec4 v0x7fc4676f7450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.0 ;
    %load/vec4 v0x7fc468002520_0;
    %assign/vec4 v0x7fc4676fab70_0, 0;
    %jmp T_9.4;
T_9.1 ;
    %load/vec4 v0x7fc4680025b0_0;
    %assign/vec4 v0x7fc4676fab70_0, 0;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x7fc4676faae0_0;
    %assign/vec4 v0x7fc4676fab70_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x7fc4676faae0_0;
    %assign/vec4 v0x7fc4676fab70_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc4676a8d60;
T_10 ;
    %wait E_0x7fc4676a8ec0;
    %load/vec4 v0x7fc46769ea40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0x7fc4676a5750_0;
    %assign/vec4 v0x7fc46769e9b0_0, 0;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0x7fc4676a2040_0;
    %assign/vec4 v0x7fc46769e9b0_0, 0;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x7fc4676a20d0_0;
    %assign/vec4 v0x7fc46769e9b0_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x7fc4676a20d0_0;
    %assign/vec4 v0x7fc46769e9b0_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fc467650350;
T_11 ;
    %wait E_0x7fc4676504b0;
    %load/vec4 v0x7fc467646030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0x7fc46764ccf0_0;
    %assign/vec4 v0x7fc467649720_0, 0;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0x7fc46764cd80_0;
    %assign/vec4 v0x7fc467649720_0, 0;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x7fc467649690_0;
    %assign/vec4 v0x7fc467649720_0, 0;
    %jmp T_11.4;
T_11.3 ;
    %load/vec4 v0x7fc467649690_0;
    %assign/vec4 v0x7fc467649720_0, 0;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc4674076d0;
T_12 ;
    %wait E_0x7fc467409e40;
    %load/vec4 v0x7fc4674025b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x7fc467407830_0;
    %assign/vec4 v0x7fc467402520_0, 0;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x7fc4674078c0_0;
    %assign/vec4 v0x7fc467402520_0, 0;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x7fc467402450_0;
    %assign/vec4 v0x7fc467402520_0, 0;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v0x7fc467402450_0;
    %assign/vec4 v0x7fc467402520_0, 0;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc4680249d0;
T_13 ;
    %wait E_0x7fc468024c00;
    %load/vec4 v0x7fc468024f00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7fc468024c30_0;
    %assign/vec4 v0x7fc468024e70_0, 0;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7fc468024ce0_0;
    %assign/vec4 v0x7fc468024e70_0, 0;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7fc468024d80_0;
    %assign/vec4 v0x7fc468024e70_0, 0;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x7fc468024d80_0;
    %assign/vec4 v0x7fc468024e70_0, 0;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc468027220;
T_14 ;
    %wait E_0x7fc468027450;
    %load/vec4 v0x7fc468027750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7fc468027480_0;
    %assign/vec4 v0x7fc4680276c0_0, 0;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7fc468027530_0;
    %assign/vec4 v0x7fc4680276c0_0, 0;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7fc4680275d0_0;
    %assign/vec4 v0x7fc4680276c0_0, 0;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x7fc4680275d0_0;
    %assign/vec4 v0x7fc4680276c0_0, 0;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc468029a70;
T_15 ;
    %wait E_0x7fc468029ca0;
    %load/vec4 v0x7fc468029fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x7fc468029cd0_0;
    %assign/vec4 v0x7fc468029f10_0, 0;
    %jmp T_15.4;
T_15.1 ;
    %load/vec4 v0x7fc468029d80_0;
    %assign/vec4 v0x7fc468029f10_0, 0;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x7fc468029e20_0;
    %assign/vec4 v0x7fc468029f10_0, 0;
    %jmp T_15.4;
T_15.3 ;
    %load/vec4 v0x7fc468029e20_0;
    %assign/vec4 v0x7fc468029f10_0, 0;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc46802c2c0;
T_16 ;
    %wait E_0x7fc46802c4f0;
    %load/vec4 v0x7fc46802c7f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x7fc46802c520_0;
    %assign/vec4 v0x7fc46802c760_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x7fc46802c5d0_0;
    %assign/vec4 v0x7fc46802c760_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x7fc46802c670_0;
    %assign/vec4 v0x7fc46802c760_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x7fc46802c670_0;
    %assign/vec4 v0x7fc46802c760_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc46802eb90;
T_17 ;
    %wait E_0x7fc46802edc0;
    %load/vec4 v0x7fc46802f0c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v0x7fc46802edf0_0;
    %assign/vec4 v0x7fc46802f030_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v0x7fc46802eea0_0;
    %assign/vec4 v0x7fc46802f030_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v0x7fc46802ef40_0;
    %assign/vec4 v0x7fc46802f030_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v0x7fc46802ef40_0;
    %assign/vec4 v0x7fc46802f030_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fc4680313e0;
T_18 ;
    %wait E_0x7fc468031610;
    %load/vec4 v0x7fc468031910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0x7fc468031640_0;
    %assign/vec4 v0x7fc468031880_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0x7fc4680316f0_0;
    %assign/vec4 v0x7fc468031880_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v0x7fc468031790_0;
    %assign/vec4 v0x7fc468031880_0, 0;
    %jmp T_18.4;
T_18.3 ;
    %load/vec4 v0x7fc468031790_0;
    %assign/vec4 v0x7fc468031880_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x7fc468033c30;
T_19 ;
    %wait E_0x7fc468033e60;
    %load/vec4 v0x7fc468034160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %jmp T_19.4;
T_19.0 ;
    %load/vec4 v0x7fc468033e90_0;
    %assign/vec4 v0x7fc4680340d0_0, 0;
    %jmp T_19.4;
T_19.1 ;
    %load/vec4 v0x7fc468033f40_0;
    %assign/vec4 v0x7fc4680340d0_0, 0;
    %jmp T_19.4;
T_19.2 ;
    %load/vec4 v0x7fc468033fe0_0;
    %assign/vec4 v0x7fc4680340d0_0, 0;
    %jmp T_19.4;
T_19.3 ;
    %load/vec4 v0x7fc468033fe0_0;
    %assign/vec4 v0x7fc4680340d0_0, 0;
    %jmp T_19.4;
T_19.4 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fc468036480;
T_20 ;
    %wait E_0x7fc4680366b0;
    %load/vec4 v0x7fc4680369b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fc4680366e0_0;
    %assign/vec4 v0x7fc468036920_0, 0;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fc468036790_0;
    %assign/vec4 v0x7fc468036920_0, 0;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fc468036830_0;
    %assign/vec4 v0x7fc468036920_0, 0;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x7fc468036830_0;
    %assign/vec4 v0x7fc468036920_0, 0;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fc468038cd0;
T_21 ;
    %wait E_0x7fc468038f00;
    %load/vec4 v0x7fc468039200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x7fc468038f30_0;
    %assign/vec4 v0x7fc468039170_0, 0;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x7fc468038fe0_0;
    %assign/vec4 v0x7fc468039170_0, 0;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x7fc468039080_0;
    %assign/vec4 v0x7fc468039170_0, 0;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x7fc468039080_0;
    %assign/vec4 v0x7fc468039170_0, 0;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fc46803b520;
T_22 ;
    %wait E_0x7fc46803b750;
    %load/vec4 v0x7fc46803ba50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %jmp T_22.4;
T_22.0 ;
    %load/vec4 v0x7fc46803b780_0;
    %assign/vec4 v0x7fc46803b9c0_0, 0;
    %jmp T_22.4;
T_22.1 ;
    %load/vec4 v0x7fc46803b830_0;
    %assign/vec4 v0x7fc46803b9c0_0, 0;
    %jmp T_22.4;
T_22.2 ;
    %load/vec4 v0x7fc46803b8d0_0;
    %assign/vec4 v0x7fc46803b9c0_0, 0;
    %jmp T_22.4;
T_22.3 ;
    %load/vec4 v0x7fc46803b8d0_0;
    %assign/vec4 v0x7fc46803b9c0_0, 0;
    %jmp T_22.4;
T_22.4 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fc46803dd70;
T_23 ;
    %wait E_0x7fc46803dfa0;
    %load/vec4 v0x7fc46803e2a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %jmp T_23.4;
T_23.0 ;
    %load/vec4 v0x7fc46803dfd0_0;
    %assign/vec4 v0x7fc46803e210_0, 0;
    %jmp T_23.4;
T_23.1 ;
    %load/vec4 v0x7fc46803e080_0;
    %assign/vec4 v0x7fc46803e210_0, 0;
    %jmp T_23.4;
T_23.2 ;
    %load/vec4 v0x7fc46803e120_0;
    %assign/vec4 v0x7fc46803e210_0, 0;
    %jmp T_23.4;
T_23.3 ;
    %load/vec4 v0x7fc46803e120_0;
    %assign/vec4 v0x7fc46803e210_0, 0;
    %jmp T_23.4;
T_23.4 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fc4680405c0;
T_24 ;
    %wait E_0x7fc4680407f0;
    %load/vec4 v0x7fc468040af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %load/vec4 v0x7fc468040820_0;
    %assign/vec4 v0x7fc468040a60_0, 0;
    %jmp T_24.4;
T_24.1 ;
    %load/vec4 v0x7fc4680408d0_0;
    %assign/vec4 v0x7fc468040a60_0, 0;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7fc468040970_0;
    %assign/vec4 v0x7fc468040a60_0, 0;
    %jmp T_24.4;
T_24.3 ;
    %load/vec4 v0x7fc468040970_0;
    %assign/vec4 v0x7fc468040a60_0, 0;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fc468042e10;
T_25 ;
    %wait E_0x7fc468043040;
    %load/vec4 v0x7fc468043340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x7fc468043070_0;
    %assign/vec4 v0x7fc4680432b0_0, 0;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x7fc468043120_0;
    %assign/vec4 v0x7fc4680432b0_0, 0;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x7fc4680431c0_0;
    %assign/vec4 v0x7fc4680432b0_0, 0;
    %jmp T_25.4;
T_25.3 ;
    %load/vec4 v0x7fc4680431c0_0;
    %assign/vec4 v0x7fc4680432b0_0, 0;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fc468045660;
T_26 ;
    %wait E_0x7fc468045890;
    %load/vec4 v0x7fc468045b90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_26.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_26.3, 6;
    %jmp T_26.4;
T_26.0 ;
    %load/vec4 v0x7fc4680458c0_0;
    %assign/vec4 v0x7fc468045b00_0, 0;
    %jmp T_26.4;
T_26.1 ;
    %load/vec4 v0x7fc468045970_0;
    %assign/vec4 v0x7fc468045b00_0, 0;
    %jmp T_26.4;
T_26.2 ;
    %load/vec4 v0x7fc468045a10_0;
    %assign/vec4 v0x7fc468045b00_0, 0;
    %jmp T_26.4;
T_26.3 ;
    %load/vec4 v0x7fc468045a10_0;
    %assign/vec4 v0x7fc468045b00_0, 0;
    %jmp T_26.4;
T_26.4 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fc468047eb0;
T_27 ;
    %wait E_0x7fc4680480e0;
    %load/vec4 v0x7fc4680483e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.0 ;
    %load/vec4 v0x7fc468048110_0;
    %assign/vec4 v0x7fc468048350_0, 0;
    %jmp T_27.4;
T_27.1 ;
    %load/vec4 v0x7fc4680481c0_0;
    %assign/vec4 v0x7fc468048350_0, 0;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x7fc468048260_0;
    %assign/vec4 v0x7fc468048350_0, 0;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x7fc468048260_0;
    %assign/vec4 v0x7fc468048350_0, 0;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fc46804a700;
T_28 ;
    %wait E_0x7fc46804a930;
    %load/vec4 v0x7fc46804ac30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %jmp T_28.4;
T_28.0 ;
    %load/vec4 v0x7fc46804a960_0;
    %assign/vec4 v0x7fc46804aba0_0, 0;
    %jmp T_28.4;
T_28.1 ;
    %load/vec4 v0x7fc46804aa10_0;
    %assign/vec4 v0x7fc46804aba0_0, 0;
    %jmp T_28.4;
T_28.2 ;
    %load/vec4 v0x7fc46804aab0_0;
    %assign/vec4 v0x7fc46804aba0_0, 0;
    %jmp T_28.4;
T_28.3 ;
    %load/vec4 v0x7fc46804aab0_0;
    %assign/vec4 v0x7fc46804aba0_0, 0;
    %jmp T_28.4;
T_28.4 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fc46804cf50;
T_29 ;
    %wait E_0x7fc46804d180;
    %load/vec4 v0x7fc46804d480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %jmp T_29.4;
T_29.0 ;
    %load/vec4 v0x7fc46804d1b0_0;
    %assign/vec4 v0x7fc46804d3f0_0, 0;
    %jmp T_29.4;
T_29.1 ;
    %load/vec4 v0x7fc46804d260_0;
    %assign/vec4 v0x7fc46804d3f0_0, 0;
    %jmp T_29.4;
T_29.2 ;
    %load/vec4 v0x7fc46804d300_0;
    %assign/vec4 v0x7fc46804d3f0_0, 0;
    %jmp T_29.4;
T_29.3 ;
    %load/vec4 v0x7fc46804d300_0;
    %assign/vec4 v0x7fc46804d3f0_0, 0;
    %jmp T_29.4;
T_29.4 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x7fc46804f7a0;
T_30 ;
    %wait E_0x7fc46804f9d0;
    %load/vec4 v0x7fc46804fcd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %jmp T_30.4;
T_30.0 ;
    %load/vec4 v0x7fc46804fa00_0;
    %assign/vec4 v0x7fc46804fc40_0, 0;
    %jmp T_30.4;
T_30.1 ;
    %load/vec4 v0x7fc46804fab0_0;
    %assign/vec4 v0x7fc46804fc40_0, 0;
    %jmp T_30.4;
T_30.2 ;
    %load/vec4 v0x7fc46804fb50_0;
    %assign/vec4 v0x7fc46804fc40_0, 0;
    %jmp T_30.4;
T_30.3 ;
    %load/vec4 v0x7fc46804fb50_0;
    %assign/vec4 v0x7fc46804fc40_0, 0;
    %jmp T_30.4;
T_30.4 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fc468051ff0;
T_31 ;
    %wait E_0x7fc468052220;
    %load/vec4 v0x7fc468052520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %jmp T_31.4;
T_31.0 ;
    %load/vec4 v0x7fc468052250_0;
    %assign/vec4 v0x7fc468052490_0, 0;
    %jmp T_31.4;
T_31.1 ;
    %load/vec4 v0x7fc468052300_0;
    %assign/vec4 v0x7fc468052490_0, 0;
    %jmp T_31.4;
T_31.2 ;
    %load/vec4 v0x7fc4680523a0_0;
    %assign/vec4 v0x7fc468052490_0, 0;
    %jmp T_31.4;
T_31.3 ;
    %load/vec4 v0x7fc4680523a0_0;
    %assign/vec4 v0x7fc468052490_0, 0;
    %jmp T_31.4;
T_31.4 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x7fc468054840;
T_32 ;
    %wait E_0x7fc468054a70;
    %load/vec4 v0x7fc468054d70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %jmp T_32.4;
T_32.0 ;
    %load/vec4 v0x7fc468054aa0_0;
    %assign/vec4 v0x7fc468054ce0_0, 0;
    %jmp T_32.4;
T_32.1 ;
    %load/vec4 v0x7fc468054b50_0;
    %assign/vec4 v0x7fc468054ce0_0, 0;
    %jmp T_32.4;
T_32.2 ;
    %load/vec4 v0x7fc468054bf0_0;
    %assign/vec4 v0x7fc468054ce0_0, 0;
    %jmp T_32.4;
T_32.3 ;
    %load/vec4 v0x7fc468054bf0_0;
    %assign/vec4 v0x7fc468054ce0_0, 0;
    %jmp T_32.4;
T_32.4 ;
    %pop/vec4 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7fc468057190;
T_33 ;
    %wait E_0x7fc4680573c0;
    %load/vec4 v0x7fc4680576c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %load/vec4 v0x7fc4680573f0_0;
    %assign/vec4 v0x7fc468057630_0, 0;
    %jmp T_33.4;
T_33.1 ;
    %load/vec4 v0x7fc4680574a0_0;
    %assign/vec4 v0x7fc468057630_0, 0;
    %jmp T_33.4;
T_33.2 ;
    %load/vec4 v0x7fc468057540_0;
    %assign/vec4 v0x7fc468057630_0, 0;
    %jmp T_33.4;
T_33.3 ;
    %load/vec4 v0x7fc468057540_0;
    %assign/vec4 v0x7fc468057630_0, 0;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x7fc4680595e0;
T_34 ;
    %wait E_0x7fc468059810;
    %load/vec4 v0x7fc468059b10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0x7fc468059840_0;
    %assign/vec4 v0x7fc468059a80_0, 0;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0x7fc4680598f0_0;
    %assign/vec4 v0x7fc468059a80_0, 0;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0x7fc468059990_0;
    %assign/vec4 v0x7fc468059a80_0, 0;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0x7fc468059990_0;
    %assign/vec4 v0x7fc468059a80_0, 0;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7fc46805be30;
T_35 ;
    %wait E_0x7fc46805c060;
    %load/vec4 v0x7fc46805c360_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0x7fc46805c090_0;
    %assign/vec4 v0x7fc46805c2d0_0, 0;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0x7fc46805c140_0;
    %assign/vec4 v0x7fc46805c2d0_0, 0;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0x7fc46805c1e0_0;
    %assign/vec4 v0x7fc46805c2d0_0, 0;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0x7fc46805c1e0_0;
    %assign/vec4 v0x7fc46805c2d0_0, 0;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x7fc46805e680;
T_36 ;
    %wait E_0x7fc46805e8b0;
    %load/vec4 v0x7fc46805ebb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0x7fc46805e8e0_0;
    %assign/vec4 v0x7fc46805eb20_0, 0;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0x7fc46805e990_0;
    %assign/vec4 v0x7fc46805eb20_0, 0;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0x7fc46805ea30_0;
    %assign/vec4 v0x7fc46805eb20_0, 0;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0x7fc46805ea30_0;
    %assign/vec4 v0x7fc46805eb20_0, 0;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7fc468060ed0;
T_37 ;
    %wait E_0x7fc468061100;
    %load/vec4 v0x7fc468061400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %jmp T_37.4;
T_37.0 ;
    %load/vec4 v0x7fc468061130_0;
    %assign/vec4 v0x7fc468061370_0, 0;
    %jmp T_37.4;
T_37.1 ;
    %load/vec4 v0x7fc4680611e0_0;
    %assign/vec4 v0x7fc468061370_0, 0;
    %jmp T_37.4;
T_37.2 ;
    %load/vec4 v0x7fc468061280_0;
    %assign/vec4 v0x7fc468061370_0, 0;
    %jmp T_37.4;
T_37.3 ;
    %load/vec4 v0x7fc468061280_0;
    %assign/vec4 v0x7fc468061370_0, 0;
    %jmp T_37.4;
T_37.4 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x7fc468063720;
T_38 ;
    %wait E_0x7fc468063950;
    %load/vec4 v0x7fc468063c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %jmp T_38.4;
T_38.0 ;
    %load/vec4 v0x7fc468063980_0;
    %assign/vec4 v0x7fc468063bc0_0, 0;
    %jmp T_38.4;
T_38.1 ;
    %load/vec4 v0x7fc468063a30_0;
    %assign/vec4 v0x7fc468063bc0_0, 0;
    %jmp T_38.4;
T_38.2 ;
    %load/vec4 v0x7fc468063ad0_0;
    %assign/vec4 v0x7fc468063bc0_0, 0;
    %jmp T_38.4;
T_38.3 ;
    %load/vec4 v0x7fc468063ad0_0;
    %assign/vec4 v0x7fc468063bc0_0, 0;
    %jmp T_38.4;
T_38.4 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7fc468065f70;
T_39 ;
    %wait E_0x7fc4680661a0;
    %load/vec4 v0x7fc4680664a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %jmp T_39.4;
T_39.0 ;
    %load/vec4 v0x7fc4680661d0_0;
    %assign/vec4 v0x7fc468066410_0, 0;
    %jmp T_39.4;
T_39.1 ;
    %load/vec4 v0x7fc468066280_0;
    %assign/vec4 v0x7fc468066410_0, 0;
    %jmp T_39.4;
T_39.2 ;
    %load/vec4 v0x7fc468066320_0;
    %assign/vec4 v0x7fc468066410_0, 0;
    %jmp T_39.4;
T_39.3 ;
    %load/vec4 v0x7fc468066320_0;
    %assign/vec4 v0x7fc468066410_0, 0;
    %jmp T_39.4;
T_39.4 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x7fc4680687c0;
T_40 ;
    %wait E_0x7fc4680689f0;
    %load/vec4 v0x7fc468068cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0x7fc468068a20_0;
    %assign/vec4 v0x7fc468068c60_0, 0;
    %jmp T_40.4;
T_40.1 ;
    %load/vec4 v0x7fc468068ad0_0;
    %assign/vec4 v0x7fc468068c60_0, 0;
    %jmp T_40.4;
T_40.2 ;
    %load/vec4 v0x7fc468068b70_0;
    %assign/vec4 v0x7fc468068c60_0, 0;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0x7fc468068b70_0;
    %assign/vec4 v0x7fc468068c60_0, 0;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7fc46806b010;
T_41 ;
    %wait E_0x7fc46806b240;
    %load/vec4 v0x7fc46806b540_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %jmp T_41.4;
T_41.0 ;
    %load/vec4 v0x7fc46806b270_0;
    %assign/vec4 v0x7fc46806b4b0_0, 0;
    %jmp T_41.4;
T_41.1 ;
    %load/vec4 v0x7fc46806b320_0;
    %assign/vec4 v0x7fc46806b4b0_0, 0;
    %jmp T_41.4;
T_41.2 ;
    %load/vec4 v0x7fc46806b3c0_0;
    %assign/vec4 v0x7fc46806b4b0_0, 0;
    %jmp T_41.4;
T_41.3 ;
    %load/vec4 v0x7fc46806b3c0_0;
    %assign/vec4 v0x7fc46806b4b0_0, 0;
    %jmp T_41.4;
T_41.4 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x7fc46806d860;
T_42 ;
    %wait E_0x7fc46806da90;
    %load/vec4 v0x7fc46806dd90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %jmp T_42.4;
T_42.0 ;
    %load/vec4 v0x7fc46806dac0_0;
    %assign/vec4 v0x7fc46806dd00_0, 0;
    %jmp T_42.4;
T_42.1 ;
    %load/vec4 v0x7fc46806db70_0;
    %assign/vec4 v0x7fc46806dd00_0, 0;
    %jmp T_42.4;
T_42.2 ;
    %load/vec4 v0x7fc46806dc10_0;
    %assign/vec4 v0x7fc46806dd00_0, 0;
    %jmp T_42.4;
T_42.3 ;
    %load/vec4 v0x7fc46806dc10_0;
    %assign/vec4 v0x7fc46806dd00_0, 0;
    %jmp T_42.4;
T_42.4 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x7fc4680700b0;
T_43 ;
    %wait E_0x7fc4680702e0;
    %load/vec4 v0x7fc4680705e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %jmp T_43.4;
T_43.0 ;
    %load/vec4 v0x7fc468070310_0;
    %assign/vec4 v0x7fc468070550_0, 0;
    %jmp T_43.4;
T_43.1 ;
    %load/vec4 v0x7fc4680703c0_0;
    %assign/vec4 v0x7fc468070550_0, 0;
    %jmp T_43.4;
T_43.2 ;
    %load/vec4 v0x7fc468070460_0;
    %assign/vec4 v0x7fc468070550_0, 0;
    %jmp T_43.4;
T_43.3 ;
    %load/vec4 v0x7fc468070460_0;
    %assign/vec4 v0x7fc468070550_0, 0;
    %jmp T_43.4;
T_43.4 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x7fc468072900;
T_44 ;
    %wait E_0x7fc468072b30;
    %load/vec4 v0x7fc468072e30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %jmp T_44.4;
T_44.0 ;
    %load/vec4 v0x7fc468072b60_0;
    %assign/vec4 v0x7fc468072da0_0, 0;
    %jmp T_44.4;
T_44.1 ;
    %load/vec4 v0x7fc468072c10_0;
    %assign/vec4 v0x7fc468072da0_0, 0;
    %jmp T_44.4;
T_44.2 ;
    %load/vec4 v0x7fc468072cb0_0;
    %assign/vec4 v0x7fc468072da0_0, 0;
    %jmp T_44.4;
T_44.3 ;
    %load/vec4 v0x7fc468072cb0_0;
    %assign/vec4 v0x7fc468072da0_0, 0;
    %jmp T_44.4;
T_44.4 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x7fc468075150;
T_45 ;
    %wait E_0x7fc468075380;
    %load/vec4 v0x7fc468075680_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %jmp T_45.4;
T_45.0 ;
    %load/vec4 v0x7fc4680753b0_0;
    %assign/vec4 v0x7fc4680755f0_0, 0;
    %jmp T_45.4;
T_45.1 ;
    %load/vec4 v0x7fc468075460_0;
    %assign/vec4 v0x7fc4680755f0_0, 0;
    %jmp T_45.4;
T_45.2 ;
    %load/vec4 v0x7fc468075500_0;
    %assign/vec4 v0x7fc4680755f0_0, 0;
    %jmp T_45.4;
T_45.3 ;
    %load/vec4 v0x7fc468075500_0;
    %assign/vec4 v0x7fc4680755f0_0, 0;
    %jmp T_45.4;
T_45.4 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x7fc4680779a0;
T_46 ;
    %wait E_0x7fc468077bd0;
    %load/vec4 v0x7fc468077ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_46.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_46.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_46.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_46.3, 6;
    %jmp T_46.4;
T_46.0 ;
    %load/vec4 v0x7fc468077c00_0;
    %assign/vec4 v0x7fc468077e40_0, 0;
    %jmp T_46.4;
T_46.1 ;
    %load/vec4 v0x7fc468077cb0_0;
    %assign/vec4 v0x7fc468077e40_0, 0;
    %jmp T_46.4;
T_46.2 ;
    %load/vec4 v0x7fc468077d50_0;
    %assign/vec4 v0x7fc468077e40_0, 0;
    %jmp T_46.4;
T_46.3 ;
    %load/vec4 v0x7fc468077d50_0;
    %assign/vec4 v0x7fc468077e40_0, 0;
    %jmp T_46.4;
T_46.4 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x7fc46807a1f0;
T_47 ;
    %wait E_0x7fc46807a420;
    %load/vec4 v0x7fc46807a720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %jmp T_47.4;
T_47.0 ;
    %load/vec4 v0x7fc46807a450_0;
    %assign/vec4 v0x7fc46807a690_0, 0;
    %jmp T_47.4;
T_47.1 ;
    %load/vec4 v0x7fc46807a500_0;
    %assign/vec4 v0x7fc46807a690_0, 0;
    %jmp T_47.4;
T_47.2 ;
    %load/vec4 v0x7fc46807a5a0_0;
    %assign/vec4 v0x7fc46807a690_0, 0;
    %jmp T_47.4;
T_47.3 ;
    %load/vec4 v0x7fc46807a5a0_0;
    %assign/vec4 v0x7fc46807a690_0, 0;
    %jmp T_47.4;
T_47.4 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x7fc46807ca40;
T_48 ;
    %wait E_0x7fc46807cc70;
    %load/vec4 v0x7fc46807cf70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_48.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_48.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_48.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_48.3, 6;
    %jmp T_48.4;
T_48.0 ;
    %load/vec4 v0x7fc46807cca0_0;
    %assign/vec4 v0x7fc46807cee0_0, 0;
    %jmp T_48.4;
T_48.1 ;
    %load/vec4 v0x7fc46807cd50_0;
    %assign/vec4 v0x7fc46807cee0_0, 0;
    %jmp T_48.4;
T_48.2 ;
    %load/vec4 v0x7fc46807cdf0_0;
    %assign/vec4 v0x7fc46807cee0_0, 0;
    %jmp T_48.4;
T_48.3 ;
    %load/vec4 v0x7fc46807cdf0_0;
    %assign/vec4 v0x7fc46807cee0_0, 0;
    %jmp T_48.4;
T_48.4 ;
    %pop/vec4 1;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x7fc46807f290;
T_49 ;
    %wait E_0x7fc46807f4c0;
    %load/vec4 v0x7fc46807f7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %jmp T_49.4;
T_49.0 ;
    %load/vec4 v0x7fc46807f4f0_0;
    %assign/vec4 v0x7fc46807f730_0, 0;
    %jmp T_49.4;
T_49.1 ;
    %load/vec4 v0x7fc46807f5a0_0;
    %assign/vec4 v0x7fc46807f730_0, 0;
    %jmp T_49.4;
T_49.2 ;
    %load/vec4 v0x7fc46807f640_0;
    %assign/vec4 v0x7fc46807f730_0, 0;
    %jmp T_49.4;
T_49.3 ;
    %load/vec4 v0x7fc46807f640_0;
    %assign/vec4 v0x7fc46807f730_0, 0;
    %jmp T_49.4;
T_49.4 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x7fc468081ae0;
T_50 ;
    %wait E_0x7fc468081d10;
    %load/vec4 v0x7fc468082010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %jmp T_50.4;
T_50.0 ;
    %load/vec4 v0x7fc468081d40_0;
    %assign/vec4 v0x7fc468081f80_0, 0;
    %jmp T_50.4;
T_50.1 ;
    %load/vec4 v0x7fc468081df0_0;
    %assign/vec4 v0x7fc468081f80_0, 0;
    %jmp T_50.4;
T_50.2 ;
    %load/vec4 v0x7fc468081e90_0;
    %assign/vec4 v0x7fc468081f80_0, 0;
    %jmp T_50.4;
T_50.3 ;
    %load/vec4 v0x7fc468081e90_0;
    %assign/vec4 v0x7fc468081f80_0, 0;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x7fc468084330;
T_51 ;
    %wait E_0x7fc468084560;
    %load/vec4 v0x7fc468084860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %jmp T_51.4;
T_51.0 ;
    %load/vec4 v0x7fc468084590_0;
    %assign/vec4 v0x7fc4680847d0_0, 0;
    %jmp T_51.4;
T_51.1 ;
    %load/vec4 v0x7fc468084640_0;
    %assign/vec4 v0x7fc4680847d0_0, 0;
    %jmp T_51.4;
T_51.2 ;
    %load/vec4 v0x7fc4680846e0_0;
    %assign/vec4 v0x7fc4680847d0_0, 0;
    %jmp T_51.4;
T_51.3 ;
    %load/vec4 v0x7fc4680846e0_0;
    %assign/vec4 v0x7fc4680847d0_0, 0;
    %jmp T_51.4;
T_51.4 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x7fc468086b80;
T_52 ;
    %wait E_0x7fc468086db0;
    %load/vec4 v0x7fc4680870b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_52.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_52.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.0 ;
    %load/vec4 v0x7fc468086de0_0;
    %assign/vec4 v0x7fc468087020_0, 0;
    %jmp T_52.4;
T_52.1 ;
    %load/vec4 v0x7fc468086e90_0;
    %assign/vec4 v0x7fc468087020_0, 0;
    %jmp T_52.4;
T_52.2 ;
    %load/vec4 v0x7fc468086f30_0;
    %assign/vec4 v0x7fc468087020_0, 0;
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v0x7fc468086f30_0;
    %assign/vec4 v0x7fc468087020_0, 0;
    %jmp T_52.4;
T_52.4 ;
    %pop/vec4 1;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x7fc4680893d0;
T_53 ;
    %wait E_0x7fc468089600;
    %load/vec4 v0x7fc468089900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.4;
T_53.0 ;
    %load/vec4 v0x7fc468089630_0;
    %assign/vec4 v0x7fc468089870_0, 0;
    %jmp T_53.4;
T_53.1 ;
    %load/vec4 v0x7fc4680896e0_0;
    %assign/vec4 v0x7fc468089870_0, 0;
    %jmp T_53.4;
T_53.2 ;
    %load/vec4 v0x7fc468089780_0;
    %assign/vec4 v0x7fc468089870_0, 0;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v0x7fc468089780_0;
    %assign/vec4 v0x7fc468089870_0, 0;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x7fc46808bc20;
T_54 ;
    %wait E_0x7fc46808be50;
    %load/vec4 v0x7fc46808c150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %jmp T_54.4;
T_54.0 ;
    %load/vec4 v0x7fc46808be80_0;
    %assign/vec4 v0x7fc46808c0c0_0, 0;
    %jmp T_54.4;
T_54.1 ;
    %load/vec4 v0x7fc46808bf30_0;
    %assign/vec4 v0x7fc46808c0c0_0, 0;
    %jmp T_54.4;
T_54.2 ;
    %load/vec4 v0x7fc46808bfd0_0;
    %assign/vec4 v0x7fc46808c0c0_0, 0;
    %jmp T_54.4;
T_54.3 ;
    %load/vec4 v0x7fc46808bfd0_0;
    %assign/vec4 v0x7fc46808c0c0_0, 0;
    %jmp T_54.4;
T_54.4 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x7fc46808e470;
T_55 ;
    %wait E_0x7fc46808e6a0;
    %load/vec4 v0x7fc46808e9a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %jmp T_55.4;
T_55.0 ;
    %load/vec4 v0x7fc46808e6d0_0;
    %assign/vec4 v0x7fc46808e910_0, 0;
    %jmp T_55.4;
T_55.1 ;
    %load/vec4 v0x7fc46808e780_0;
    %assign/vec4 v0x7fc46808e910_0, 0;
    %jmp T_55.4;
T_55.2 ;
    %load/vec4 v0x7fc46808e820_0;
    %assign/vec4 v0x7fc46808e910_0, 0;
    %jmp T_55.4;
T_55.3 ;
    %load/vec4 v0x7fc46808e820_0;
    %assign/vec4 v0x7fc46808e910_0, 0;
    %jmp T_55.4;
T_55.4 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x7fc468090cc0;
T_56 ;
    %wait E_0x7fc468090ef0;
    %load/vec4 v0x7fc4680911f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_56.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_56.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_56.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_56.3, 6;
    %jmp T_56.4;
T_56.0 ;
    %load/vec4 v0x7fc468090f20_0;
    %assign/vec4 v0x7fc468091160_0, 0;
    %jmp T_56.4;
T_56.1 ;
    %load/vec4 v0x7fc468090fd0_0;
    %assign/vec4 v0x7fc468091160_0, 0;
    %jmp T_56.4;
T_56.2 ;
    %load/vec4 v0x7fc468091070_0;
    %assign/vec4 v0x7fc468091160_0, 0;
    %jmp T_56.4;
T_56.3 ;
    %load/vec4 v0x7fc468091070_0;
    %assign/vec4 v0x7fc468091160_0, 0;
    %jmp T_56.4;
T_56.4 ;
    %pop/vec4 1;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x7fc468093510;
T_57 ;
    %wait E_0x7fc468093740;
    %load/vec4 v0x7fc468093a40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %load/vec4 v0x7fc468093770_0;
    %assign/vec4 v0x7fc4680939b0_0, 0;
    %jmp T_57.4;
T_57.1 ;
    %load/vec4 v0x7fc468093820_0;
    %assign/vec4 v0x7fc4680939b0_0, 0;
    %jmp T_57.4;
T_57.2 ;
    %load/vec4 v0x7fc4680938c0_0;
    %assign/vec4 v0x7fc4680939b0_0, 0;
    %jmp T_57.4;
T_57.3 ;
    %load/vec4 v0x7fc4680938c0_0;
    %assign/vec4 v0x7fc4680939b0_0, 0;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x7fc468095d60;
T_58 ;
    %wait E_0x7fc468095f90;
    %load/vec4 v0x7fc468096290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v0x7fc468095fc0_0;
    %assign/vec4 v0x7fc468096200_0, 0;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v0x7fc468096070_0;
    %assign/vec4 v0x7fc468096200_0, 0;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v0x7fc468096110_0;
    %assign/vec4 v0x7fc468096200_0, 0;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v0x7fc468096110_0;
    %assign/vec4 v0x7fc468096200_0, 0;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x7fc4680985b0;
T_59 ;
    %wait E_0x7fc4680987e0;
    %load/vec4 v0x7fc468098ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %jmp T_59.4;
T_59.0 ;
    %load/vec4 v0x7fc468098810_0;
    %assign/vec4 v0x7fc468098a50_0, 0;
    %jmp T_59.4;
T_59.1 ;
    %load/vec4 v0x7fc4680988c0_0;
    %assign/vec4 v0x7fc468098a50_0, 0;
    %jmp T_59.4;
T_59.2 ;
    %load/vec4 v0x7fc468098960_0;
    %assign/vec4 v0x7fc468098a50_0, 0;
    %jmp T_59.4;
T_59.3 ;
    %load/vec4 v0x7fc468098960_0;
    %assign/vec4 v0x7fc468098a50_0, 0;
    %jmp T_59.4;
T_59.4 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x7fc46809ae00;
T_60 ;
    %wait E_0x7fc46809b030;
    %load/vec4 v0x7fc46809b330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v0x7fc46809b060_0;
    %assign/vec4 v0x7fc46809b2a0_0, 0;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v0x7fc46809b110_0;
    %assign/vec4 v0x7fc46809b2a0_0, 0;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v0x7fc46809b1b0_0;
    %assign/vec4 v0x7fc46809b2a0_0, 0;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v0x7fc46809b1b0_0;
    %assign/vec4 v0x7fc46809b2a0_0, 0;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x7fc46809d650;
T_61 ;
    %wait E_0x7fc46809d880;
    %load/vec4 v0x7fc46809db80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %jmp T_61.4;
T_61.0 ;
    %load/vec4 v0x7fc46809d8b0_0;
    %assign/vec4 v0x7fc46809daf0_0, 0;
    %jmp T_61.4;
T_61.1 ;
    %load/vec4 v0x7fc46809d960_0;
    %assign/vec4 v0x7fc46809daf0_0, 0;
    %jmp T_61.4;
T_61.2 ;
    %load/vec4 v0x7fc46809da00_0;
    %assign/vec4 v0x7fc46809daf0_0, 0;
    %jmp T_61.4;
T_61.3 ;
    %load/vec4 v0x7fc46809da00_0;
    %assign/vec4 v0x7fc46809daf0_0, 0;
    %jmp T_61.4;
T_61.4 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x7fc46809fea0;
T_62 ;
    %wait E_0x7fc4680a00d0;
    %load/vec4 v0x7fc4680a03d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_62.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_62.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %jmp T_62.4;
T_62.0 ;
    %load/vec4 v0x7fc4680a0100_0;
    %assign/vec4 v0x7fc4680a0340_0, 0;
    %jmp T_62.4;
T_62.1 ;
    %load/vec4 v0x7fc4680a01b0_0;
    %assign/vec4 v0x7fc4680a0340_0, 0;
    %jmp T_62.4;
T_62.2 ;
    %load/vec4 v0x7fc4680a0250_0;
    %assign/vec4 v0x7fc4680a0340_0, 0;
    %jmp T_62.4;
T_62.3 ;
    %load/vec4 v0x7fc4680a0250_0;
    %assign/vec4 v0x7fc4680a0340_0, 0;
    %jmp T_62.4;
T_62.4 ;
    %pop/vec4 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x7fc4680a26f0;
T_63 ;
    %wait E_0x7fc4680a2920;
    %load/vec4 v0x7fc4680a2c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_63.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_63.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %jmp T_63.4;
T_63.0 ;
    %load/vec4 v0x7fc4680a2950_0;
    %assign/vec4 v0x7fc4680a2b90_0, 0;
    %jmp T_63.4;
T_63.1 ;
    %load/vec4 v0x7fc4680a2a00_0;
    %assign/vec4 v0x7fc4680a2b90_0, 0;
    %jmp T_63.4;
T_63.2 ;
    %load/vec4 v0x7fc4680a2aa0_0;
    %assign/vec4 v0x7fc4680a2b90_0, 0;
    %jmp T_63.4;
T_63.3 ;
    %load/vec4 v0x7fc4680a2aa0_0;
    %assign/vec4 v0x7fc4680a2b90_0, 0;
    %jmp T_63.4;
T_63.4 ;
    %pop/vec4 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x7fc4680a4f40;
T_64 ;
    %wait E_0x7fc4680a5170;
    %load/vec4 v0x7fc4680a5470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %jmp T_64.4;
T_64.0 ;
    %load/vec4 v0x7fc4680a51a0_0;
    %assign/vec4 v0x7fc4680a53e0_0, 0;
    %jmp T_64.4;
T_64.1 ;
    %load/vec4 v0x7fc4680a5250_0;
    %assign/vec4 v0x7fc4680a53e0_0, 0;
    %jmp T_64.4;
T_64.2 ;
    %load/vec4 v0x7fc4680a52f0_0;
    %assign/vec4 v0x7fc4680a53e0_0, 0;
    %jmp T_64.4;
T_64.3 ;
    %load/vec4 v0x7fc4680a52f0_0;
    %assign/vec4 v0x7fc4680a53e0_0, 0;
    %jmp T_64.4;
T_64.4 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x7fc4676f7ac0;
T_65 ;
    %wait E_0x7fc46740def0;
    %load/vec4 v0x7fc4680a6670_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_65.0, 4;
    %load/vec4 v0x7fc4680a67b0_0;
    %parti/s 1, 63, 7;
    %assign/vec4 v0x7fc4680a6860_0, 0;
T_65.0 ;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x7fc46763f610;
T_66 ;
    %vpi_call 2 149 "$dumpfile", "ALU.vcd" {0 0 0};
    %vpi_call 2 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc46763f610 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7d70_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 212, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 32, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 3719130149, 0, 53;
    %concati/vec4 9, 0, 11;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 2334855734, 0, 53;
    %concati/vec4 1349, 0, 11;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 185454903, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 674545449, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 632, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 4321, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 4192, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %pushi/vec4 190, 0, 64;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7930_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7a60_0, 0, 64;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4680a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7530_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %load/vec4 v0x7fc4680a7650_0;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %vpi_call 2 181 "$display", "data1=%d,data2=%d,SUM=%d,CarryOut=%d,Overflow=%d\012", v0x7fc4680a7930_0, v0x7fc4680a7a60_0, v0x7fc4680a7650_0, v0x7fc4680a7720_0, v0x7fc4680a7cc0_0 {0 0 0};
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7930_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7a60_0, 0, 64;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc4680a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7530_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %load/vec4 v0x7fc4680a7650_0;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %vpi_call 2 191 "$display", "data1=%b\012data2=%b\012AND  =%b\012", v0x7fc4680a7930_0, v0x7fc4680a7a60_0, v0x7fc4680a7650_0 {0 0 0};
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7930_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7a60_0, 0, 64;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc4680a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a74a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7530_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %load/vec4 v0x7fc4680a7650_0;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %vpi_call 2 201 "$display", "data1=%b\012data2=%b\012OR   =%b\012", v0x7fc4680a7930_0, v0x7fc4680a7a60_0, v0x7fc4680a7650_0 {0 0 0};
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7930_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7a60_0, 0, 64;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc4680a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7530_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %load/vec4 v0x7fc4680a7650_0;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %vpi_call 2 211 "$display", "data1=%d,data2=%d,DIFF=%d,set=%d,overflow=%d\012", v0x7fc4680a7930_0, v0x7fc4680a7a60_0, v0x7fc4680a7650_0, v0x7fc4680a7e20_0, v0x7fc4680a7cc0_0 {0 0 0};
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7930_0, 0, 64;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %delay 10, 0;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a7880_0;
    %store/vec4 v0x7fc4680a7a60_0, 0, 64;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc4680a7c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a7410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a74a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7530_0, 0, 1;
    %delay 10, 0;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc4680a7af0_0, 0, 1;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x7fc4680a75c0_0, 0, 5;
    %load/vec4 v0x7fc4680a7650_0;
    %store/vec4 v0x7fc4680a7b80_0, 0, 64;
    %vpi_call 2 221 "$display", "data1=%d,data2=%d,DIFF=%d,overflow=%d\012", v0x7fc4680a7930_0, v0x7fc4680a7a60_0, v0x7fc4680a7650_0, v0x7fc4680a7cc0_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 224 "$finish" {0 0 0};
    %end;
    .thread T_66;
    .scope S_0x7fc46763f610;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc4680a77d0_0, 0, 1;
T_67.0 ;
    %delay 5, 0;
    %load/vec4 v0x7fc4680a77d0_0;
    %inv;
    %store/vec4 v0x7fc4680a77d0_0, 0, 1;
    %jmp T_67.0;
    %end;
    .thread T_67;
    .scope S_0x7fc46763f610;
T_68 ;
    %delay 205, 0;
    %vpi_call 2 235 "$monitor", "time=%d,operation=%d", $time, v0x7fc4680a7c30_0 {0 0 0};
    %end;
    .thread T_68;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU.v";
