{
  "module_name": "tegra186.c",
  "hash_id": "ed929fec1d9bd68d2a8908fdc964bd426a7e37f274f792253012904c18e04548",
  "original_prompt": "Ingested from linux-6.6.14/drivers/memory/tegra/tegra186.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/iommu.h>\n#include <linux/module.h>\n#include <linux/mod_devicetable.h>\n#include <linux/of.h>\n#include <linux/of_platform.h>\n#include <linux/platform_device.h>\n\n#include <soc/tegra/mc.h>\n\n#if defined(CONFIG_ARCH_TEGRA_186_SOC)\n#include <dt-bindings/memory/tegra186-mc.h>\n#endif\n\n#include \"mc.h\"\n\n#define MC_SID_STREAMID_OVERRIDE_MASK GENMASK(7, 0)\n#define MC_SID_STREAMID_SECURITY_WRITE_ACCESS_DISABLED BIT(16)\n#define MC_SID_STREAMID_SECURITY_OVERRIDE BIT(8)\n\nstatic int tegra186_mc_probe(struct tegra_mc *mc)\n{\n\tstruct platform_device *pdev = to_platform_device(mc->dev);\n\tunsigned int i;\n\tchar name[8];\n\tint err;\n\n\tmc->bcast_ch_regs = devm_platform_ioremap_resource_byname(pdev, \"broadcast\");\n\tif (IS_ERR(mc->bcast_ch_regs)) {\n\t\tif (PTR_ERR(mc->bcast_ch_regs) == -EINVAL) {\n\t\t\tdev_warn(&pdev->dev,\n\t\t\t\t \"Broadcast channel is missing, please update your device-tree\\n\");\n\t\t\tmc->bcast_ch_regs = NULL;\n\t\t\tgoto populate;\n\t\t}\n\n\t\treturn PTR_ERR(mc->bcast_ch_regs);\n\t}\n\n\tmc->ch_regs = devm_kcalloc(mc->dev, mc->soc->num_channels, sizeof(*mc->ch_regs),\n\t\t\t\t   GFP_KERNEL);\n\tif (!mc->ch_regs)\n\t\treturn -ENOMEM;\n\n\tfor (i = 0; i < mc->soc->num_channels; i++) {\n\t\tsnprintf(name, sizeof(name), \"ch%u\", i);\n\n\t\tmc->ch_regs[i] = devm_platform_ioremap_resource_byname(pdev, name);\n\t\tif (IS_ERR(mc->ch_regs[i]))\n\t\t\treturn PTR_ERR(mc->ch_regs[i]);\n\t}\n\npopulate:\n\terr = of_platform_populate(mc->dev->of_node, NULL, NULL, mc->dev);\n\tif (err < 0)\n\t\treturn err;\n\n\treturn 0;\n}\n\nstatic void tegra186_mc_remove(struct tegra_mc *mc)\n{\n\tof_platform_depopulate(mc->dev);\n}\n\n#if IS_ENABLED(CONFIG_IOMMU_API)\nstatic void tegra186_mc_client_sid_override(struct tegra_mc *mc,\n\t\t\t\t\t    const struct tegra_mc_client *client,\n\t\t\t\t\t    unsigned int sid)\n{\n\tu32 value, old;\n\n\tvalue = readl(mc->regs + client->regs.sid.security);\n\tif ((value & MC_SID_STREAMID_SECURITY_OVERRIDE) == 0) {\n\t\t \n\t\tif (value & MC_SID_STREAMID_SECURITY_WRITE_ACCESS_DISABLED)\n\t\t\treturn;\n\n\t\t \n\t\tWARN_ON((value & MC_SID_STREAMID_SECURITY_OVERRIDE) == 0);\n\n\t\tvalue |= MC_SID_STREAMID_SECURITY_OVERRIDE;\n\t\twritel(value, mc->regs + client->regs.sid.security);\n\t}\n\n\tvalue = readl(mc->regs + client->regs.sid.override);\n\told = value & MC_SID_STREAMID_OVERRIDE_MASK;\n\n\tif (old != sid) {\n\t\tdev_dbg(mc->dev, \"overriding SID %x for %s with %x\\n\", old,\n\t\t\tclient->name, sid);\n\t\twritel(sid, mc->regs + client->regs.sid.override);\n\t}\n}\n#endif\n\nstatic int tegra186_mc_probe_device(struct tegra_mc *mc, struct device *dev)\n{\n#if IS_ENABLED(CONFIG_IOMMU_API)\n\tstruct iommu_fwspec *fwspec = dev_iommu_fwspec_get(dev);\n\tstruct of_phandle_args args;\n\tunsigned int i, index = 0;\n\n\twhile (!of_parse_phandle_with_args(dev->of_node, \"interconnects\", \"#interconnect-cells\",\n\t\t\t\t\t   index, &args)) {\n\t\tif (args.np == mc->dev->of_node && args.args_count != 0) {\n\t\t\tfor (i = 0; i < mc->soc->num_clients; i++) {\n\t\t\t\tconst struct tegra_mc_client *client = &mc->soc->clients[i];\n\n\t\t\t\tif (client->id == args.args[0]) {\n\t\t\t\t\tu32 sid = fwspec->ids[0] & MC_SID_STREAMID_OVERRIDE_MASK;\n\n\t\t\t\t\ttegra186_mc_client_sid_override(mc, client, sid);\n\t\t\t\t}\n\t\t\t}\n\t\t}\n\n\t\tindex++;\n\t}\n#endif\n\n\treturn 0;\n}\n\nconst struct tegra_mc_ops tegra186_mc_ops = {\n\t.probe = tegra186_mc_probe,\n\t.remove = tegra186_mc_remove,\n\t.probe_device = tegra186_mc_probe_device,\n\t.handle_irq = tegra30_mc_handle_irq,\n};\n\n#if defined(CONFIG_ARCH_TEGRA_186_SOC)\nstatic const struct tegra_mc_client tegra186_mc_clients[] = {\n\t{\n\t\t.id = TEGRA186_MEMORY_CLIENT_PTCR,\n\t\t.name = \"ptcr\",\n\t\t.sid = TEGRA186_SID_PASSTHROUGH,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x000,\n\t\t\t\t.security = 0x004,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AFIR,\n\t\t.name = \"afir\",\n\t\t.sid = TEGRA186_SID_AFI,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x070,\n\t\t\t\t.security = 0x074,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_HDAR,\n\t\t.name = \"hdar\",\n\t\t.sid = TEGRA186_SID_HDA,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x0a8,\n\t\t\t\t.security = 0x0ac,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_HOST1XDMAR,\n\t\t.name = \"host1xdmar\",\n\t\t.sid = TEGRA186_SID_HOST1X,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x0b0,\n\t\t\t\t.security = 0x0b4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVENCSRD,\n\t\t.name = \"nvencsrd\",\n\t\t.sid = TEGRA186_SID_NVENC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x0e0,\n\t\t\t\t.security = 0x0e4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SATAR,\n\t\t.name = \"satar\",\n\t\t.sid = TEGRA186_SID_SATA,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x0f8,\n\t\t\t\t.security = 0x0fc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_MPCORER,\n\t\t.name = \"mpcorer\",\n\t\t.sid = TEGRA186_SID_PASSTHROUGH,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x138,\n\t\t\t\t.security = 0x13c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVENCSWR,\n\t\t.name = \"nvencswr\",\n\t\t.sid = TEGRA186_SID_NVENC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x158,\n\t\t\t\t.security = 0x15c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AFIW,\n\t\t.name = \"afiw\",\n\t\t.sid = TEGRA186_SID_AFI,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x188,\n\t\t\t\t.security = 0x18c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_HDAW,\n\t\t.name = \"hdaw\",\n\t\t.sid = TEGRA186_SID_HDA,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x1a8,\n\t\t\t\t.security = 0x1ac,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_MPCOREW,\n\t\t.name = \"mpcorew\",\n\t\t.sid = TEGRA186_SID_PASSTHROUGH,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x1c8,\n\t\t\t\t.security = 0x1cc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SATAW,\n\t\t.name = \"sataw\",\n\t\t.sid = TEGRA186_SID_SATA,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x1e8,\n\t\t\t\t.security = 0x1ec,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_ISPRA,\n\t\t.name = \"ispra\",\n\t\t.sid = TEGRA186_SID_ISP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x220,\n\t\t\t\t.security = 0x224,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_ISPWA,\n\t\t.name = \"ispwa\",\n\t\t.sid = TEGRA186_SID_ISP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x230,\n\t\t\t\t.security = 0x234,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_ISPWB,\n\t\t.name = \"ispwb\",\n\t\t.sid = TEGRA186_SID_ISP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x238,\n\t\t\t\t.security = 0x23c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_XUSB_HOSTR,\n\t\t.name = \"xusb_hostr\",\n\t\t.sid = TEGRA186_SID_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x250,\n\t\t\t\t.security = 0x254,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_XUSB_HOSTW,\n\t\t.name = \"xusb_hostw\",\n\t\t.sid = TEGRA186_SID_XUSB_HOST,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x258,\n\t\t\t\t.security = 0x25c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_XUSB_DEVR,\n\t\t.name = \"xusb_devr\",\n\t\t.sid = TEGRA186_SID_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x260,\n\t\t\t\t.security = 0x264,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_XUSB_DEVW,\n\t\t.name = \"xusb_devw\",\n\t\t.sid = TEGRA186_SID_XUSB_DEV,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x268,\n\t\t\t\t.security = 0x26c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_TSECSRD,\n\t\t.name = \"tsecsrd\",\n\t\t.sid = TEGRA186_SID_TSEC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x2a0,\n\t\t\t\t.security = 0x2a4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_TSECSWR,\n\t\t.name = \"tsecswr\",\n\t\t.sid = TEGRA186_SID_TSEC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x2a8,\n\t\t\t\t.security = 0x2ac,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_GPUSRD,\n\t\t.name = \"gpusrd\",\n\t\t.sid = TEGRA186_SID_GPU,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x2c0,\n\t\t\t\t.security = 0x2c4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_GPUSWR,\n\t\t.name = \"gpuswr\",\n\t\t.sid = TEGRA186_SID_GPU,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x2c8,\n\t\t\t\t.security = 0x2cc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCRA,\n\t\t.name = \"sdmmcra\",\n\t\t.sid = TEGRA186_SID_SDMMC1,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x300,\n\t\t\t\t.security = 0x304,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCRAA,\n\t\t.name = \"sdmmcraa\",\n\t\t.sid = TEGRA186_SID_SDMMC2,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x308,\n\t\t\t\t.security = 0x30c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCR,\n\t\t.name = \"sdmmcr\",\n\t\t.sid = TEGRA186_SID_SDMMC3,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x310,\n\t\t\t\t.security = 0x314,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCRAB,\n\t\t.name = \"sdmmcrab\",\n\t\t.sid = TEGRA186_SID_SDMMC4,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x318,\n\t\t\t\t.security = 0x31c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCWA,\n\t\t.name = \"sdmmcwa\",\n\t\t.sid = TEGRA186_SID_SDMMC1,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x320,\n\t\t\t\t.security = 0x324,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCWAA,\n\t\t.name = \"sdmmcwaa\",\n\t\t.sid = TEGRA186_SID_SDMMC2,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x328,\n\t\t\t\t.security = 0x32c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCW,\n\t\t.name = \"sdmmcw\",\n\t\t.sid = TEGRA186_SID_SDMMC3,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x330,\n\t\t\t\t.security = 0x334,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SDMMCWAB,\n\t\t.name = \"sdmmcwab\",\n\t\t.sid = TEGRA186_SID_SDMMC4,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x338,\n\t\t\t\t.security = 0x33c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_VICSRD,\n\t\t.name = \"vicsrd\",\n\t\t.sid = TEGRA186_SID_VIC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x360,\n\t\t\t\t.security = 0x364,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_VICSWR,\n\t\t.name = \"vicswr\",\n\t\t.sid = TEGRA186_SID_VIC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x368,\n\t\t\t\t.security = 0x36c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_VIW,\n\t\t.name = \"viw\",\n\t\t.sid = TEGRA186_SID_VI,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x390,\n\t\t\t\t.security = 0x394,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVDECSRD,\n\t\t.name = \"nvdecsrd\",\n\t\t.sid = TEGRA186_SID_NVDEC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3c0,\n\t\t\t\t.security = 0x3c4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVDECSWR,\n\t\t.name = \"nvdecswr\",\n\t\t.sid = TEGRA186_SID_NVDEC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3c8,\n\t\t\t\t.security = 0x3cc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_APER,\n\t\t.name = \"aper\",\n\t\t.sid = TEGRA186_SID_APE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3d0,\n\t\t\t\t.security = 0x3d4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_APEW,\n\t\t.name = \"apew\",\n\t\t.sid = TEGRA186_SID_APE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3d8,\n\t\t\t\t.security = 0x3dc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVJPGSRD,\n\t\t.name = \"nvjpgsrd\",\n\t\t.sid = TEGRA186_SID_NVJPG,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3f0,\n\t\t\t\t.security = 0x3f4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVJPGSWR,\n\t\t.name = \"nvjpgswr\",\n\t\t.sid = TEGRA186_SID_NVJPG,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x3f8,\n\t\t\t\t.security = 0x3fc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SESRD,\n\t\t.name = \"sesrd\",\n\t\t.sid = TEGRA186_SID_SE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x400,\n\t\t\t\t.security = 0x404,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SESWR,\n\t\t.name = \"seswr\",\n\t\t.sid = TEGRA186_SID_SE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x408,\n\t\t\t\t.security = 0x40c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_ETRR,\n\t\t.name = \"etrr\",\n\t\t.sid = TEGRA186_SID_ETR,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x420,\n\t\t\t\t.security = 0x424,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_ETRW,\n\t\t.name = \"etrw\",\n\t\t.sid = TEGRA186_SID_ETR,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x428,\n\t\t\t\t.security = 0x42c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_TSECSRDB,\n\t\t.name = \"tsecsrdb\",\n\t\t.sid = TEGRA186_SID_TSECB,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x430,\n\t\t\t\t.security = 0x434,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_TSECSWRB,\n\t\t.name = \"tsecswrb\",\n\t\t.sid = TEGRA186_SID_TSECB,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x438,\n\t\t\t\t.security = 0x43c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_GPUSRD2,\n\t\t.name = \"gpusrd2\",\n\t\t.sid = TEGRA186_SID_GPU,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x440,\n\t\t\t\t.security = 0x444,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_GPUSWR2,\n\t\t.name = \"gpuswr2\",\n\t\t.sid = TEGRA186_SID_GPU,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x448,\n\t\t\t\t.security = 0x44c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AXISR,\n\t\t.name = \"axisr\",\n\t\t.sid = TEGRA186_SID_GPCDMA_0,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x460,\n\t\t\t\t.security = 0x464,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AXISW,\n\t\t.name = \"axisw\",\n\t\t.sid = TEGRA186_SID_GPCDMA_0,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x468,\n\t\t\t\t.security = 0x46c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_EQOSR,\n\t\t.name = \"eqosr\",\n\t\t.sid = TEGRA186_SID_EQOS,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x470,\n\t\t\t\t.security = 0x474,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_EQOSW,\n\t\t.name = \"eqosw\",\n\t\t.sid = TEGRA186_SID_EQOS,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x478,\n\t\t\t\t.security = 0x47c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_UFSHCR,\n\t\t.name = \"ufshcr\",\n\t\t.sid = TEGRA186_SID_UFSHC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x480,\n\t\t\t\t.security = 0x484,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_UFSHCW,\n\t\t.name = \"ufshcw\",\n\t\t.sid = TEGRA186_SID_UFSHC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x488,\n\t\t\t\t.security = 0x48c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVDISPLAYR,\n\t\t.name = \"nvdisplayr\",\n\t\t.sid = TEGRA186_SID_NVDISPLAY,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x490,\n\t\t\t\t.security = 0x494,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_BPMPR,\n\t\t.name = \"bpmpr\",\n\t\t.sid = TEGRA186_SID_BPMP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x498,\n\t\t\t\t.security = 0x49c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_BPMPW,\n\t\t.name = \"bpmpw\",\n\t\t.sid = TEGRA186_SID_BPMP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4a0,\n\t\t\t\t.security = 0x4a4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_BPMPDMAR,\n\t\t.name = \"bpmpdmar\",\n\t\t.sid = TEGRA186_SID_BPMP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4a8,\n\t\t\t\t.security = 0x4ac,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_BPMPDMAW,\n\t\t.name = \"bpmpdmaw\",\n\t\t.sid = TEGRA186_SID_BPMP,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4b0,\n\t\t\t\t.security = 0x4b4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AONR,\n\t\t.name = \"aonr\",\n\t\t.sid = TEGRA186_SID_AON,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4b8,\n\t\t\t\t.security = 0x4bc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AONW,\n\t\t.name = \"aonw\",\n\t\t.sid = TEGRA186_SID_AON,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4c0,\n\t\t\t\t.security = 0x4c4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AONDMAR,\n\t\t.name = \"aondmar\",\n\t\t.sid = TEGRA186_SID_AON,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4c8,\n\t\t\t\t.security = 0x4cc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_AONDMAW,\n\t\t.name = \"aondmaw\",\n\t\t.sid = TEGRA186_SID_AON,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4d0,\n\t\t\t\t.security = 0x4d4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SCER,\n\t\t.name = \"scer\",\n\t\t.sid = TEGRA186_SID_SCE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4d8,\n\t\t\t\t.security = 0x4dc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SCEW,\n\t\t.name = \"scew\",\n\t\t.sid = TEGRA186_SID_SCE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4e0,\n\t\t\t\t.security = 0x4e4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SCEDMAR,\n\t\t.name = \"scedmar\",\n\t\t.sid = TEGRA186_SID_SCE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4e8,\n\t\t\t\t.security = 0x4ec,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_SCEDMAW,\n\t\t.name = \"scedmaw\",\n\t\t.sid = TEGRA186_SID_SCE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4f0,\n\t\t\t\t.security = 0x4f4,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_APEDMAR,\n\t\t.name = \"apedmar\",\n\t\t.sid = TEGRA186_SID_APE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x4f8,\n\t\t\t\t.security = 0x4fc,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_APEDMAW,\n\t\t.name = \"apedmaw\",\n\t\t.sid = TEGRA186_SID_APE,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x500,\n\t\t\t\t.security = 0x504,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVDISPLAYR1,\n\t\t.name = \"nvdisplayr1\",\n\t\t.sid = TEGRA186_SID_NVDISPLAY,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x508,\n\t\t\t\t.security = 0x50c,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_VICSRD1,\n\t\t.name = \"vicsrd1\",\n\t\t.sid = TEGRA186_SID_VIC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x510,\n\t\t\t\t.security = 0x514,\n\t\t\t},\n\t\t},\n\t}, {\n\t\t.id = TEGRA186_MEMORY_CLIENT_NVDECSRD1,\n\t\t.name = \"nvdecsrd1\",\n\t\t.sid = TEGRA186_SID_NVDEC,\n\t\t.regs = {\n\t\t\t.sid = {\n\t\t\t\t.override = 0x518,\n\t\t\t\t.security = 0x51c,\n\t\t\t},\n\t\t},\n\t},\n};\n\nconst struct tegra_mc_soc tegra186_mc_soc = {\n\t.num_clients = ARRAY_SIZE(tegra186_mc_clients),\n\t.clients = tegra186_mc_clients,\n\t.num_address_bits = 40,\n\t.num_channels = 4,\n\t.client_id_mask = 0xff,\n\t.intmask = MC_INT_DECERR_GENERALIZED_CARVEOUT | MC_INT_DECERR_MTS |\n\t\t   MC_INT_SECERR_SEC | MC_INT_DECERR_VPR |\n\t\t   MC_INT_SECURITY_VIOLATION | MC_INT_DECERR_EMEM,\n\t.ops = &tegra186_mc_ops,\n\t.ch_intmask = 0x0000000f,\n\t.global_intstatus_channel_shift = 0,\n};\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}