Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 2e0c2bec2f8b4001873a27597b9a0d4d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot speed_ctrl_tb_behav xil_defaultlib.speed_ctrl_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rotary_encoder
Compiling module xil_defaultlib.speed_ctrl
Compiling module xil_defaultlib.speed_ctrl_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot speed_ctrl_tb_behav
