{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 15:59:56 2017 " "Info: Processing started: Wed Nov 01 15:59:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off completecontrolunit -c completecontrolunit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bplout " "Warning: Node \"controlunit:inst\|bplout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bneout " "Warning: Node \"controlunit:inst\|bneout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|braout " "Warning: Node \"controlunit:inst\|braout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bccout " "Warning: Node \"controlunit:inst\|bccout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 17 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bcsout " "Warning: Node \"controlunit:inst\|bcsout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|bmiout " "Warning: Node \"controlunit:inst\|bmiout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|beqout " "Warning: Node \"controlunit:inst\|beqout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|mux1selout " "Warning: Node \"controlunit:inst\|mux1selout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "controlunit:inst\|memwriteout " "Warning: Node \"controlunit:inst\|memwriteout\" is a latch" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_LINE " "Info: Assuming node \"CLK_LINE\" is an undefined clock" {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_LINE" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[14\] " "Info: Assuming node \"INSTRUCTION\[14\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[13\] " "Info: Assuming node \"INSTRUCTION\[13\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[12\] " "Info: Assuming node \"INSTRUCTION\[12\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[15\] " "Info: Assuming node \"INSTRUCTION\[15\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[10\] " "Info: Assuming node \"INSTRUCTION\[10\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[9\] " "Info: Assuming node \"INSTRUCTION\[9\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[8\] " "Info: Assuming node \"INSTRUCTION\[8\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INSTRUCTION\[11\] " "Info: Assuming node \"INSTRUCTION\[11\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal11~0 " "Info: Detected gated clock \"controlunit:inst\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal5~0 " "Info: Detected gated clock \"controlunit:inst\|Equal5~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal0~0 " "Info: Detected gated clock \"controlunit:inst\|Equal0~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|memwriteout~0 " "Info: Detected gated clock \"controlunit:inst\|memwriteout~0\" as buffer" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|memwriteout~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "controlunit:inst\|Equal0~1 " "Info: Detected gated clock \"controlunit:inst\|Equal0~1\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "controlunit:inst\|Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK_LINE register register programcounter:inst23\|pcout\[0\] programcounter:inst23\|pcout\[15\] 275.03 MHz Internal " "Info: Clock \"CLK_LINE\" Internal fmax is restricted to 275.03 MHz between source register \"programcounter:inst23\|pcout\[0\]\" and destination register \"programcounter:inst23\|pcout\[15\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.536 ns + Longest register register " "Info: + Longest register to register delay is 2.536 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns programcounter:inst23\|pcout\[0\] 1 REG LC_X1_Y18_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y18_N2; Fanout = 4; REG Node = 'programcounter:inst23\|pcout\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { programcounter:inst23|pcout[0] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.533 ns) + CELL(0.564 ns) 1.097 ns programcounter:inst23\|pcout\[0\]~31 2 COMB LC_X1_Y18_N2 2 " "Info: 2: + IC(0.533 ns) + CELL(0.564 ns) = 1.097 ns; Loc. = LC_X1_Y18_N2; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[0\]~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.097 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.175 ns programcounter:inst23\|pcout\[1\]~29 3 COMB LC_X1_Y18_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.175 ns; Loc. = LC_X1_Y18_N3; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[1\]~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.353 ns programcounter:inst23\|pcout\[2\]~27 4 COMB LC_X1_Y18_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.178 ns) = 1.353 ns; Loc. = LC_X1_Y18_N4; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[2\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 1.561 ns programcounter:inst23\|pcout\[7\]~17 5 COMB LC_X1_Y18_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 1.561 ns; Loc. = LC_X1_Y18_N9; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[7\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 1.697 ns programcounter:inst23\|pcout\[12\]~7 6 COMB LC_X1_Y17_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 1.697 ns; Loc. = LC_X1_Y17_N4; Fanout = 3; COMB Node = 'programcounter:inst23\|pcout\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 2.536 ns programcounter:inst23\|pcout\[15\] 7 REG LC_X1_Y17_N7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.839 ns) = 2.536 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.003 ns ( 78.98 % ) " "Info: Total cell delay = 2.003 ns ( 78.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.533 ns ( 21.02 % ) " "Info: Total interconnect delay = 0.533 ns ( 21.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { programcounter:inst23|pcout[0] {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE destination 3.246 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_LINE\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[15\] 2 REG LC_X1_Y17_N7 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE source 3.246 ns - Longest register " "Info: - Longest clock path from clock \"CLK_LINE\" to source register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[0\] 2 REG LC_X1_Y18_N2 4 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y18_N2; Fanout = 4; REG Node = 'programcounter:inst23\|pcout\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.536 ns" { programcounter:inst23|pcout[0] programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "2.536 ns" { programcounter:inst23|pcout[0] {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.533ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.564ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[0] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { programcounter:inst23|pcout[15] {} } {  } {  } "" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "programcounter:inst23\|pcout\[15\] INSTRUCTION\[0\] CLK_LINE 11.381 ns register " "Info: tsu for register \"programcounter:inst23\|pcout\[15\]\" (data pin = \"INSTRUCTION\[0\]\", clock pin = \"CLK_LINE\") is 11.381 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.590 ns + Longest pin register " "Info: + Longest pin to register delay is 14.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[0\] 1 PIN PIN_H14 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H14; Fanout = 2; PIN Node = 'INSTRUCTION\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[0] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.944 ns) + CELL(0.114 ns) 11.527 ns multitwo:inst18\|multi_out\[0\]~7 2 COMB LC_X2_Y22_N9 3 " "Info: 2: + IC(9.944 ns) + CELL(0.114 ns) = 11.527 ns; Loc. = LC_X2_Y22_N9; Fanout = 3; COMB Node = 'multitwo:inst18\|multi_out\[0\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "10.058 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 } "NODE_NAME" } } { "multitwo/multitwo.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/multitwo/multitwo.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.423 ns) 13.151 ns programcounter:inst23\|pcout\[0\]~31 3 COMB LC_X1_Y18_N2 2 " "Info: 3: + IC(1.201 ns) + CELL(0.423 ns) = 13.151 ns; Loc. = LC_X1_Y18_N2; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[0\]~31'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.624 ns" { multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 13.229 ns programcounter:inst23\|pcout\[1\]~29 4 COMB LC_X1_Y18_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 13.229 ns; Loc. = LC_X1_Y18_N3; Fanout = 2; COMB Node = 'programcounter:inst23\|pcout\[1\]~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 13.407 ns programcounter:inst23\|pcout\[2\]~27 5 COMB LC_X1_Y18_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 13.407 ns; Loc. = LC_X1_Y18_N4; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[2\]~27'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 13.615 ns programcounter:inst23\|pcout\[7\]~17 6 COMB LC_X1_Y18_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.208 ns) = 13.615 ns; Loc. = LC_X1_Y18_N9; Fanout = 6; COMB Node = 'programcounter:inst23\|pcout\[7\]~17'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 13.751 ns programcounter:inst23\|pcout\[12\]~7 7 COMB LC_X1_Y17_N4 3 " "Info: 7: + IC(0.000 ns) + CELL(0.136 ns) = 13.751 ns; Loc. = LC_X1_Y17_N4; Fanout = 3; COMB Node = 'programcounter:inst23\|pcout\[12\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 14.590 ns programcounter:inst23\|pcout\[15\] 8 REG LC_X1_Y17_N7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.839 ns) = 14.590 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.445 ns ( 23.61 % ) " "Info: Total cell delay = 3.445 ns ( 23.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.145 ns ( 76.39 % ) " "Info: Total interconnect delay = 11.145 ns ( 76.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { INSTRUCTION[0] {} INSTRUCTION[0]~out0 {} multitwo:inst18|multi_out[0]~7 {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 9.944ns 1.201ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_LINE destination 3.246 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_LINE\" to destination register is 3.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns CLK_LINE 1 CLK PIN_J4 16 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 16; CLK Node = 'CLK_LINE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_LINE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -8 200 368 8 "CLK_LINE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(0.711 ns) 3.246 ns programcounter:inst23\|pcout\[15\] 2 REG LC_X1_Y17_N7 2 " "Info: 2: + IC(1.066 ns) + CELL(0.711 ns) = 3.246 ns; Loc. = LC_X1_Y17_N7; Fanout = 2; REG Node = 'programcounter:inst23\|pcout\[15\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 176 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 67.16 % ) " "Info: Total cell delay = 2.180 ns ( 67.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.066 ns ( 32.84 % ) " "Info: Total interconnect delay = 1.066 ns ( 32.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "14.590 ns" { INSTRUCTION[0] multitwo:inst18|multi_out[0]~7 programcounter:inst23|pcout[0]~31 programcounter:inst23|pcout[1]~29 programcounter:inst23|pcout[2]~27 programcounter:inst23|pcout[7]~17 programcounter:inst23|pcout[12]~7 programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "14.590 ns" { INSTRUCTION[0] {} INSTRUCTION[0]~out0 {} multitwo:inst18|multi_out[0]~7 {} programcounter:inst23|pcout[0]~31 {} programcounter:inst23|pcout[1]~29 {} programcounter:inst23|pcout[2]~27 {} programcounter:inst23|pcout[7]~17 {} programcounter:inst23|pcout[12]~7 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 9.944ns 1.201ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.469ns 0.114ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.839ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.246 ns" { CLK_LINE programcounter:inst23|pcout[15] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "3.246 ns" { CLK_LINE {} CLK_LINE~out0 {} programcounter:inst23|pcout[15] {} } { 0.000ns 0.000ns 1.066ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INSTRUCTION\[8\] MEM_WRITE controlunit:inst\|memwriteout 11.989 ns register " "Info: tco from clock \"INSTRUCTION\[8\]\" to destination pin \"MEM_WRITE\" through register \"controlunit:inst\|memwriteout\" is 11.989 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTRUCTION\[8\] source 6.117 ns + Longest register " "Info: + Longest clock path from clock \"INSTRUCTION\[8\]\" to source register is 6.117 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[8\] 1 CLK PIN_L6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L6; Fanout = 9; CLK Node = 'INSTRUCTION\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[8] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.989 ns) + CELL(0.442 ns) 3.900 ns controlunit:inst\|Equal5~0 2 COMB LC_X1_Y20_N0 2 " "Info: 2: + IC(1.989 ns) + CELL(0.442 ns) = 3.900 ns; Loc. = LC_X1_Y20_N0; Fanout = 2; COMB Node = 'controlunit:inst\|Equal5~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.431 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.442 ns) 5.569 ns controlunit:inst\|Equal11~0 3 COMB LC_X1_Y22_N5 2 " "Info: 3: + IC(1.227 ns) + CELL(0.442 ns) = 5.569 ns; Loc. = LC_X1_Y22_N5; Fanout = 2; COMB Node = 'controlunit:inst\|Equal11~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.669 ns" { controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.114 ns) 6.117 ns controlunit:inst\|memwriteout 4 REG LC_X1_Y22_N0 1 " "Info: 4: + IC(0.434 ns) + CELL(0.114 ns) = 6.117 ns; Loc. = LC_X1_Y22_N0; Fanout = 1; REG Node = 'controlunit:inst\|memwriteout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.548 ns" { controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.467 ns ( 40.33 % ) " "Info: Total cell delay = 2.467 ns ( 40.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.650 ns ( 59.67 % ) " "Info: Total interconnect delay = 3.650 ns ( 59.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|Equal11~0 {} controlunit:inst|memwriteout {} } { 0.000ns 0.000ns 1.989ns 1.227ns 0.434ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.872 ns + Longest register pin " "Info: + Longest register to pin delay is 5.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controlunit:inst\|memwriteout 1 REG LC_X1_Y22_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y22_N0; Fanout = 1; REG Node = 'controlunit:inst\|memwriteout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { controlunit:inst|memwriteout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.764 ns) + CELL(2.108 ns) 5.872 ns MEM_WRITE 2 PIN PIN_T4 0 " "Info: 2: + IC(3.764 ns) + CELL(2.108 ns) = 5.872 ns; Loc. = PIN_T4; Fanout = 0; PIN Node = 'MEM_WRITE'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -24 1096 1272 -8 "MEM_WRITE" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns ( 35.90 % ) " "Info: Total cell delay = 2.108 ns ( 35.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.764 ns ( 64.10 % ) " "Info: Total interconnect delay = 3.764 ns ( 64.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { controlunit:inst|memwriteout {} MEM_WRITE {} } { 0.000ns 3.764ns } { 0.000ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.117 ns" { INSTRUCTION[8] controlunit:inst|Equal5~0 controlunit:inst|Equal11~0 controlunit:inst|memwriteout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "6.117 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|Equal11~0 {} controlunit:inst|memwriteout {} } { 0.000ns 0.000ns 1.989ns 1.227ns 0.434ns } { 0.000ns 1.469ns 0.442ns 0.442ns 0.114ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.872 ns" { controlunit:inst|memwriteout MEM_WRITE } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "5.872 ns" { controlunit:inst|memwriteout {} MEM_WRITE {} } { 0.000ns 3.764ns } { 0.000ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "INSTRUCTION\[8\] ACC_LOAD 13.693 ns Longest " "Info: Longest tpd from source pin \"INSTRUCTION\[8\]\" to destination pin \"ACC_LOAD\" is 13.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[8\] 1 CLK PIN_L6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_L6; Fanout = 9; CLK Node = 'INSTRUCTION\[8\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[8] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.905 ns) + CELL(0.292 ns) 7.666 ns controlunit:inst\|accloadout~0 2 COMB LC_X1_Y20_N6 1 " "Info: 2: + IC(5.905 ns) + CELL(0.292 ns) = 7.666 ns; Loc. = LC_X1_Y20_N6; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.197 ns" { INSTRUCTION[8] controlunit:inst|accloadout~0 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.114 ns) 9.021 ns controlunit:inst\|accloadout~1 3 COMB LC_X1_Y22_N1 1 " "Info: 3: + IC(1.241 ns) + CELL(0.114 ns) = 9.021 ns; Loc. = LC_X1_Y22_N1; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { controlunit:inst|accloadout~0 controlunit:inst|accloadout~1 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.590 ns) 10.037 ns controlunit:inst\|accloadout~2 4 COMB LC_X1_Y22_N6 1 " "Info: 4: + IC(0.426 ns) + CELL(0.590 ns) = 10.037 ns; Loc. = LC_X1_Y22_N6; Fanout = 1; COMB Node = 'controlunit:inst\|accloadout~2'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { controlunit:inst|accloadout~1 controlunit:inst|accloadout~2 } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.532 ns) + CELL(2.124 ns) 13.693 ns ACC_LOAD 5 PIN PIN_E2 0 " "Info: 5: + IC(1.532 ns) + CELL(2.124 ns) = 13.693 ns; Loc. = PIN_E2; Fanout = 0; PIN Node = 'ACC_LOAD'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "3.656 ns" { controlunit:inst|accloadout~2 ACC_LOAD } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { -56 1096 1272 -40 "ACC_LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.589 ns ( 33.51 % ) " "Info: Total cell delay = 4.589 ns ( 33.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.104 ns ( 66.49 % ) " "Info: Total interconnect delay = 9.104 ns ( 66.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "13.693 ns" { INSTRUCTION[8] controlunit:inst|accloadout~0 controlunit:inst|accloadout~1 controlunit:inst|accloadout~2 ACC_LOAD } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "13.693 ns" { INSTRUCTION[8] {} INSTRUCTION[8]~out0 {} controlunit:inst|accloadout~0 {} controlunit:inst|accloadout~1 {} controlunit:inst|accloadout~2 {} ACC_LOAD {} } { 0.000ns 0.000ns 5.905ns 1.241ns 0.426ns 1.532ns } { 0.000ns 1.469ns 0.292ns 0.114ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "controlunit:inst\|beqout INSTRUCTION\[9\] INSTRUCTION\[12\] 5.223 ns register " "Info: th for register \"controlunit:inst\|beqout\" (data pin = \"INSTRUCTION\[9\]\", clock pin = \"INSTRUCTION\[12\]\") is 5.223 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INSTRUCTION\[12\] destination 9.661 ns + Longest register " "Info: + Longest clock path from clock \"INSTRUCTION\[12\]\" to destination register is 9.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[12\] 1 CLK PIN_F5 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F5; Fanout = 6; CLK Node = 'INSTRUCTION\[12\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[12] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.442 ns) 3.251 ns controlunit:inst\|Equal0~1 2 COMB LC_X1_Y22_N7 8 " "Info: 2: + IC(1.340 ns) + CELL(0.442 ns) = 3.251 ns; Loc. = LC_X1_Y22_N7; Fanout = 8; COMB Node = 'controlunit:inst\|Equal0~1'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.782 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.118 ns) + CELL(0.292 ns) 9.661 ns controlunit:inst\|beqout 3 REG LC_X1_Y21_N3 1 " "Info: 3: + IC(6.118 ns) + CELL(0.292 ns) = 9.661 ns; Loc. = LC_X1_Y21_N3; Fanout = 1; REG Node = 'controlunit:inst\|beqout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "6.410 ns" { controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.203 ns ( 22.80 % ) " "Info: Total cell delay = 2.203 ns ( 22.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.458 ns ( 77.20 % ) " "Info: Total interconnect delay = 7.458 ns ( 77.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { INSTRUCTION[12] {} INSTRUCTION[12]~out0 {} controlunit:inst|Equal0~1 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 1.340ns 6.118ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.438 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.438 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns INSTRUCTION\[9\] 1 CLK PIN_F6 9 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_F6; Fanout = 9; CLK Node = 'INSTRUCTION\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { INSTRUCTION[9] } "NODE_NAME" } } { "completecontrolunit.bdf" "" { Schematic "C:/Users/Administrator/Documents/completecontrolunit/completecontrolunit.bdf" { { 56 192 360 72 "INSTRUCTION\[15..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.859 ns) + CELL(0.292 ns) 2.620 ns controlunit:inst\|Equal5~0 2 COMB LC_X1_Y20_N0 2 " "Info: 2: + IC(0.859 ns) + CELL(0.292 ns) = 2.620 ns; Loc. = LC_X1_Y20_N0; Fanout = 2; COMB Node = 'controlunit:inst\|Equal5~0'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp1/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.228 ns) + CELL(0.590 ns) 4.438 ns controlunit:inst\|beqout 3 REG LC_X1_Y21_N3 1 " "Info: 3: + IC(1.228 ns) + CELL(0.590 ns) = 4.438 ns; Loc. = LC_X1_Y21_N3; Fanout = 1; REG Node = 'controlunit:inst\|beqout'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.818 ns" { controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "controlunit/controlunit.vhd" "" { Text "C:/Users/Administrator/Documents/completecontrolunit/controlunit/controlunit.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.351 ns ( 52.97 % ) " "Info: Total cell delay = 2.351 ns ( 52.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 47.03 % ) " "Info: Total interconnect delay = 2.087 ns ( 47.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { INSTRUCTION[9] {} INSTRUCTION[9]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 0.859ns 1.228ns } { 0.000ns 1.469ns 0.292ns 0.590ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "9.661 ns" { INSTRUCTION[12] controlunit:inst|Equal0~1 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "9.661 ns" { INSTRUCTION[12] {} INSTRUCTION[12]~out0 {} controlunit:inst|Equal0~1 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 1.340ns 6.118ns } { 0.000ns 1.469ns 0.442ns 0.292ns } "" } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "4.438 ns" { INSTRUCTION[9] controlunit:inst|Equal5~0 controlunit:inst|beqout } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "4.438 ns" { INSTRUCTION[9] {} INSTRUCTION[9]~out0 {} controlunit:inst|Equal5~0 {} controlunit:inst|beqout {} } { 0.000ns 0.000ns 0.859ns 1.228ns } { 0.000ns 1.469ns 0.292ns 0.590ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 12 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 15:59:56 2017 " "Info: Processing ended: Wed Nov 01 15:59:56 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
