ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"SupportFunctions.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.arm_bitonic_sort_core_f32,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	arm_bitonic_sort_core_f32:
  26              	.LVL0:
  27              	.LFB139:
  28              		.file 1 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Title:        arm_bitonic_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Description:  Floating point bitonic sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #include "arm_sorting.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 2


  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #if !defined(ARM_MATH_NEON)
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_sort_core_f32(float32_t *pSrc, uint32_t n, uint8_t dir)
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
  29              		.loc 1 36 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		.loc 1 36 1 is_stmt 0 view .LVU1
  34 0000 30B5     		push	{r4, r5, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 12
  37              		.cfi_offset 4, -12
  38              		.cfi_offset 5, -8
  39              		.cfi_offset 14, -4
  40 0002 8646     		mov	lr, r0
  41 0004 0C46     		mov	r4, r1
  42 0006 1546     		mov	r5, r2
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     uint32_t step;
  43              		.loc 1 37 5 is_stmt 1 view .LVU2
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     uint32_t k, j;
  44              		.loc 1 38 5 view .LVU3
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32_t *leftPtr, *rightPtr;
  45              		.loc 1 39 5 view .LVU4
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32_t temp;
  46              		.loc 1 40 5 view .LVU5
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     step = n>>1;
  47              		.loc 1 42 5 view .LVU6
  48              		.loc 1 42 10 is_stmt 0 view .LVU7
  49 0008 4FEA510C 		lsr	ip, r1, #1
  50              	.LVL1:
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     leftPtr = pSrc;
  51              		.loc 1 43 5 is_stmt 1 view .LVU8
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     rightPtr = pSrc+n-1;
  52              		.loc 1 44 5 view .LVU9
  53              		.loc 1 44 22 is_stmt 0 view .LVU10
  54 000c 01F18043 		add	r3, r1, #1073741824
  55 0010 013B     		subs	r3, r3, #1
  56              		.loc 1 44 14 view .LVU11
  57 0012 00EB8303 		add	r3, r0, r3, lsl #2
  58              	.LVL2:
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     for(k=0; k<step; k++)
  59              		.loc 1 46 5 is_stmt 1 view .LVU12
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     rightPtr = pSrc+n-1;
  60              		.loc 1 43 13 is_stmt 0 view .LVU13
  61 0016 0246     		mov	r2, r0
  62              	.LVL3:
  63              		.loc 1 46 10 view .LVU14
  64 0018 0021     		movs	r1, #0
  65              	.LVL4:
  66              		.loc 1 46 5 view .LVU15
  67 001a 02E0     		b	.L2
  68              	.LVL5:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 3


  69              	.L3:
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	if(dir == (*leftPtr > *rightPtr))
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             // Swap
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    temp=*leftPtr;
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    *leftPtr=*rightPtr;
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    *rightPtr=temp;
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	}
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	leftPtr++;  // Move right
  70              		.loc 1 56 2 is_stmt 1 discriminator 2 view .LVU16
  71              		.loc 1 56 9 is_stmt 0 discriminator 2 view .LVU17
  72 001c 0432     		adds	r2, r2, #4
  73              	.LVL6:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	rightPtr--; // Move left
  74              		.loc 1 57 2 is_stmt 1 discriminator 2 view .LVU18
  75              		.loc 1 57 10 is_stmt 0 discriminator 2 view .LVU19
  76 001e 043B     		subs	r3, r3, #4
  77              	.LVL7:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  78              		.loc 1 46 22 is_stmt 1 discriminator 2 view .LVU20
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  79              		.loc 1 46 23 is_stmt 0 discriminator 2 view .LVU21
  80 0020 0131     		adds	r1, r1, #1
  81              	.LVL8:
  82              	.L2:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  83              		.loc 1 46 14 is_stmt 1 discriminator 1 view .LVU22
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  84              		.loc 1 46 5 is_stmt 0 discriminator 1 view .LVU23
  85 0022 6145     		cmp	r1, ip
  86 0024 11D2     		bcs	.L15
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  87              		.loc 1 48 2 is_stmt 1 view .LVU24
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  88              		.loc 1 48 13 is_stmt 0 view .LVU25
  89 0026 D2ED007A 		vldr.32	s15, [r2]
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  90              		.loc 1 48 24 view .LVU26
  91 002a 93ED007A 		vldr.32	s14, [r3]
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  92              		.loc 1 48 22 view .LVU27
  93 002e F4EEC77A 		vcmpe.f32	s15, s14
  94 0032 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
  95 0036 CCBF     		ite	gt
  96 0038 0120     		movgt	r0, #1
  97 003a 0020     		movle	r0, #0
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  98              		.loc 1 48 4 view .LVU28
  99 003c A842     		cmp	r0, r5
 100 003e EDD1     		bne	.L3
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    *leftPtr=*rightPtr;
 101              		.loc 1 51 6 is_stmt 1 view .LVU29
 102              	.LVL9:
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    *rightPtr=temp;
 103              		.loc 1 52 6 view .LVU30
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 4


  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    *rightPtr=temp;
 104              		.loc 1 52 14 is_stmt 0 view .LVU31
 105 0040 82ED007A 		vstr.32	s14, [r2]
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	}
 106              		.loc 1 53 6 is_stmt 1 view .LVU32
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	}
 107              		.loc 1 53 15 is_stmt 0 view .LVU33
 108 0044 C3ED007A 		vstr.32	s15, [r3]
 109 0048 E8E7     		b	.L3
 110              	.LVL10:
 111              	.L15:
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Merge
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     for(step=(n>>2); step>0; step/=2)
 112              		.loc 1 61 5 is_stmt 1 view .LVU34
 113              		.loc 1 61 13 is_stmt 0 view .LVU35
 114 004a A008     		lsrs	r0, r4, #2
 115              	.LVL11:
 116              		.loc 1 61 5 view .LVU36
 117 004c 1FE0     		b	.L5
 118              	.LVL12:
 119              	.L7:
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	for(j=0; j<n; j=j+step*2)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    leftPtr  = pSrc+j;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    rightPtr = pSrc+j+step;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    for(k=0; k<step; k++)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		if(*leftPtr > *rightPtr)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		{
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    // Swap
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    	    temp=*leftPtr;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    *leftPtr=*rightPtr;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    *rightPtr=temp;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		}
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		leftPtr++;
 120              		.loc 1 78 3 is_stmt 1 discriminator 2 view .LVU37
 121              		.loc 1 78 10 is_stmt 0 discriminator 2 view .LVU38
 122 004e 0432     		adds	r2, r2, #4
 123              	.LVL13:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		rightPtr++;
 124              		.loc 1 79 3 is_stmt 1 discriminator 2 view .LVU39
 125              		.loc 1 79 11 is_stmt 0 discriminator 2 view .LVU40
 126 0050 0433     		adds	r3, r3, #4
 127              	.LVL14:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 128              		.loc 1 68 23 is_stmt 1 discriminator 2 view .LVU41
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 129              		.loc 1 68 24 is_stmt 0 discriminator 2 view .LVU42
 130 0052 0131     		adds	r1, r1, #1
 131              	.LVL15:
 132              	.L6:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 5


 133              		.loc 1 68 15 is_stmt 1 discriminator 1 view .LVU43
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 134              		.loc 1 68 6 is_stmt 0 discriminator 1 view .LVU44
 135 0054 8842     		cmp	r0, r1
 136 0056 0DD9     		bls	.L16
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		{
 137              		.loc 1 70 3 is_stmt 1 view .LVU45
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		{
 138              		.loc 1 70 6 is_stmt 0 view .LVU46
 139 0058 D2ED007A 		vldr.32	s15, [r2]
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		{
 140              		.loc 1 70 17 view .LVU47
 141 005c 93ED007A 		vldr.32	s14, [r3]
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		{
 142              		.loc 1 70 5 view .LVU48
 143 0060 F4EEC77A 		vcmpe.f32	s15, s14
 144 0064 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 145 0068 F1DD     		ble	.L7
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    *leftPtr=*rightPtr;
 146              		.loc 1 73 11 is_stmt 1 view .LVU49
 147              	.LVL16:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    *rightPtr=temp;
 148              		.loc 1 74 7 view .LVU50
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		    *rightPtr=temp;
 149              		.loc 1 74 15 is_stmt 0 view .LVU51
 150 006a 82ED007A 		vstr.32	s14, [r2]
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		}
 151              		.loc 1 75 7 is_stmt 1 view .LVU52
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		}
 152              		.loc 1 75 16 is_stmt 0 view .LVU53
 153 006e C3ED007A 		vstr.32	s15, [r3]
 154 0072 ECE7     		b	.L7
 155              	.LVL17:
 156              	.L16:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 157              		.loc 1 63 16 is_stmt 1 discriminator 2 view .LVU54
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 158              		.loc 1 63 17 is_stmt 0 discriminator 2 view .LVU55
 159 0074 0CEB400C 		add	ip, ip, r0, lsl #1
 160              	.LVL18:
 161              	.L11:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 162              		.loc 1 63 11 is_stmt 1 discriminator 1 view .LVU56
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 163              		.loc 1 63 2 is_stmt 0 discriminator 1 view .LVU57
 164 0078 A445     		cmp	ip, r4
 165 007a 07D2     		bcs	.L17
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    rightPtr = pSrc+j+step;
 166              		.loc 1 65 6 is_stmt 1 view .LVU58
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    rightPtr = pSrc+j+step;
 167              		.loc 1 65 15 is_stmt 0 view .LVU59
 168 007c 0EEB8C02 		add	r2, lr, ip, lsl #2
 169              	.LVL19:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 170              		.loc 1 66 6 is_stmt 1 view .LVU60
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 171              		.loc 1 66 23 is_stmt 0 view .LVU61
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 6


 172 0080 00EB0C03 		add	r3, r0, ip
 173              	.LVL20:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 174              		.loc 1 66 15 view .LVU62
 175 0084 0EEB8303 		add	r3, lr, r3, lsl #2
 176              	.LVL21:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 177              		.loc 1 68 6 is_stmt 1 view .LVU63
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 178              		.loc 1 68 11 is_stmt 0 view .LVU64
 179 0088 0021     		movs	r1, #0
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    {
 180              		.loc 1 68 6 view .LVU65
 181 008a E3E7     		b	.L6
 182              	.LVL22:
 183              	.L17:
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 184              		.loc 1 61 30 is_stmt 1 discriminator 2 view .LVU66
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 185              		.loc 1 61 34 is_stmt 0 discriminator 2 view .LVU67
 186 008c 4008     		lsrs	r0, r0, #1
 187              	.LVL23:
 188              	.L5:
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 189              		.loc 1 61 22 is_stmt 1 discriminator 1 view .LVU68
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 190              		.loc 1 61 5 is_stmt 0 discriminator 1 view .LVU69
 191 008e 10B1     		cbz	r0, .L18
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 192              		.loc 1 63 7 view .LVU70
 193 0090 4FF0000C 		mov	ip, #0
 194 0094 F0E7     		b	.L11
 195              	.L18:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	}
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 196              		.loc 1 83 1 view .LVU71
 197 0096 30BD     		pop	{r4, r5, pc}
 198              		.loc 1 83 1 view .LVU72
 199              		.cfi_endproc
 200              	.LFE139:
 202              		.section	.text.arm_heapify,"ax",%progbits
 203              		.align	1
 204              		.syntax unified
 205              		.thumb
 206              		.thumb_func
 208              	arm_heapify:
 209              	.LVL24:
 210              	.LFB150:
 211              		.file 2 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Title:        arm_heap_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Description:  Floating point heap sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * $Date:        23 April 2021
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 7


   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** #include "arm_sorting.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** static void arm_heapify(float32_t * pSrc, uint32_t n, uint32_t i, uint8_t dir)
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** {
 212              		.loc 2 35 1 is_stmt 1 view -0
 213              		.cfi_startproc
 214              		@ args = 0, pretend = 0, frame = 0
 215              		@ frame_needed = 0, uses_anonymous_args = 0
 216              		.loc 2 35 1 is_stmt 0 view .LVU74
 217 0000 38B5     		push	{r3, r4, r5, lr}
 218              	.LCFI1:
 219              		.cfi_def_cfa_offset 16
 220              		.cfi_offset 3, -16
 221              		.cfi_offset 4, -12
 222              		.cfi_offset 5, -8
 223              		.cfi_offset 14, -4
 224 0002 9446     		mov	ip, r2
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     /* Put all the elements of pSrc in heap order */
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t k = i; // Initialize largest/smallest as root 
 225              		.loc 2 37 5 is_stmt 1 view .LVU75
 226              	.LVL25:
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t l = 2*i + 1; // left = 2*i + 1 
 227              		.loc 2 38 5 view .LVU76
 228              		.loc 2 38 19 is_stmt 0 view .LVU77
 229 0004 5200     		lsls	r2, r2, #1
 230              	.LVL26:
 231              		.loc 2 38 14 view .LVU78
 232 0006 0132     		adds	r2, r2, #1
 233              	.LVL27:
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t r = 2*i + 2; // right = 2*i + 2 
 234              		.loc 2 39 5 is_stmt 1 view .LVU79
 235              		.loc 2 39 22 is_stmt 0 view .LVU80
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 8


 236 0008 0CF1010E 		add	lr, ip, #1
 237              		.loc 2 39 14 view .LVU81
 238 000c 4FEA4E04 		lsl	r4, lr, #1
 239              	.LVL28:
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     float32_t temp;
 240              		.loc 2 40 5 is_stmt 1 view .LVU82
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     if (l < n && dir==(pSrc[l] > pSrc[k]) )
 241              		.loc 2 42 5 view .LVU83
 242              		.loc 2 42 8 is_stmt 0 view .LVU84
 243 0010 8A42     		cmp	r2, r1
 244 0012 12D2     		bcs	.L23
 245              		.loc 2 42 28 discriminator 1 view .LVU85
 246 0014 00EB8205 		add	r5, r0, r2, lsl #2
 247 0018 95ED007A 		vldr.32	s14, [r5]
 248              		.loc 2 42 38 discriminator 1 view .LVU86
 249 001c 00EB8C05 		add	r5, r0, ip, lsl #2
 250 0020 D5ED007A 		vldr.32	s15, [r5]
 251              		.loc 2 42 32 discriminator 1 view .LVU87
 252 0024 B4EEE77A 		vcmpe.f32	s14, s15
 253 0028 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 254 002c CCBF     		ite	gt
 255 002e 0125     		movgt	r5, #1
 256 0030 0025     		movle	r5, #0
 257              		.loc 2 42 15 discriminator 1 view .LVU88
 258 0032 9D42     		cmp	r5, r3
 259 0034 02D0     		beq	.L20
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t l = 2*i + 1; // left = 2*i + 1 
 260              		.loc 2 37 14 view .LVU89
 261 0036 6246     		mov	r2, ip
 262              	.LVL29:
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t l = 2*i + 1; // left = 2*i + 1 
 263              		.loc 2 37 14 view .LVU90
 264 0038 00E0     		b	.L20
 265              	.LVL30:
 266              	.L23:
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     uint32_t l = 2*i + 1; // left = 2*i + 1 
 267              		.loc 2 37 14 view .LVU91
 268 003a 6246     		mov	r2, ip
 269              	.LVL31:
 270              	.L20:
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         k = l; 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     if (r < n && dir==(pSrc[r] > pSrc[k]) )
 271              		.loc 2 45 5 is_stmt 1 view .LVU92
 272              		.loc 2 45 8 is_stmt 0 view .LVU93
 273 003c 8C42     		cmp	r4, r1
 274 003e 12D2     		bcs	.L21
 275              		.loc 2 45 28 discriminator 1 view .LVU94
 276 0040 00EBCE0E 		add	lr, r0, lr, lsl #3
 277 0044 9EED007A 		vldr.32	s14, [lr]
 278              		.loc 2 45 38 discriminator 1 view .LVU95
 279 0048 00EB820E 		add	lr, r0, r2, lsl #2
 280 004c DEED007A 		vldr.32	s15, [lr]
 281              		.loc 2 45 32 discriminator 1 view .LVU96
 282 0050 B4EEE77A 		vcmpe.f32	s14, s15
 283 0054 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 9


 284 0058 CCBF     		ite	gt
 285 005a 4FF0010E 		movgt	lr, #1
 286 005e 4FF0000E 		movle	lr, #0
 287              		.loc 2 45 15 discriminator 1 view .LVU97
 288 0062 7345     		cmp	r3, lr
 289 0064 02D0     		beq	.L26
 290              	.LVL32:
 291              	.L21:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         k = r; 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     if (k != i) 
 292              		.loc 2 48 5 is_stmt 1 view .LVU98
 293              		.loc 2 48 8 is_stmt 0 view .LVU99
 294 0066 6245     		cmp	r2, ip
 295 0068 02D1     		bne	.L27
 296              	.LVL33:
 297              	.L19:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     { 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	temp = pSrc[i];
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[i]=pSrc[k];
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[k]=temp;
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pSrc, n, k, dir); 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     }
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** }
 298              		.loc 2 56 1 view .LVU100
 299 006a 38BD     		pop	{r3, r4, r5, pc}
 300              	.LVL34:
 301              	.L26:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         k = r; 
 302              		.loc 2 46 11 view .LVU101
 303 006c 2246     		mov	r2, r4
 304              	.LVL35:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         k = r; 
 305              		.loc 2 46 11 view .LVU102
 306 006e FAE7     		b	.L21
 307              	.LVL36:
 308              	.L27:
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[i]=pSrc[k];
 309              		.loc 2 50 2 is_stmt 1 view .LVU103
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[i]=pSrc[k];
 310              		.loc 2 50 13 is_stmt 0 view .LVU104
 311 0070 00EB8C0C 		add	ip, r0, ip, lsl #2
 312              	.LVL37:
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[i]=pSrc[k];
 313              		.loc 2 50 7 view .LVU105
 314 0074 DCF80050 		ldr	r5, [ip]	@ float
 315              	.LVL38:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[k]=temp;
 316              		.loc 2 51 2 is_stmt 1 view .LVU106
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[k]=temp;
 317              		.loc 2 51 14 is_stmt 0 view .LVU107
 318 0078 00EB8204 		add	r4, r0, r2, lsl #2
 319              	.LVL39:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[k]=temp;
 320              		.loc 2 51 14 view .LVU108
 321 007c D4F800E0 		ldr	lr, [r4]	@ float
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 10


  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pSrc[k]=temp;
 322              		.loc 2 51 9 view .LVU109
 323 0080 CCF800E0 		str	lr, [ip]	@ float
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
 324              		.loc 2 52 2 is_stmt 1 view .LVU110
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
 325              		.loc 2 52 9 is_stmt 0 view .LVU111
 326 0084 2560     		str	r5, [r4]	@ float
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     }
 327              		.loc 2 54 9 is_stmt 1 view .LVU112
 328 0086 FFF7BBFF 		bl	arm_heapify
 329              	.LVL40:
 330              		.loc 2 56 1 is_stmt 0 view .LVU113
 331 008a EEE7     		b	.L19
 332              		.cfi_endproc
 333              	.LFE150:
 335              		.section	.text.topDownMerge,"ax",%progbits
 336              		.align	1
 337              		.syntax unified
 338              		.thumb
 339              		.thumb_func
 341              	topDownMerge:
 342              	.LVL41:
 343              	.LFB153:
 344              		.file 3 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Title:        arm_merge_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Description:  Floating point merge sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** #include "arm_sorting.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 11


  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** static void topDownMerge(float32_t * pA, uint32_t begin, uint32_t middle, uint32_t end, float32_t *
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** {
 345              		.loc 3 34 1 is_stmt 1 view -0
 346              		.cfi_startproc
 347              		@ args = 8, pretend = 0, frame = 0
 348              		@ frame_needed = 0, uses_anonymous_args = 0
 349              		.loc 3 34 1 is_stmt 0 view .LVU115
 350 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 351              	.LCFI2:
 352              		.cfi_def_cfa_offset 20
 353              		.cfi_offset 4, -20
 354              		.cfi_offset 5, -16
 355              		.cfi_offset 6, -12
 356              		.cfi_offset 7, -8
 357              		.cfi_offset 14, -4
 358 0002 059E     		ldr	r6, [sp, #20]
 359 0004 9DF81870 		ldrb	r7, [sp, #24]	@ zero_extendqisi2
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     /* Left  array is pA[begin:middle-1]
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****      * Right Array is pA[middle:end-1] 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****      * They are merged in pB
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****      */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     uint32_t i = begin;
 360              		.loc 3 40 5 is_stmt 1 view .LVU116
 361              	.LVL42:
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     uint32_t j = middle;
 362              		.loc 3 41 5 view .LVU117
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     uint32_t k;
 363              		.loc 3 42 5 view .LVU118
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     // Read all the elements in the sublist
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     for (k = begin; k < end; k++)
 364              		.loc 3 45 5 view .LVU119
 365              		.loc 3 45 12 is_stmt 0 view .LVU120
 366 0008 8C46     		mov	ip, r1
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     uint32_t k;
 367              		.loc 3 41 14 view .LVU121
 368 000a 9646     		mov	lr, r2
 369              		.loc 3 45 5 view .LVU122
 370 000c 0BE0     		b	.L29
 371              	.LVL43:
 372              	.L30:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 	// Merge 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         if (i < middle && (j >= end || dir==(pA[i] <= pA[j])) )
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             pB[k] = pA[i];
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             i++;
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         }
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         else
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             pB[k] = pA[j];
 373              		.loc 3 55 13 is_stmt 1 view .LVU123
 374              		.loc 3 55 15 is_stmt 0 view .LVU124
 375 000e 06EB8C04 		add	r4, r6, ip, lsl #2
 376              		.loc 3 55 23 view .LVU125
 377 0012 00EB8E05 		add	r5, r0, lr, lsl #2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 12


 378 0016 D5ED007A 		vldr.32	s15, [r5]
 379              		.loc 3 55 19 view .LVU126
 380 001a C4ED007A 		vstr.32	s15, [r4]
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             j++;
 381              		.loc 3 56 13 is_stmt 1 view .LVU127
 382              		.loc 3 56 14 is_stmt 0 view .LVU128
 383 001e 0EF1010E 		add	lr, lr, #1
 384              	.LVL44:
 385              	.L32:
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
 386              		.loc 3 45 30 is_stmt 1 discriminator 2 view .LVU129
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
 387              		.loc 3 45 31 is_stmt 0 discriminator 2 view .LVU130
 388 0022 0CF1010C 		add	ip, ip, #1
 389              	.LVL45:
 390              	.L29:
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
 391              		.loc 3 45 21 is_stmt 1 discriminator 1 view .LVU131
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
 392              		.loc 3 45 5 is_stmt 0 discriminator 1 view .LVU132
 393 0026 9C45     		cmp	ip, r3
 394 0028 1CD2     		bcs	.L35
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 395              		.loc 3 48 9 is_stmt 1 view .LVU133
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 396              		.loc 3 48 12 is_stmt 0 view .LVU134
 397 002a 9142     		cmp	r1, r2
 398 002c EFD2     		bcs	.L30
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 399              		.loc 3 48 24 discriminator 1 view .LVU135
 400 002e 9E45     		cmp	lr, r3
 401 0030 10D2     		bcs	.L31
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 402              		.loc 3 48 48 discriminator 2 view .LVU136
 403 0032 00EB8104 		add	r4, r0, r1, lsl #2
 404 0036 94ED007A 		vldr.32	s14, [r4]
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 405              		.loc 3 48 57 discriminator 2 view .LVU137
 406 003a 00EB8E04 		add	r4, r0, lr, lsl #2
 407 003e D4ED007A 		vldr.32	s15, [r4]
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 408              		.loc 3 48 52 discriminator 2 view .LVU138
 409 0042 B4EEE77A 		vcmpe.f32	s14, s15
 410 0046 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 411 004a 94BF     		ite	ls
 412 004c 0124     		movls	r4, #1
 413 004e 0024     		movhi	r4, #0
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         {
 414              		.loc 3 48 37 discriminator 2 view .LVU139
 415 0050 BC42     		cmp	r4, r7
 416 0052 DCD1     		bne	.L30
 417              	.L31:
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             i++;
 418              		.loc 3 50 13 is_stmt 1 view .LVU140
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             i++;
 419              		.loc 3 50 15 is_stmt 0 view .LVU141
 420 0054 06EB8C04 		add	r4, r6, ip, lsl #2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 13


  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             i++;
 421              		.loc 3 50 23 view .LVU142
 422 0058 00EB8105 		add	r5, r0, r1, lsl #2
 423 005c 2D68     		ldr	r5, [r5]	@ float
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****             i++;
 424              		.loc 3 50 19 view .LVU143
 425 005e 2560     		str	r5, [r4]	@ float
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         }
 426              		.loc 3 51 13 is_stmt 1 view .LVU144
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         }
 427              		.loc 3 51 14 is_stmt 0 view .LVU145
 428 0060 0131     		adds	r1, r1, #1
 429              	.LVL46:
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         }
 430              		.loc 3 51 14 view .LVU146
 431 0062 DEE7     		b	.L32
 432              	.L35:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         }
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     }
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** }
 433              		.loc 3 59 1 view .LVU147
 434 0064 F0BD     		pop	{r4, r5, r6, r7, pc}
 435              		.loc 3 59 1 view .LVU148
 436              		.cfi_endproc
 437              	.LFE153:
 439              		.section	.text.arm_merge_sort_core_f32,"ax",%progbits
 440              		.align	1
 441              		.syntax unified
 442              		.thumb
 443              		.thumb_func
 445              	arm_merge_sort_core_f32:
 446              	.LVL47:
 447              	.LFB154:
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** static void arm_merge_sort_core_f32(float32_t * pB, uint32_t begin, uint32_t end, float32_t * pA, u
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** {
 448              		.loc 3 62 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 4, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		.loc 3 62 1 is_stmt 0 view .LVU150
 453 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 454              	.LCFI3:
 455              		.cfi_def_cfa_offset 28
 456              		.cfi_offset 4, -28
 457              		.cfi_offset 5, -24
 458              		.cfi_offset 6, -20
 459              		.cfi_offset 7, -16
 460              		.cfi_offset 8, -12
 461              		.cfi_offset 9, -8
 462              		.cfi_offset 14, -4
 463 0004 83B0     		sub	sp, sp, #12
 464              	.LCFI4:
 465              		.cfi_def_cfa_offset 40
 466 0006 1F46     		mov	r7, r3
 467 0008 9DF82890 		ldrb	r9, [sp, #40]	@ zero_extendqisi2
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     if((int32_t)end - (int32_t)begin >= 2 )           // If run size != 1 divide
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 14


 468              		.loc 3 63 5 is_stmt 1 view .LVU151
 469              		.loc 3 63 21 is_stmt 0 view .LVU152
 470 000c 531A     		subs	r3, r2, r1
 471              	.LVL48:
 472              		.loc 3 63 7 view .LVU153
 473 000e 012B     		cmp	r3, #1
 474 0010 02DC     		bgt	.L39
 475              	.LVL49:
 476              	.L36:
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {                                 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         int32_t middle = (end + begin) / 2;           // Take the middle point
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         arm_merge_sort_core_f32(pA, begin,  middle, pB, dir);  // Sort the left part
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         arm_merge_sort_core_f32(pA, middle,    end, pB, dir);  // Sort the right part
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         topDownMerge(pB, begin, middle, end, pA, dir);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     }
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** }
 477              		.loc 3 72 1 view .LVU154
 478 0012 03B0     		add	sp, sp, #12
 479              	.LCFI5:
 480              		.cfi_remember_state
 481              		.cfi_def_cfa_offset 28
 482              		@ sp needed
 483 0014 BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 484              	.LVL50:
 485              	.L39:
 486              	.LCFI6:
 487              		.cfi_restore_state
 488              		.loc 3 72 1 view .LVU155
 489 0018 0646     		mov	r6, r0
 490 001a 0C46     		mov	r4, r1
 491 001c 1546     		mov	r5, r2
 492              	.LBB4:
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 493              		.loc 3 65 9 is_stmt 1 view .LVU156
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 494              		.loc 3 65 31 is_stmt 0 view .LVU157
 495 001e 02EB0108 		add	r8, r2, r1
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 496              		.loc 3 65 40 view .LVU158
 497 0022 4FEA5808 		lsr	r8, r8, #1
 498              	.LVL51:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         arm_merge_sort_core_f32(pA, middle,    end, pB, dir);  // Sort the right part
 499              		.loc 3 67 9 is_stmt 1 view .LVU159
 500 0026 CDF80090 		str	r9, [sp]
 501 002a 0346     		mov	r3, r0
 502 002c 4246     		mov	r2, r8
 503              	.LVL52:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         arm_merge_sort_core_f32(pA, middle,    end, pB, dir);  // Sort the right part
 504              		.loc 3 67 9 is_stmt 0 view .LVU160
 505 002e 3846     		mov	r0, r7
 506              	.LVL53:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         arm_merge_sort_core_f32(pA, middle,    end, pB, dir);  // Sort the right part
 507              		.loc 3 67 9 view .LVU161
 508 0030 FFF7E6FF 		bl	arm_merge_sort_core_f32
 509              	.LVL54:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 15


  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 510              		.loc 3 68 9 is_stmt 1 view .LVU162
 511 0034 CDF80090 		str	r9, [sp]
 512 0038 3346     		mov	r3, r6
 513 003a 2A46     		mov	r2, r5
 514 003c 4146     		mov	r1, r8
 515 003e 3846     		mov	r0, r7
 516 0040 FFF7DEFF 		bl	arm_merge_sort_core_f32
 517              	.LVL55:
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     }
 518              		.loc 3 70 9 view .LVU163
 519 0044 CDF80490 		str	r9, [sp, #4]
 520 0048 0097     		str	r7, [sp]
 521 004a 2B46     		mov	r3, r5
 522 004c 4246     		mov	r2, r8
 523 004e 2146     		mov	r1, r4
 524 0050 3046     		mov	r0, r6
 525 0052 FFF7FEFF 		bl	topDownMerge
 526              	.LVL56:
 527              	.LBE4:
 528              		.loc 3 72 1 is_stmt 0 view .LVU164
 529 0056 DCE7     		b	.L36
 530              		.cfi_endproc
 531              	.LFE154:
 533              		.section	.text.arm_quick_sort_partition_f32,"ax",%progbits
 534              		.align	1
 535              		.syntax unified
 536              		.thumb
 537              		.thumb_func
 539              	arm_quick_sort_partition_f32:
 540              	.LVL57:
 541              	.LFB157:
 542              		.file 4 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Title:        arm_quick_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Description:  Floating point quick sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 16


  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** #include "arm_sorting.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** static uint32_t arm_quick_sort_partition_f32(float32_t *pSrc, int32_t first, int32_t last, uint8_t 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** {
 543              		.loc 4 32 1 is_stmt 1 view -0
 544              		.cfi_startproc
 545              		@ args = 0, pretend = 0, frame = 0
 546              		@ frame_needed = 0, uses_anonymous_args = 0
 547              		.loc 4 32 1 is_stmt 0 view .LVU166
 548 0000 10B5     		push	{r4, lr}
 549              	.LCFI7:
 550              		.cfi_def_cfa_offset 8
 551              		.cfi_offset 4, -8
 552              		.cfi_offset 14, -4
 553 0002 8446     		mov	ip, r0
 554 0004 1C46     		mov	r4, r3
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* This function will be called */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     int32_t i, j, pivot_index;
 555              		.loc 4 34 5 is_stmt 1 view .LVU167
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     float32_t pivot;
 556              		.loc 4 35 5 view .LVU168
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     float32_t temp;
 557              		.loc 4 36 5 view .LVU169
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* The first element is the pivot */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     pivot_index = first; 
 558              		.loc 4 39 5 view .LVU170
 559              	.LVL58:
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     pivot = pSrc[pivot_index];
 560              		.loc 4 40 5 view .LVU171
 561              		.loc 4 40 17 is_stmt 0 view .LVU172
 562 0006 00EB8103 		add	r3, r0, r1, lsl #2
 563              	.LVL59:
 564              		.loc 4 40 11 view .LVU173
 565 000a D3ED007A 		vldr.32	s15, [r3]
 566              	.LVL60:
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* Initialize indices for do-while loops */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     i = first - 1;
 567              		.loc 4 43 5 is_stmt 1 view .LVU174
 568              		.loc 4 43 7 is_stmt 0 view .LVU175
 569 000e 0139     		subs	r1, r1, #1
 570              	.LVL61:
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     j = last + 1; 
 571              		.loc 4 44 5 is_stmt 1 view .LVU176
 572              		.loc 4 44 7 is_stmt 0 view .LVU177
 573 0010 501C     		adds	r0, r2, #1
 574              	.LVL62:
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     while(i < j) 
 575              		.loc 4 46 5 is_stmt 1 view .LVU178
 576              		.loc 4 46 10 is_stmt 0 view .LVU179
 577 0012 17E0     		b	.L41
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 17


 578              	.LVL63:
 579              	.L46:
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     {
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         /* The loop will stop as soon as the indices i and j cross each other.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          *
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * This event will happen surely since the values of the indices are incremented and 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * decrement in the do-while loops that are executed at least once. 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * It is impossible to loop forever inside the do-while loops since the pivot is
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * always an element of the array and the conditions cannot be always true (at least 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * the i-th or the j-th element will be equal to the pivot-th element).
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * For example, in the extreme case of an ordered array the do-while loop related to i will
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * at the first iteration (because pSrc[i]=pSrc[pivot] already), and the loop related to j
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * will stop after (last-first) iterations (when j=pivot=i=first). j is returned and
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****          * j+1 is going to be used as pivot by other calls of the function, until j=pivot=last. */ 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         /* Move indices to the right and to the left */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         if(dir)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         {    
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             /* Compare left elements with pivot */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             do
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****                 i++; 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] < pivot && i<last);
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****        
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             /* Compare right elements with pivot */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             do
 580              		.loc 4 70 13 is_stmt 1 discriminator 1 view .LVU180
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****                 j--; 
 581              		.loc 4 72 17 discriminator 1 view .LVU181
 582              		.loc 4 72 18 is_stmt 0 discriminator 1 view .LVU182
 583 0014 0138     		subs	r0, r0, #1
 584              	.LVL64:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[j] > pivot);
 585              		.loc 4 73 21 is_stmt 1 discriminator 1 view .LVU183
 586              		.loc 4 73 26 is_stmt 0 discriminator 1 view .LVU184
 587 0016 0CEB800E 		add	lr, ip, r0, lsl #2
 588 001a 9EED007A 		vldr.32	s14, [lr]
 589              		.loc 4 73 13 discriminator 1 view .LVU185
 590 001e B4EEE77A 		vcmpe.f32	s14, s15
 591 0022 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 592 0026 F5DC     		bgt	.L46
 593              	.L47:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         else
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             /* Compare left elements with pivot */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             do
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****                 i++; 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] > pivot && i<last);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             /* Compare right elements with pivot */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             do
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****                 j--; 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[j] < pivot);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 18


  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         /* If the indices didn't cross each other */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         if (i < j) 
 594              		.loc 4 91 9 is_stmt 1 view .LVU186
 595              		.loc 4 91 12 is_stmt 0 view .LVU187
 596 0028 8142     		cmp	r1, r0
 597 002a 0BDA     		bge	.L41
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         { 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             /* i and j are in the wrong position -> Swap */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             temp=pSrc[i];
 598              		.loc 4 94 13 is_stmt 1 view .LVU188
 599              		.loc 4 94 22 is_stmt 0 view .LVU189
 600 002c 0CEB8103 		add	r3, ip, r1, lsl #2
 601              		.loc 4 94 17 view .LVU190
 602 0030 93ED007A 		vldr.32	s14, [r3]
 603              	.LVL65:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             pSrc[i]=pSrc[j];
 604              		.loc 4 95 13 is_stmt 1 view .LVU191
 605              		.loc 4 95 25 is_stmt 0 view .LVU192
 606 0034 0CEB800E 		add	lr, ip, r0, lsl #2
 607 0038 DEED006A 		vldr.32	s13, [lr]
 608              		.loc 4 95 20 view .LVU193
 609 003c C3ED006A 		vstr.32	s13, [r3]
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             pSrc[j]=temp;
 610              		.loc 4 96 13 is_stmt 1 view .LVU194
 611              		.loc 4 96 20 is_stmt 0 view .LVU195
 612 0040 8EED007A 		vstr.32	s14, [lr]
 613              	.LVL66:
 614              	.L41:
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     {
 615              		.loc 4 46 10 is_stmt 1 view .LVU196
 616 0044 8142     		cmp	r1, r0
 617 0046 24DA     		bge	.L56
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         {    
 618              		.loc 4 61 9 view .LVU197
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         {    
 619              		.loc 4 61 11 is_stmt 0 view .LVU198
 620 0048 64B1     		cbz	r4, .L42
 621              	.L45:
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
 622              		.loc 4 64 13 is_stmt 1 discriminator 2 view .LVU199
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] < pivot && i<last);
 623              		.loc 4 66 17 discriminator 2 view .LVU200
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] < pivot && i<last);
 624              		.loc 4 66 18 is_stmt 0 discriminator 2 view .LVU201
 625 004a 0131     		adds	r1, r1, #1
 626              	.LVL67:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****        
 627              		.loc 4 67 21 is_stmt 1 discriminator 2 view .LVU202
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****        
 628              		.loc 4 67 26 is_stmt 0 discriminator 2 view .LVU203
 629 004c 0CEB810E 		add	lr, ip, r1, lsl #2
 630 0050 9EED007A 		vldr.32	s14, [lr]
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****        
 631              		.loc 4 67 13 discriminator 2 view .LVU204
 632 0054 B4EEE77A 		vcmpe.f32	s14, s15
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 19


 633 0058 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 634 005c DAD5     		bpl	.L46
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****        
 635              		.loc 4 67 38 discriminator 1 view .LVU205
 636 005e 8A42     		cmp	r2, r1
 637 0060 F3DC     		bgt	.L45
 638 0062 D7E7     		b	.L46
 639              	.L42:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
 640              		.loc 4 78 13 is_stmt 1 discriminator 2 view .LVU206
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] > pivot && i<last);
 641              		.loc 4 80 17 discriminator 2 view .LVU207
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[i] > pivot && i<last);
 642              		.loc 4 80 18 is_stmt 0 discriminator 2 view .LVU208
 643 0064 0131     		adds	r1, r1, #1
 644              	.LVL68:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         
 645              		.loc 4 81 21 is_stmt 1 discriminator 2 view .LVU209
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         
 646              		.loc 4 81 26 is_stmt 0 discriminator 2 view .LVU210
 647 0066 0CEB810E 		add	lr, ip, r1, lsl #2
 648 006a 9EED007A 		vldr.32	s14, [lr]
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         
 649              		.loc 4 81 13 discriminator 2 view .LVU211
 650 006e B4EEE77A 		vcmpe.f32	s14, s15
 651 0072 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 652 0076 01DD     		ble	.L50
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         
 653              		.loc 4 81 38 discriminator 1 view .LVU212
 654 0078 8A42     		cmp	r2, r1
 655 007a F3DC     		bgt	.L42
 656              	.L50:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             {
 657              		.loc 4 84 13 is_stmt 1 discriminator 1 view .LVU213
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[j] < pivot);
 658              		.loc 4 86 17 discriminator 1 view .LVU214
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****             } while (pSrc[j] < pivot);
 659              		.loc 4 86 18 is_stmt 0 discriminator 1 view .LVU215
 660 007c 0138     		subs	r0, r0, #1
 661              	.LVL69:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
 662              		.loc 4 87 21 is_stmt 1 discriminator 1 view .LVU216
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
 663              		.loc 4 87 26 is_stmt 0 discriminator 1 view .LVU217
 664 007e 0CEB800E 		add	lr, ip, r0, lsl #2
 665 0082 9EED007A 		vldr.32	s14, [lr]
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
 666              		.loc 4 87 13 discriminator 1 view .LVU218
 667 0086 B4EEE77A 		vcmpe.f32	s14, s15
 668 008a F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 669 008e F5D4     		bmi	.L50
 670 0090 CAE7     		b	.L47
 671              	.L56:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     }
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     return j; 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 20


 672              		.loc 4 100 5 is_stmt 1 view .LVU219
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** }
 673              		.loc 4 101 1 is_stmt 0 view .LVU220
 674 0092 10BD     		pop	{r4, pc}
 675              		.cfi_endproc
 676              	.LFE157:
 678              		.section	.text.arm_quick_sort_core_f32,"ax",%progbits
 679              		.align	1
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	arm_quick_sort_core_f32:
 685              	.LVL70:
 686              	.LFB158:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** static void arm_quick_sort_core_f32(float32_t *pSrc, int32_t first, int32_t last, uint8_t dir)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** {
 687              		.loc 4 104 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* If the array [first ... last] has more than one element */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     if(first<last)
 691              		.loc 4 106 5 view .LVU222
 692              		.loc 4 106 7 is_stmt 0 view .LVU223
 693 0000 9142     		cmp	r1, r2
 694 0002 00DB     		blt	.L63
 695 0004 7047     		bx	lr
 696              	.L63:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* If the array [first ... last] has more than one element */
 697              		.loc 4 104 1 view .LVU224
 698 0006 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 699              	.LCFI8:
 700              		.cfi_def_cfa_offset 24
 701              		.cfi_offset 4, -24
 702              		.cfi_offset 5, -20
 703              		.cfi_offset 6, -16
 704              		.cfi_offset 7, -12
 705              		.cfi_offset 8, -8
 706              		.cfi_offset 14, -4
 707 000a 0746     		mov	r7, r0
 708 000c 0D46     		mov	r5, r1
 709 000e 1446     		mov	r4, r2
 710 0010 1E46     		mov	r6, r3
 711              	.LBB5:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     {
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         int32_t pivot;
 712              		.loc 4 108 9 is_stmt 1 view .LVU225
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         /* Compute pivot */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         pivot = arm_quick_sort_partition_f32(pSrc, first, last, dir);
 713              		.loc 4 111 9 view .LVU226
 714              		.loc 4 111 17 is_stmt 0 view .LVU227
 715 0012 FFF7FEFF 		bl	arm_quick_sort_partition_f32
 716              	.LVL71:
 717              		.loc 4 111 17 view .LVU228
 718 0016 8046     		mov	r8, r0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 21


 719              	.LVL72:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         /* Iterate algorithm with two sub-arrays [first ... pivot] and [pivot+1 ... last] */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         arm_quick_sort_core_f32(pSrc, first,   pivot, dir);
 720              		.loc 4 114 9 is_stmt 1 view .LVU229
 721 0018 3346     		mov	r3, r6
 722 001a 0246     		mov	r2, r0
 723 001c 2946     		mov	r1, r5
 724 001e 3846     		mov	r0, r7
 725              	.LVL73:
 726              		.loc 4 114 9 is_stmt 0 view .LVU230
 727 0020 FFF7EEFF 		bl	arm_quick_sort_core_f32
 728              	.LVL74:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         arm_quick_sort_core_f32(pSrc, pivot+1, last,  dir);
 729              		.loc 4 115 9 is_stmt 1 view .LVU231
 730 0024 3346     		mov	r3, r6
 731 0026 2246     		mov	r2, r4
 732 0028 08F10101 		add	r1, r8, #1
 733 002c 3846     		mov	r0, r7
 734 002e FFF7E7FF 		bl	arm_quick_sort_core_f32
 735              	.LVL75:
 736              	.LBE5:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** }
 737              		.loc 4 117 1 is_stmt 0 view .LVU232
 738 0032 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 739              		.loc 4 117 1 view .LVU233
 740              		.cfi_endproc
 741              	.LFE158:
 743              		.section	.text.arm_barycenter_f32,"ax",%progbits
 744              		.align	1
 745              		.global	arm_barycenter_f32
 746              		.syntax unified
 747              		.thumb
 748              		.thumb_func
 750              	arm_barycenter_f32:
 751              	.LVL76:
 752              	.LFB119:
 753              		.file 5 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Title:        arm_barycenter_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Description:  Barycenter
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 22


  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #include <limits.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #include <math.h>
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   @ingroup barycenter
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  */
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @brief Barycenter
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @param[in]    *in         List of vectors
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @param[in]    *weights    Weights of the vectors
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @param[out]   *out        Barycenter
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @param[in]    nbVectors   Number of vectors
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @param[in]    vecDim      Dimension of space (vector dimension)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  * @return       None
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  *
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** void arm_barycenter_f32(const float32_t *in, 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   const float32_t *weights, 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   float32_t *out, 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   uint32_t nbVectors,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   uint32_t vecDim)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     const float32_t *pIn, *pW;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     const float32_t *pIn1, *pIn2, *pIn3, *pIn4;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     float32_t      *pOut;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     uint32_t        blkCntVector, blkCntSample;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     float32_t       accum, w;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntVector = nbVectors;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntSample = vecDim;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     accum = 0.0f;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pW = weights;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn = in;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     arm_fill_f32(0.0f, out, vecDim);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 23


  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     /* Sum */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn1 = pIn;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn2 = pIn1 + vecDim;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn3 = pIn2 + vecDim;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn4 = pIn3 + vecDim;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntVector = nbVectors >> 2;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     while (blkCntVector > 0) 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         f32x4_t         outV, inV1, inV2, inV3, inV4;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         float32_t       w1, w2, w3, w4;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pOut = out;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         w1 = *pW++;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         w2 = *pW++;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         w3 = *pW++;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         w4 = *pW++;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         accum += w1 + w2 + w3 + w4;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample = vecDim >> 2;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         while (blkCntSample > 0) {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vld1q((const float32_t *) pOut);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             inV1 = vld1q(pIn1);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             inV2 = vld1q(pIn2);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             inV3 = vld1q(pIn3);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             inV4 = vld1q(pIn4);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vfmaq(outV, inV1, w1);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vfmaq(outV, inV2, w2);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vfmaq(outV, inV3, w3);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vfmaq(outV, inV4, w4);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             vst1q(pOut, outV);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pOut += 4;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pIn1 += 4;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pIn2 += 4;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pIn3 += 4;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pIn4 += 4;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             blkCntSample--;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample = vecDim & 3;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         while (blkCntSample > 0) {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             *pOut = *pOut + *pIn1++ * w1;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             *pOut = *pOut + *pIn2++ * w2;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             *pOut = *pOut + *pIn3++ * w3;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             *pOut = *pOut + *pIn4++ * w4;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pOut++;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             blkCntSample--;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pIn1 += 3 * vecDim;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pIn2 += 3 * vecDim;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pIn3 += 3 * vecDim;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pIn4 += 3 * vecDim;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 24


 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntVector--;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     }
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pIn = pIn1;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntVector = nbVectors & 3;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     while (blkCntVector > 0) 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     {
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         f32x4_t         inV, outV;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pOut = out;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         w = *pW++;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         accum += w;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample = vecDim >> 2;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         while (blkCntSample > 0) 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         {
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vld1q_f32(pOut);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             inV = vld1q_f32(pIn);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             outV = vfmaq(outV, inV, w);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             vst1q_f32(pOut, outV);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pOut += 4;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pIn += 4;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             blkCntSample--;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         }
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample = vecDim & 3;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         while (blkCntSample > 0) 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         {
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             *pOut = *pOut + *pIn++ * w;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             pOut++;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****             blkCntSample--;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         }
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntVector--;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     }
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     /* Normalize */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     pOut = out;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     accum = 1.0f / accum;
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntSample = vecDim >> 2;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     while (blkCntSample > 0) 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     {
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         f32x4_t         tmp;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         tmp = vld1q((const float32_t *) pOut);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         tmp = vmulq(tmp, accum);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         vst1q(pOut, tmp);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pOut += 4;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample--;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     }
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     blkCntSample = vecDim & 3;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     while (blkCntSample > 0) 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 25


 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         *pOut = *pOut * accum;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         pOut++;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****         blkCntSample--;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****     }
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** }
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #else
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #if defined(ARM_MATH_NEON)
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #include "NEMath.h"
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** void arm_barycenter_f32(const float32_t *in, const float32_t *weights, float32_t *out, uint32_t nbV
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** {
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    const float32_t *pIn,*pW, *pIn1, *pIn2, *pIn3, *pIn4;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    float32_t *pOut;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    uint32_t blkCntVector,blkCntSample;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    float32_t accum, w,w1,w2,w3,w4;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    float32x4_t tmp, inV,outV, inV1, inV2, inV3, inV4;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntVector = nbVectors;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    accum = 0.0f;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pW = weights;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn = in;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Set counters to 0 */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    tmp = vdupq_n_f32(0.0f);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim >> 2;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          vst1q_f32(pOut, tmp);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut += 4;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim & 3;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          *pOut = 0.0f;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut++;
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Sum */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****   
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn1 = pIn;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn2 = pIn1 + vecDim;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn3 = pIn2 + vecDim;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn4 = pIn3 + vecDim;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntVector = nbVectors >> 2;
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntVector > 0)
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 26


 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pOut = out;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w1 = *pW++;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w2 = *pW++;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w3 = *pW++;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w4 = *pW++;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       accum += w1 + w2 + w3 + w4;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntSample = vecDim >> 2;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vld1q_f32(pOut);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           inV1 = vld1q_f32(pIn1);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           inV2 = vld1q_f32(pIn2);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           inV3 = vld1q_f32(pIn3);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           inV4 = vld1q_f32(pIn4);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vmlaq_n_f32(outV,inV1,w1);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vmlaq_n_f32(outV,inV2,w2);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vmlaq_n_f32(outV,inV3,w3);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vmlaq_n_f32(outV,inV4,w4);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           vst1q_f32(pOut, outV);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pOut += 4;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pIn1 += 4;
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pIn2 += 4;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pIn3 += 4;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pIn4 += 4;
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           blkCntSample--;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       }
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntSample = vecDim & 3;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn1++ * w1;
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn2++ * w2;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn3++ * w3;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn4++ * w4;
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pOut++;
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           blkCntSample--;
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       }
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pIn1 += 3*vecDim;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pIn2 += 3*vecDim;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pIn3 += 3*vecDim;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pIn4 += 3*vecDim;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntVector--;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn = pIn1;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntVector = nbVectors & 3;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntVector > 0)
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pOut = out;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w = *pW++;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       accum += w;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 27


 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntSample = vecDim >> 2;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vld1q_f32(pOut);
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           inV = vld1q_f32(pIn);
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           outV = vmlaq_n_f32(outV,inV,w);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           vst1q_f32(pOut, outV);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pOut += 4;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pIn += 4;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           blkCntSample--;
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       }
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntSample = vecDim & 3;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn++ * w;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pOut++;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           blkCntSample--;
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       }
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntVector--;
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Normalize */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    accum = 1.0f / accum;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim >> 2;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          tmp = vld1q_f32(pOut);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          tmp = vmulq_n_f32(tmp,accum);
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          vst1q_f32(pOut, tmp);
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut += 4;
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim & 3;
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          *pOut = *pOut * accum;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut++;
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** }
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** #else
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** void arm_barycenter_f32(const float32_t *in, const float32_t *weights, float32_t *out, uint32_t nbV
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** {
 754              		.loc 5 353 1 is_stmt 1 view -0
 755              		.cfi_startproc
 756              		@ args = 4, pretend = 0, frame = 0
 757              		@ frame_needed = 0, uses_anonymous_args = 0
 758              		.loc 5 353 1 is_stmt 0 view .LVU235
 759 0000 10B5     		push	{r4, lr}
 760              	.LCFI9:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 28


 761              		.cfi_def_cfa_offset 8
 762              		.cfi_offset 4, -8
 763              		.cfi_offset 14, -4
 764 0002 8E46     		mov	lr, r1
 765 0004 1C46     		mov	r4, r3
 766 0006 029B     		ldr	r3, [sp, #8]
 767              	.LVL77:
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    const float32_t *pIn,*pW;
 768              		.loc 5 355 4 is_stmt 1 view .LVU236
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    float32_t *pOut;
 769              		.loc 5 356 4 view .LVU237
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    uint32_t blkCntVector,blkCntSample;
 770              		.loc 5 357 4 view .LVU238
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    float32_t accum, w;
 771              		.loc 5 358 4 view .LVU239
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntVector = nbVectors;
 772              		.loc 5 360 4 view .LVU240
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim;
 773              		.loc 5 361 4 view .LVU241
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    accum = 0.0f;
 774              		.loc 5 363 4 view .LVU242
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pW = weights;
 775              		.loc 5 365 4 view .LVU243
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pIn = in;
 776              		.loc 5 366 4 view .LVU244
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Set counters to 0 */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim;
 777              		.loc 5 369 4 view .LVU245
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 778              		.loc 5 370 4 view .LVU246
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 779              		.loc 5 372 4 view .LVU247
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 780              		.loc 5 369 17 is_stmt 0 view .LVU248
 781 0008 1946     		mov	r1, r3
 782              	.LVL78:
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 783              		.loc 5 370 9 view .LVU249
 784 000a 9446     		mov	ip, r2
 785              		.loc 5 372 9 view .LVU250
 786 000c 04E0     		b	.L65
 787              	.LVL79:
 788              	.L66:
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          *pOut = 0.0f;
 789              		.loc 5 374 10 is_stmt 1 view .LVU251
 790              		.loc 5 374 16 is_stmt 0 view .LVU252
 791 000e DFED157A 		vldr.32	s15, .L74
 792 0012 ECEC017A 		vstmia.32	ip!, {s15}
 793              	.LVL80:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 29


 794              		.loc 5 375 10 is_stmt 1 view .LVU253
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 795              		.loc 5 376 10 view .LVU254
 796              		.loc 5 376 22 is_stmt 0 view .LVU255
 797 0016 0139     		subs	r1, r1, #1
 798              	.LVL81:
 799              	.L65:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 800              		.loc 5 372 9 is_stmt 1 view .LVU256
 801 0018 0029     		cmp	r1, #0
 802 001a F8D1     		bne	.L66
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 803              		.loc 5 363 10 is_stmt 0 view .LVU257
 804 001c 9FED116A 		vldr.32	s12, .L74
 805 0020 0DE0     		b	.L67
 806              	.LVL82:
 807              	.L69:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Sum */
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntVector > 0)
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       pOut = out;
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w = *pW++;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       accum += w;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntSample = vecDim;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           *pOut = *pOut + *pIn++ * w;
 808              		.loc 5 389 11 is_stmt 1 view .LVU258
 809              		.loc 5 389 19 is_stmt 0 view .LVU259
 810 0022 DCED007A 		vldr.32	s15, [ip]
 811              	.LVL83:
 812              		.loc 5 389 27 view .LVU260
 813 0026 B0EC017A 		vldmia.32	r0!, {s14}
 814              	.LVL84:
 815              		.loc 5 389 34 view .LVU261
 816 002a 27EE267A 		vmul.f32	s14, s14, s13
 817              		.loc 5 389 25 view .LVU262
 818 002e 77EE877A 		vadd.f32	s15, s15, s14
 819              		.loc 5 389 17 view .LVU263
 820 0032 ECEC017A 		vstmia.32	ip!, {s15}
 821              	.LVL85:
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           pOut++;
 822              		.loc 5 390 11 is_stmt 1 view .LVU264
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****           blkCntSample--;
 823              		.loc 5 391 11 view .LVU265
 824              		.loc 5 391 23 is_stmt 0 view .LVU266
 825 0036 0139     		subs	r1, r1, #1
 826              	.LVL86:
 827              	.L68:
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 828              		.loc 5 387 12 is_stmt 1 view .LVU267
 829 0038 0029     		cmp	r1, #0
 830 003a F2D1     		bne	.L69
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 30


 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       blkCntVector--;
 831              		.loc 5 394 7 view .LVU268
 832              		.loc 5 394 19 is_stmt 0 view .LVU269
 833 003c 013C     		subs	r4, r4, #1
 834              	.LVL87:
 835              	.L67:
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 836              		.loc 5 380 9 is_stmt 1 view .LVU270
 837 003e 6CB1     		cbz	r4, .L71
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w = *pW++;
 838              		.loc 5 382 7 view .LVU271
 839              	.LVL88:
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       accum += w;
 840              		.loc 5 383 7 view .LVU272
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       accum += w;
 841              		.loc 5 383 9 is_stmt 0 view .LVU273
 842 0040 FEEC016A 		vldmia.32	lr!, {s13}
 843              	.LVL89:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 844              		.loc 5 384 7 is_stmt 1 view .LVU274
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 845              		.loc 5 384 13 is_stmt 0 view .LVU275
 846 0044 36EE266A 		vadd.f32	s12, s12, s13
 847              	.LVL90:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 848              		.loc 5 386 7 is_stmt 1 view .LVU276
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 849              		.loc 5 387 7 view .LVU277
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       while(blkCntSample > 0)
 850              		.loc 5 386 20 is_stmt 0 view .LVU278
 851 0048 1946     		mov	r1, r3
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       w = *pW++;
 852              		.loc 5 382 12 view .LVU279
 853 004a 9446     		mov	ip, r2
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****       {
 854              		.loc 5 387 12 view .LVU280
 855 004c F4E7     		b	.L68
 856              	.LVL91:
 857              	.L72:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    /* Normalize */
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    blkCntSample = vecDim;
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    pOut = out;
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    while(blkCntSample > 0)
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          *pOut = *pOut / accum;
 858              		.loc 5 403 10 is_stmt 1 view .LVU281
 859              		.loc 5 403 18 is_stmt 0 view .LVU282
 860 004e 92ED007A 		vldr.32	s14, [r2]
 861              		.loc 5 403 24 view .LVU283
 862 0052 C7EE067A 		vdiv.f32	s15, s14, s12
 863              		.loc 5 403 16 view .LVU284
 864 0056 E2EC017A 		vstmia.32	r2!, {s15}
 865              	.LVL92:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 31


 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          pOut++;
 866              		.loc 5 404 10 is_stmt 1 view .LVU285
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****          blkCntSample--;
 867              		.loc 5 405 10 view .LVU286
 868              		.loc 5 405 22 is_stmt 0 view .LVU287
 869 005a 013B     		subs	r3, r3, #1
 870              	.LVL93:
 871              	.L71:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    {
 872              		.loc 5 401 9 is_stmt 1 view .LVU288
 873 005c 002B     		cmp	r3, #0
 874 005e F6D1     		bne	.L72
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c ****    }
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** 
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_barycenter_f32.c **** }
 875              		.loc 5 408 1 is_stmt 0 view .LVU289
 876 0060 10BD     		pop	{r4, pc}
 877              	.LVL94:
 878              	.L75:
 879              		.loc 5 408 1 view .LVU290
 880 0062 00BF     		.align	2
 881              	.L74:
 882 0064 00000000 		.word	0
 883              		.cfi_endproc
 884              	.LFE119:
 886              		.section	.text.arm_bitonic_sort_f32,"ax",%progbits
 887              		.align	1
 888              		.global	arm_bitonic_sort_f32
 889              		.syntax unified
 890              		.thumb
 891              		.thumb_func
 893              	arm_bitonic_sort_f32:
 894              	.LVL95:
 895              	.LFB140:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #endif
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #if defined(ARM_MATH_NEON)
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static float32x4x2_t arm_bitonic_resort_8_f32(float32x4_t a, float32x4_t b, uint8_t dir)
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* Start with two vectors:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | b | c | d |
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | e | f | g | h |
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * All the elements of the first are guaranteed to be less than or equal to
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * all of the elements in the second, and both vectors are bitonic.
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * We need to perform these operations to completely sort both lists:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * vminmax([abcd],[efgh]) 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * vminmax([acbd],[egfh]) 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vtrn128_64q(a, b);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* +---+---+---+---+
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | b | e | f |
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 32


 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | c | d | g | h |
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, b);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(b, a);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vtrn128_32q(a, b);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* +---+---+---+---+
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | c | e | g |
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | b | d | f | h |
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, b);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(b, a);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     return vzipq_f32(a, b);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static float32x4x2_t arm_bitonic_merge_8_f32(float32x4_t a, float32x4_t b, uint8_t dir)
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* a and b are guaranteed to be bitonic */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Reverse the element of the second vector
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     b = vrev128q_f32(b);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Compare the two vectors
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, b);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vminmaxq(b, a);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Merge the two vectors
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab = arm_bitonic_resort_8_f32(a, b, dir);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     return ab;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_resort_16_f32(float32_t * pOut, float32x4x2_t a, float32x4x2_t b, uint8_t d
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* Start with two vectors:
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | b | c | d | e | f | g | h |
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | i | j | k | l | m | n | o | p |
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * All the elements of the first are guaranteed to be less than or equal to
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * all of the elements in the second, and both vectors are bitonic.
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * We need to perform these operations to completely sort both lists:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 33


 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * vminmax([abcd],[efgh]) vminmax([ijkl],[mnop])
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * vminmax([abef],[cdgh]) vminmax([ijmn],[klop])
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * vminmax([acef],[bdfh]) vminmax([ikmo],[jlmp])
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vtrn256_128q(a, b);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* +---+---+---+---+---+---+---+---+
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | b | c | d | i | j | k | l |
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | e | f | g | h | m | n | o | p |
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(a, b);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(b, a);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vtrn256_64q(a, b);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* +---+---+---+---+---+---+---+---+
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | b | e | f | i | j | m | n |
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | c | d | g | h | k | l | o | p |
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(a, b);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(b, a);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vtrn256_32q(a, b);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     /* We now have:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | a | c | e | g | i | k | m | o |
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * | b | d | f | h | j | l | n | p |
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      * +---+---+---+---+---+---+---+---+
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****      */
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(a, b);
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(b, a);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t out1 = vzipq_f32(a.val[0], b.val[0]);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t out2 = vzipq_f32(a.val[1], b.val[1]);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pOut, out1.val[0]);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pOut+4, out1.val[1]);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pOut+8, out2.val[0]);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pOut+12, out2.val[1]);
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** } 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_merge_16_f32(float32_t * pOut, float32x4x2_t a, float32x4x2_t b, uint8_t di
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 34


 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Merge two preordered float32x4x2_t
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vrev256q_f32(b);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(a, b);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(b, a);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_resort_16_f32(pOut, a, b, dir);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_sort_16_f32(float32_t *pSrc, float32_t *pDst, uint8_t dir)
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t a;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t b;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t c;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t d;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Load 16 samples
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     a = vld1q_f32(pSrc);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     b = vld1q_f32(pSrc+4);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     c = vld1q_f32(pSrc+8); 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     d = vld1q_f32(pSrc+12);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Bitonic sorting network for 4 samples x 4 times
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, b);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(c, d);
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, d);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(b, c);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(a, b);
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(c, d);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(b, a);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(d, c);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(d, a);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(c, b);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(b, a);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmaxq(d, c);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab = vtrnq_f32 (a, b);
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t cd = vtrnq_f32 (c, d);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Transpose 4 ordered arrays of 4 samples
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     a = vcombine_f32(vget_low_f32(ab.val[0]), vget_low_f32(cd.val[0]));
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     b = vcombine_f32(vget_low_f32(ab.val[1]), vget_low_f32(cd.val[1]));
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     c = vcombine_f32(vget_high_f32(ab.val[0]), vget_high_f32(cd.val[0]));
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     d = vcombine_f32(vget_high_f32(ab.val[1]), vget_high_f32(cd.val[1]));
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 35


 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Merge pairs of arrays of 4 samples
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab = arm_bitonic_merge_8_f32(a, b, dir);
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd = arm_bitonic_merge_8_f32(c, d, dir);
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     // Merge arrays of 8 samples
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_16_f32(pDst, ab, cd, dir);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_merge_32_f32(float32_t * pSrc, float32x4x2_t ab1, float32x4x2_t ab2, float3
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose 256
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t temp;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab2.val[0];
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[0] = cd1.val[0];
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[0] = temp;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab2.val[1];
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[1] = cd1.val[1];
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[1] = temp;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose 128
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_16_f32(pSrc+0,  ab1, cd1, dir);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_16_f32(pSrc+16, ab2, cd2, dir);
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_merge_64_f32(float32_t * pSrc, uint8_t dir)
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab1, ab2, ab3, ab4;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t cd1, cd2, cd3, cd4;
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 36


 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Load and reverse second array
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[0] = vld1q_f32(pSrc+0 );
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[1] = vld1q_f32(pSrc+4 );
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[0] = vld1q_f32(pSrc+8 ); 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[1] = vld1q_f32(pSrc+12);
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[0] = vld1q_f32(pSrc+16);
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[1] = vld1q_f32(pSrc+20);
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[0] = vld1q_f32(pSrc+24); 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[1] = vld1q_f32(pSrc+28);
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[1], pSrc+32);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[0], pSrc+36);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[1], pSrc+40);
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[0], pSrc+44);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[1], pSrc+48);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[0], pSrc+52);
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[1], pSrc+56);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[0], pSrc+60);
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3, cd3);
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4, cd4);
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3, ab3);
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4, ab4);
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose 512
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t temp;
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab3.val[0];
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[0] = cd1.val[0];
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[0] = temp;
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab3.val[1];
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[1] = cd1.val[1];
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[1] = temp;
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab4.val[0];
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[0] = cd2.val[0];
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[0] = temp;
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab4.val[1];
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[1] = cd2.val[1];
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[1] = temp;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3, cd3);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 37


 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4, cd4);
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3, ab3);
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4, ab4);
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose 256
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_32_f32(pSrc+0,  ab1, ab2, cd1, cd2, dir);
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_32_f32(pSrc+32, ab3, ab4, cd3, cd4, dir);
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_merge_128_f32(float32_t * pSrc, uint8_t dir)
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab1, ab2, ab3, ab4, ab5, ab6, ab7, ab8;
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t cd1, cd2, cd3, cd4, cd5, cd6, cd7, cd8;
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Load and reverse second array
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[0] = vld1q_f32(pSrc+0 );
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[1] = vld1q_f32(pSrc+4 );
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[0] = vld1q_f32(pSrc+8 ); 
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[1] = vld1q_f32(pSrc+12);
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[0] = vld1q_f32(pSrc+16);
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[1] = vld1q_f32(pSrc+20);
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[0] = vld1q_f32(pSrc+24); 
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[1] = vld1q_f32(pSrc+28);
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[0] = vld1q_f32(pSrc+32);
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[1] = vld1q_f32(pSrc+36);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[0] = vld1q_f32(pSrc+40); 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[1] = vld1q_f32(pSrc+44);
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[0] = vld1q_f32(pSrc+48);
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[1] = vld1q_f32(pSrc+52);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[0] = vld1q_f32(pSrc+56); 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[1] = vld1q_f32(pSrc+60);
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd8.val[1], pSrc+64);
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd8.val[0], pSrc+68);
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd7.val[1], pSrc+72);
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd7.val[0], pSrc+76);
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd6.val[1], pSrc+80);
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd6.val[0], pSrc+84);
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd5.val[1], pSrc+88);
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd5.val[0], pSrc+92);
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[1], pSrc+96);
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[0], pSrc+100);
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[1], pSrc+104);
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[0], pSrc+108);
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[1], pSrc+112);
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[0], pSrc+116);
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[1], pSrc+120);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[0], pSrc+124);
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 38


 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3, cd3);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4, cd4);
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab5, cd5);
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab6, cd6);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab7, cd7);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab8, cd8);
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3, ab3);
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4, ab4);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd5, ab5);
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd6, ab6);
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd7, ab7);
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd8, ab8);
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t temp;
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab5.val[0];
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[0] = cd1.val[0];
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[0] = temp;
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab5.val[1];
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[1] = cd1.val[1];
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[1] = temp;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab6.val[0];
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[0] = cd2.val[0];
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[0] = temp;
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab6.val[1];
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[1] = cd2.val[1];
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[1] = temp;
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab7.val[0];
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[0] = cd3.val[0];
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd3.val[0] = temp;
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab7.val[1];
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[1] = cd3.val[1];
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd3.val[1] = temp;
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab8.val[0];
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[0] = cd4.val[0];
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd4.val[0] = temp;
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab8.val[1];
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[1] = cd4.val[1];
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd4.val[1] = temp;
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1, cd1);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2, cd2);
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3, cd3);
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4, cd4);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 39


 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab5, cd5);
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab6, cd6);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab7, cd7);
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab8, cd8);
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1, ab1);
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2, ab2);
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3, ab3);
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4, ab4);
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd5, ab5);
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd6, ab6);
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd7, ab7);
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd8, ab8);
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc,     ab1.val[0]);
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+4,   ab1.val[1]);
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+8,   ab2.val[0]);
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+12,  ab2.val[1]);
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+16,  ab3.val[0]);
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+20,  ab3.val[1]);
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+24,  ab4.val[0]);
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+28,  ab4.val[1]);
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+32,  cd1.val[0]);
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+36,  cd1.val[1]);
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+40,  cd2.val[0]);
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+44,  cd2.val[1]);
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+48,  cd3.val[0]);
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+52,  cd3.val[1]);
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+56,  cd4.val[0]);
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+60,  cd4.val[1]);
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+64,  ab5.val[0]);
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+68,  ab5.val[1]);
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+72,  ab6.val[0]);
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+76,  ab6.val[1]);
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+80,  ab7.val[0]);
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+84,  ab7.val[1]);
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+88,  ab8.val[0]);
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+92,  ab8.val[1]);
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+96,  cd5.val[0]);
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+100, cd5.val[1]);
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+104, cd6.val[0]);
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+108, cd6.val[1]);
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+112, cd7.val[0]);
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+116, cd7.val[1]);
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+120, cd8.val[0]);
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+124, cd8.val[1]);
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_64_f32(pSrc+0 , dir);
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_64_f32(pSrc+64, dir);
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static void arm_bitonic_merge_256_f32(float32_t * pSrc, uint8_t dir)
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 40


 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab1, ab2, ab3, ab4, ab5, ab6, ab7, ab8;
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t ab9, ab10, ab11, ab12, ab13, ab14, ab15, ab16;
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t cd1, cd2, cd3, cd4, cd5, cd6, cd7, cd8;
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4x2_t cd9, cd10, cd11, cd12, cd13, cd14, cd15, cd16;
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Load and reverse second array
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[0]  = vld1q_f32(pSrc+0  );
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab1.val[1]  = vld1q_f32(pSrc+4  );
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[0]  = vld1q_f32(pSrc+8  ); 
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab2.val[1]  = vld1q_f32(pSrc+12 );
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[0]  = vld1q_f32(pSrc+16 );
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab3.val[1]  = vld1q_f32(pSrc+20 );
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[0]  = vld1q_f32(pSrc+24 ); 
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab4.val[1]  = vld1q_f32(pSrc+28 );
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[0]  = vld1q_f32(pSrc+32 );
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab5.val[1]  = vld1q_f32(pSrc+36 );
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[0]  = vld1q_f32(pSrc+40 ); 
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab6.val[1]  = vld1q_f32(pSrc+44 );
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[0]  = vld1q_f32(pSrc+48 );
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab7.val[1]  = vld1q_f32(pSrc+52 );
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[0]  = vld1q_f32(pSrc+56 ); 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab8.val[1]  = vld1q_f32(pSrc+60 );
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab9.val[0]  = vld1q_f32(pSrc+64 );
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab9.val[1]  = vld1q_f32(pSrc+68 );
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab10.val[0] = vld1q_f32(pSrc+72 ); 
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab10.val[1] = vld1q_f32(pSrc+76 );
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab11.val[0] = vld1q_f32(pSrc+80 );
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab11.val[1] = vld1q_f32(pSrc+84 );
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab12.val[0] = vld1q_f32(pSrc+88 ); 
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab12.val[1] = vld1q_f32(pSrc+92 );
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab13.val[0] = vld1q_f32(pSrc+96 );
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab13.val[1] = vld1q_f32(pSrc+100);
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab14.val[0] = vld1q_f32(pSrc+104); 
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab14.val[1] = vld1q_f32(pSrc+108);
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab15.val[0] = vld1q_f32(pSrc+112);
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab15.val[1] = vld1q_f32(pSrc+116);
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab16.val[0] = vld1q_f32(pSrc+120); 
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab16.val[1] = vld1q_f32(pSrc+124);
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd16.val[1], pSrc+128);
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd16.val[0], pSrc+132);
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd15.val[1], pSrc+136);
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd15.val[0], pSrc+140);
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd14.val[1], pSrc+144);
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd14.val[0], pSrc+148);
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd13.val[1], pSrc+152);
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd13.val[0], pSrc+156);
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd12.val[1], pSrc+160);
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd12.val[0], pSrc+164);
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd11.val[1], pSrc+168);
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd11.val[0], pSrc+172);
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd10.val[1], pSrc+176);
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd10.val[0], pSrc+180);
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd9.val[1] , pSrc+184);
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd9.val[0] , pSrc+188);
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd8.val[1] , pSrc+192);
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd8.val[0] , pSrc+196);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 41


 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd7.val[1] , pSrc+200);
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd7.val[0] , pSrc+204);
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd6.val[1] , pSrc+208);
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd6.val[0] , pSrc+212);
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd5.val[1] , pSrc+216);
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd5.val[0] , pSrc+220);
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[1] , pSrc+224);
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd4.val[0] , pSrc+228);
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[1] , pSrc+232);
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd3.val[0] , pSrc+236);
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[1] , pSrc+240);
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd2.val[0] , pSrc+244);
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[1] , pSrc+248);
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vldrev128q_f32(cd1.val[0] , pSrc+252);
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1 , cd1 );
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2 , cd2 );
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3 , cd3 );
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4 , cd4 );
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab5 , cd5 );
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab6 , cd6 );
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab7 , cd7 );
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab8 , cd8 );
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab9 , cd9 );
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab10, cd10);
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab11, cd11);
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab12, cd12);
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab13, cd13);
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab14, cd14);
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab15, cd15);
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab16, cd16);
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1 , ab1 );
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2 , ab2 );
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3 , ab3 );
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4 , ab4 );
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd5 , ab5 );
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd6 , ab6 );
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd7 , ab7 );
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd8 , ab8 );
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd9 , ab9 );
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd10, ab10);
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd11, ab11);
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd12, ab12);
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd13, ab13);
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd14, ab14);
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd15, ab15);
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd16, ab16);
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32x4_t temp;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 42


 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab9.val[0];
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab9.val[0] = cd1.val[0];
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[0] = temp;
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab9.val[1];
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab9.val[1] = cd1.val[1];
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd1.val[1] = temp;
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab10.val[0];
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab10.val[0] = cd2.val[0];
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[0] = temp;
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab10.val[1];
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab10.val[1] = cd2.val[1];
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd2.val[1] = temp;
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab11.val[0];
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab11.val[0] = cd3.val[0];
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd3.val[0] = temp;
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab11.val[1];
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab11.val[1] = cd3.val[1];
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd3.val[1] = temp;
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab12.val[0];
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab12.val[0] = cd4.val[0];
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd4.val[0] = temp;
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab12.val[1];
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab12.val[1] = cd4.val[1];
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd4.val[1] = temp;
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab13.val[0];
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab13.val[0] = cd5.val[0];
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd5.val[0] = temp;
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab13.val[1];
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab13.val[1] = cd5.val[1];
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd5.val[1] = temp;
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab14.val[0];
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab14.val[0] = cd6.val[0];
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd6.val[0] = temp;
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab14.val[1];
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab14.val[1] = cd6.val[1];
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd6.val[1] = temp;
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab15.val[0];
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab15.val[0] = cd7.val[0];
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd7.val[0] = temp;
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab15.val[1];
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab15.val[1] = cd7.val[1];
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd7.val[1] = temp;
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab16.val[0];
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab16.val[0] = cd8.val[0];
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd8.val[0] = temp;
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = ab16.val[1];
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     ab16.val[1] = cd8.val[1];
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     cd8.val[1] = temp;
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Compare
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(dir)
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab1 , cd1 );
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab2 , cd2 );
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab3 , cd3 );
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab4 , cd4 );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 43


 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab5 , cd5 );
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab6 , cd6 );
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab7 , cd7 );
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab8 , cd8 );
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab9 , cd9 );
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab10, cd10);
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab11, cd11);
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab12, cd12);
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab13, cd13);
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab14, cd14);
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab15, cd15);
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(ab16, cd16);
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd1 , ab1 );
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd2 , ab2 );
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd3 , ab3 );
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd4 , ab4 );
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd5 , ab5 );
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd6 , ab6 );
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd7 , ab7 );
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd8 , ab8 );
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd9 , ab9 );
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd10, ab10);
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd11, ab11);
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd12, ab12);
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd13, ab13);
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd14, ab14);
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd15, ab15);
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         vminmax256q(cd16, ab16);
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc,     ab1.val[0] );
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+4,   ab1.val[1] );
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+8,   ab2.val[0] );
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+12,  ab2.val[1] );
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+16,  ab3.val[0] );
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+20,  ab3.val[1] );
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+24,  ab4.val[0] );
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+28,  ab4.val[1] );
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+32,  ab5.val[0] );
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+36,  ab5.val[1] );
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+40,  ab6.val[0] );
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+44,  ab6.val[1] );
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+48,  ab7.val[0] );
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+52,  ab7.val[1] );
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+56,  ab8.val[0] );
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+60,  ab8.val[1] );
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+64,  cd1.val[0] );
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+68,  cd1.val[1] );
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+72,  cd2.val[0] );
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+76,  cd2.val[1] );
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+80,  cd3.val[0] );
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+84,  cd3.val[1] );
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+88,  cd4.val[0] );
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+92,  cd4.val[1] );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 44


 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+96,  cd5.val[0] );
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+100, cd5.val[1] );
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+104, cd6.val[0] );
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+108, cd6.val[1] );
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+112, cd7.val[0] );
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+116, cd7.val[1] );
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+120, cd8.val[0] );
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+124, cd8.val[1] );
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+128, ab9.val[0] );
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+132, ab9.val[1] );
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+136, ab10.val[0]);
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+140, ab10.val[1]);
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+144, ab11.val[0]);
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+148, ab11.val[1]);
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+152, ab12.val[0]);
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+156, ab12.val[1]);
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+160, ab13.val[0]);
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+164, ab13.val[1]);
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+168, ab14.val[0]);
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+172, ab14.val[1]);
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+176, ab15.val[0]);
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+180, ab15.val[1]);
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+184, ab16.val[0]);
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+188, ab16.val[1]);
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+192, cd9.val[0] );
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+196, cd9.val[1] );
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+200, cd10.val[0]);
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+204, cd10.val[1]);
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+208, cd11.val[0]);
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+212, cd11.val[1]);
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+216, cd12.val[0]);
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+220, cd12.val[1]);
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+224, cd13.val[0]);
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+228, cd13.val[1]);
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+232, cd14.val[0]);
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+236, cd14.val[1]);
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+240, cd15.val[0]);
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+244, cd15.val[1]);
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+248, cd16.val[0]);
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     vst1q_f32(pSrc+252, cd16.val[1]);
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     //Transpose
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_128_f32(pSrc+0  , dir);
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     arm_bitonic_merge_128_f32(pSrc+128, dir);
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #define SWAP(a,i,j)                            \
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     temp = vgetq_lane_f32(a, j);                   \
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     a = vsetq_lane_f32(vgetq_lane_f32(a, i), a, j);\
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     a = vsetq_lane_f32(temp, a, i);
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static float32x4_t arm_bitonic_sort_4_f32(float32x4_t a, uint8_t dir)
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32_t temp;
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 0) > vgetq_lane_f32(a, 1)) )
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 45


 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         SWAP(a,0,1);
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 2) > vgetq_lane_f32(a, 3)) )
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****        SWAP(a,2,3);
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 0) > vgetq_lane_f32(a, 3)) )
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       SWAP(a,0,3);
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 1) > vgetq_lane_f32(a, 2)) )
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       SWAP(a,1,2);
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 0) > vgetq_lane_f32(a, 1)) )
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       SWAP(a,0,1);
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( dir==(vgetq_lane_f32(a, 2)>vgetq_lane_f32(a, 3)) )
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       SWAP(a,2,3);
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     return a;
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** static float32x4x2_t arm_bitonic_sort_8_f32(float32x4_t a, float32x4_t b, uint8_t dir)
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     a = arm_bitonic_sort_4_f32(a, dir);
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     b = arm_bitonic_sort_4_f32(b, dir);
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     return arm_bitonic_merge_8_f32(a, b, dir);
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #endif
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /**
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   @ingroup groupSupport
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  */
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /**
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   @defgroup Sorting Vector sorting algorithms
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   Sort the elements of a vector
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   There are separate functions for floating-point, Q31, Q15, and Q7 data types.
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  */
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /**
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   @addtogroup Sorting
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****   @{
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****  */
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 46


 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** /**
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    * @private
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    * @param[out] pDst       points to the block of output data
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****    */
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** void arm_bitonic_sort_f32(
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** const arm_sort_instance_f32 * S, 
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       float32_t * pSrc,
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       float32_t * pDst, 
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****       uint32_t blockSize)
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** {
 896              		.loc 1 917 1 is_stmt 1 view -0
 897              		.cfi_startproc
 898              		@ args = 0, pretend = 0, frame = 0
 899              		@ frame_needed = 0, uses_anonymous_args = 0
 900              		.loc 1 917 1 is_stmt 0 view .LVU292
 901 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 902              	.LCFI10:
 903              		.cfi_def_cfa_offset 32
 904              		.cfi_offset 3, -32
 905              		.cfi_offset 4, -28
 906              		.cfi_offset 5, -24
 907              		.cfi_offset 6, -20
 908              		.cfi_offset 7, -16
 909              		.cfi_offset 8, -12
 910              		.cfi_offset 9, -8
 911              		.cfi_offset 14, -4
 912 0004 0F46     		mov	r7, r1
 913 0006 1E46     		mov	r6, r3
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     uint16_t s, i;
 914              		.loc 1 918 5 is_stmt 1 view .LVU293
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     uint8_t dir = S->dir;
 915              		.loc 1 919 5 view .LVU294
 916              		.loc 1 919 13 is_stmt 0 view .LVU295
 917 0008 90F80190 		ldrb	r9, [r0, #1]	@ zero_extendqisi2
 918              	.LVL96:
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #ifdef ARM_MATH_NEON
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     (void)s;
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32_t * pOut;
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     uint16_t counter = blockSize>>5;
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( (blockSize & (blockSize-1)) == 0 ) // Powers of 2 only
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         if(pSrc == pDst) // in-place
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             pOut = pSrc;
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         else
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	    pOut = pDst;
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         float32x4x2_t ab1, ab2;
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         float32x4x2_t cd1, cd2;
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	if(blockSize == 1)
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		pOut = pSrc;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 47


 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	else if(blockSize == 2)
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	{
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             float32_t temp;
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             if( dir==(pSrc[0]>pSrc[1]) )
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             {
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 temp = pSrc[1];
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 pOut[1] = pSrc[0];
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 pOut[0] = temp;
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             }
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	    else
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 		pOut = pSrc;
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	}
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 	else if(blockSize == 4)
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	    float32x4_t a = vld1q_f32(pSrc);
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	    a = arm_bitonic_sort_4_f32(a, dir);
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	    vst1q_f32(pOut, a);
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         }
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         else if(blockSize == 8)
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             float32x4_t a;
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             float32x4_t b;
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             float32x4x2_t ab;
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             a = vld1q_f32(pSrc);
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             b = vld1q_f32(pSrc+4);
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             ab = arm_bitonic_sort_8_f32(a, b, dir);
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             vst1q_f32(pOut,   ab.val[0]);
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             vst1q_f32(pOut+4, ab.val[1]);
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         }
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         else if(blockSize >=16)
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             // Order 16 bits long vectors
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             for(i=0; i<blockSize; i=i+16)
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 arm_bitonic_sort_16_f32(pSrc+i, pOut+i, dir);
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             // Merge
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             for(i=0; i<counter; i++)
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             {
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 // Load and reverse second vector
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 ab1.val[0] = vld1q_f32(pOut+32*i+0 );
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 ab1.val[1] = vld1q_f32(pOut+32*i+4 );
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 ab2.val[0] = vld1q_f32(pOut+32*i+8 ); 
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 ab2.val[1] = vld1q_f32(pOut+32*i+12);
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 vldrev128q_f32(cd2.val[1], pOut+32*i+16);
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 vldrev128q_f32(cd2.val[0], pOut+32*i+20);
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 vldrev128q_f32(cd1.val[1], pOut+32*i+24);
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 vldrev128q_f32(cd1.val[0], pOut+32*i+28);
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 arm_bitonic_merge_32_f32(pOut+32*i, ab1, ab2, cd1, cd2, dir);
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 48


 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             counter = counter>>1;
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             for(i=0; i<counter; i++)
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 arm_bitonic_merge_64_f32(pOut+64*i, dir);
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             counter = counter>>1;
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             for(i=0; i<counter; i++)
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 arm_bitonic_merge_128_f32(pOut+128*i, dir);
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             counter = counter>>1;
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             for(i=0; i<counter; i++)
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****                 arm_bitonic_merge_256_f32(pOut+256*i, dir);
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****             // Etc...
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         }
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #else
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     float32_t * pA;
 919              		.loc 1 1015 5 is_stmt 1 view .LVU296
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if(pSrc != pDst) // out-of-place
 920              		.loc 1 1017 5 view .LVU297
 921              		.loc 1 1017 7 is_stmt 0 view .LVU298
 922 000c 9142     		cmp	r1, r2
 923 000e 05D0     		beq	.L77
 924 0010 1446     		mov	r4, r2
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {   
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 925              		.loc 1 1019 9 is_stmt 1 view .LVU299
 926 0012 9A00     		lsls	r2, r3, #2
 927              	.LVL97:
 928              		.loc 1 1019 9 is_stmt 0 view .LVU300
 929 0014 2046     		mov	r0, r4
 930              	.LVL98:
 931              		.loc 1 1019 9 view .LVU301
 932 0016 FFF7FEFF 		bl	memcpy
 933              	.LVL99:
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         pA = pDst;
 934              		.loc 1 1020 9 is_stmt 1 view .LVU302
 935              		.loc 1 1020 12 is_stmt 0 view .LVU303
 936 001a 2746     		mov	r7, r4
 937              	.LVL100:
 938              	.L77:
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     else
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         pA = pSrc;
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** 
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     if( (blockSize & (blockSize-1)) == 0 ) // Powers of 2 only
 939              		.loc 1 1026 5 is_stmt 1 view .LVU304
 940              		.loc 1 1026 32 is_stmt 0 view .LVU305
 941 001c 731E     		subs	r3, r6, #1
 942              		.loc 1 1026 7 view .LVU306
 943 001e 3342     		tst	r3, r6
 944 0020 12D0     		beq	.L82
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 49


 945              	.L76:
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     {
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         for(s=2; s<=blockSize; s=s*2)
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	    for(i=0; i<blockSize; i=i+s)
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         }
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     }
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** #endif
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c **** }
 946              		.loc 1 1035 1 view .LVU307
 947 0022 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 948              	.LVL101:
 949              	.L80:
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         }
 950              		.loc 1 1031 14 is_stmt 1 discriminator 3 view .LVU308
 951 0026 4A46     		mov	r2, r9
 952 0028 4146     		mov	r1, r8
 953 002a 07EB8400 		add	r0, r7, r4, lsl #2
 954 002e FFF7FEFF 		bl	arm_bitonic_sort_core_f32
 955              	.LVL102:
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 956              		.loc 1 1030 32 discriminator 3 view .LVU309
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 957              		.loc 1 1030 33 is_stmt 0 discriminator 3 view .LVU310
 958 0032 2C44     		add	r4, r4, r5
 959              	.LVL103:
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 960              		.loc 1 1030 33 discriminator 3 view .LVU311
 961 0034 A4B2     		uxth	r4, r4
 962              	.LVL104:
 963              	.L81:
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 964              		.loc 1 1030 19 is_stmt 1 discriminator 1 view .LVU312
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 965              		.loc 1 1030 10 is_stmt 0 discriminator 1 view .LVU313
 966 0036 B442     		cmp	r4, r6
 967 0038 F5D3     		bcc	.L80
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 968              		.loc 1 1028 32 is_stmt 1 discriminator 2 view .LVU314
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 969              		.loc 1 1028 33 is_stmt 0 discriminator 2 view .LVU315
 970 003a 6D00     		lsls	r5, r5, #1
 971              	.LVL105:
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 972              		.loc 1 1028 33 discriminator 2 view .LVU316
 973 003c ADB2     		uxth	r5, r5
 974              	.LVL106:
 975              	.L78:
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 976              		.loc 1 1028 18 is_stmt 1 discriminator 1 view .LVU317
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 977              		.loc 1 1028 19 is_stmt 0 discriminator 1 view .LVU318
 978 003e A846     		mov	r8, r5
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 979              		.loc 1 1028 9 discriminator 1 view .LVU319
 980 0040 B542     		cmp	r5, r6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 50


 981 0042 EED8     		bhi	.L76
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****     	        arm_bitonic_sort_core_f32(pA+i, s, dir);
 982              		.loc 1 1030 15 view .LVU320
 983 0044 0024     		movs	r4, #0
 984 0046 F6E7     		b	.L81
 985              	.LVL107:
 986              	.L82:
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bitonic_sort_f32.c ****         {
 987              		.loc 1 1028 14 view .LVU321
 988 0048 0225     		movs	r5, #2
 989 004a F8E7     		b	.L78
 990              		.cfi_endproc
 991              	.LFE140:
 993              		.section	.text.arm_bubble_sort_f32,"ax",%progbits
 994              		.align	1
 995              		.global	arm_bubble_sort_f32
 996              		.syntax unified
 997              		.thumb
 998              		.thumb_func
 1000              	arm_bubble_sort_f32:
 1001              	.LVL108:
 1002              	.LFB141:
 1003              		.file 6 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Title:        arm_bubble_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Description:  Floating point bubble sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** #include "arm_sorting.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****   @ingroup groupSupport
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 51


  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****   @addtogroup Sorting
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @private
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @param[out] pDst       points to the block of output data
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @par        Algorithm
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               The bubble sort algorithm is a simple comparison algorithm that
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               reads the elements of a vector from the beginning to the end,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               compares the adjacent ones and swaps them if they are in the 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               wrong order. The procedure is repeated until there is nothing 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               left to swap. Bubble sort is fast for input vectors that are
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               nearly sorted.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    * @par          It's an in-place algorithm. In order to obtain an out-of-place
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    *               function, a memcpy of the source vector is performed
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****    */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** void arm_bubble_sort_f32(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****   const arm_sort_instance_f32 * S, 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****         float32_t * pSrc, 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****         float32_t * pDst, 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****         uint32_t blockSize)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** {
 1004              		.loc 6 65 1 is_stmt 1 view -0
 1005              		.cfi_startproc
 1006              		@ args = 0, pretend = 0, frame = 0
 1007              		@ frame_needed = 0, uses_anonymous_args = 0
 1008              		.loc 6 65 1 is_stmt 0 view .LVU323
 1009 0000 70B5     		push	{r4, r5, r6, lr}
 1010              	.LCFI11:
 1011              		.cfi_def_cfa_offset 16
 1012              		.cfi_offset 4, -16
 1013              		.cfi_offset 5, -12
 1014              		.cfi_offset 6, -8
 1015              		.cfi_offset 14, -4
 1016 0002 1C46     		mov	r4, r3
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     uint8_t dir = S->dir;
 1017              		.loc 6 66 5 is_stmt 1 view .LVU324
 1018              		.loc 6 66 13 is_stmt 0 view .LVU325
 1019 0004 4578     		ldrb	r5, [r0, #1]	@ zero_extendqisi2
 1020              	.LVL109:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     uint32_t i;
 1021              		.loc 6 67 5 is_stmt 1 view .LVU326
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     uint8_t swapped =1;
 1022              		.loc 6 68 5 view .LVU327
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     float32_t * pA;
 1023              		.loc 6 69 5 view .LVU328
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     float32_t temp;
 1024              		.loc 6 70 5 view .LVU329
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 52


  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     if(pSrc != pDst) // out-of-place
 1025              		.loc 6 72 5 view .LVU330
 1026              		.loc 6 72 7 is_stmt 0 view .LVU331
 1027 0006 9142     		cmp	r1, r2
 1028 0008 05D0     		beq	.L86
 1029 000a 1646     		mov	r6, r2
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 1030              		.loc 6 74 2 is_stmt 1 view .LVU332
 1031 000c 9A00     		lsls	r2, r3, #2
 1032              	.LVL110:
 1033              		.loc 6 74 2 is_stmt 0 view .LVU333
 1034 000e 3046     		mov	r0, r6
 1035              	.LVL111:
 1036              		.loc 6 74 2 view .LVU334
 1037 0010 FFF7FEFF 		bl	memcpy
 1038              	.LVL112:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	pA = pDst;
 1039              		.loc 6 75 2 is_stmt 1 view .LVU335
 1040              		.loc 6 75 5 is_stmt 0 view .LVU336
 1041 0014 3146     		mov	r1, r6
 1042              	.LVL113:
 1043              	.L86:
 1044              		.loc 6 75 5 view .LVU337
 1045 0016 0126     		movs	r6, #1
 1046 0018 01E0     		b	.L89
 1047              	.LVL114:
 1048              	.L94:
 1049              		.loc 6 75 5 view .LVU338
 1050 001a 1E46     		mov	r6, r3
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     }
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     else
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	pA = pSrc;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     while(swapped==1) // If nothing has been swapped after one loop stop
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	swapped=0;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****         for(i=0; i<blockSize-1; i++)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	{
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    if(dir==(pA[i]>pA[i+1]))
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		// Swap
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		temp = pA[i];
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		pA[i] = pA[i+1];
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		pA[i+1] = temp;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		// Update flag
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		swapped = 1;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	}
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	blockSize--;
 1051              		.loc 6 98 11 view .LVU339
 1052 001c 0446     		mov	r4, r0
 1053              	.LVL115:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 53


 1054              	.L89:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     {
 1055              		.loc 6 80 10 is_stmt 1 view .LVU340
 1056 001e 012E     		cmp	r6, #1
 1057 0020 1ED1     		bne	.L93
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
 1058              		.loc 6 82 9 is_stmt 0 view .LVU341
 1059 0022 0023     		movs	r3, #0
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	{
 1060              		.loc 6 84 14 view .LVU342
 1061 0024 1A46     		mov	r2, r3
 1062              	.LVL116:
 1063              	.L90:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	{
 1064              		.loc 6 84 18 is_stmt 1 discriminator 1 view .LVU343
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	{
 1065              		.loc 6 84 29 is_stmt 0 discriminator 1 view .LVU344
 1066 0026 601E     		subs	r0, r4, #1
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	{
 1067              		.loc 6 84 9 discriminator 1 view .LVU345
 1068 0028 9042     		cmp	r0, r2
 1069 002a F6D9     		bls	.L94
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1070              		.loc 6 86 6 is_stmt 1 view .LVU346
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1071              		.loc 6 86 17 is_stmt 0 view .LVU347
 1072 002c 01EB820C 		add	ip, r1, r2, lsl #2
 1073 0030 DCED007A 		vldr.32	s15, [ip]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1074              		.loc 6 86 23 view .LVU348
 1075 0034 0132     		adds	r2, r2, #1
 1076              	.LVL117:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1077              		.loc 6 86 23 view .LVU349
 1078 0036 01EB8200 		add	r0, r1, r2, lsl #2
 1079 003a 90ED007A 		vldr.32	s14, [r0]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1080              		.loc 6 86 20 view .LVU350
 1081 003e F4EEC77A 		vcmpe.f32	s15, s14
 1082 0042 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1083 0046 CCBF     		ite	gt
 1084 0048 4FF0010E 		movgt	lr, #1
 1085 004c 4FF0000E 		movle	lr, #0
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    {
 1086              		.loc 6 86 8 view .LVU351
 1087 0050 7545     		cmp	r5, lr
 1088 0052 E8D1     		bne	.L90
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		pA[i] = pA[i+1];
 1089              		.loc 6 89 3 is_stmt 1 view .LVU352
 1090              	.LVL118:
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		pA[i+1] = temp;
 1091              		.loc 6 90 3 view .LVU353
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 		pA[i+1] = temp;
 1092              		.loc 6 90 9 is_stmt 0 view .LVU354
 1093 0054 8CED007A 		vstr.32	s14, [ip]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
 1094              		.loc 6 91 3 is_stmt 1 view .LVU355
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 54


  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 
 1095              		.loc 6 91 11 is_stmt 0 view .LVU356
 1096 0058 C0ED007A 		vstr.32	s15, [r0]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    }
 1097              		.loc 6 94 3 is_stmt 1 view .LVU357
 1098              	.LVL119:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** 	    }
 1099              		.loc 6 94 11 is_stmt 0 view .LVU358
 1100 005c 3346     		mov	r3, r6
 1101 005e E2E7     		b	.L90
 1102              	.LVL120:
 1103              	.L93:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c ****     }
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_bubble_sort_f32.c **** }
 1104              		.loc 6 100 1 view .LVU359
 1105 0060 70BD     		pop	{r4, r5, r6, pc}
 1106              		.loc 6 100 1 view .LVU360
 1107              		.cfi_endproc
 1108              	.LFE141:
 1110              		.section	.text.arm_copy_f32,"ax",%progbits
 1111              		.align	1
 1112              		.global	arm_copy_f32
 1113              		.syntax unified
 1114              		.thumb
 1115              		.thumb_func
 1117              	arm_copy_f32:
 1118              	.LVL121:
 1119              	.LFB142:
 1120              		.file 7 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Title:        arm_copy_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Description:  Copies the elements of a floating-point vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 55


  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @defgroup copy Vector Copy
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   Copies sample by sample from source vector to destination vector.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   <pre>
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       pDst[n] = pSrc[n];   0 <= n < blockSize.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   </pre>
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   There are separate functions for floating point, Q31, Q15, and Q7 data types.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @addtogroup copy
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @{
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @brief         Copies the elements of a floating-point vector.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @param[in]     pSrc       points to input vector
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @param[out]    pDst       points to output vector
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @param[in]     blockSize  number of samples in each vector
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   @return        none
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** void arm_copy_f32(
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   const float32_t * pSrc,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   float32_t * pDst,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   uint32_t blockSize)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   uint32_t blkCnt;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize >> 2U;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* Compute 4 outputs at a time */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       vstrwq_f32(pDst, vldrwq_f32(pSrc));
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       /*
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****        * Decrement the blockSize loop counter
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****        * Advance vector source and destination pointers
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****        */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       pSrc += 4;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       pDst += 4;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****       blkCnt --;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize & 3;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 56


  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* C = A */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Copy and store result in destination buffer */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Decrement loop counter */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     blkCnt--;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #else
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** void arm_copy_f32(
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   const float32_t * pSrc,
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   float32_t * pDst,
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   uint32_t blockSize)
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** {
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   uint32_t blkCnt;                               /* loop counter */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   float32x4_t inV;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize >> 2U;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* Compute 4 outputs at a time.
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* C = A */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Copy and then store the results in the destination buffer */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     inV = vld1q_f32(pSrc);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     vst1q_f32(pDst, inV);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     pSrc += 4;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     pDst += 4;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Decrement the loop counter */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     blkCnt--;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****    ** No loop unrolling is used. */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize & 3;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* C = A */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Copy and then store the results in the destination buffer */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Decrement the loop counter */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     blkCnt--;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** }
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #else
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** void arm_copy_f32(
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   const float32_t * pSrc,
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****         float32_t * pDst,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 57


 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****         uint32_t blockSize)
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** {
 1121              		.loc 7 144 1 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 1125              		@ link register save eliminated.
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   uint32_t blkCnt;                               /* Loop counter */
 1126              		.loc 7 145 3 view .LVU362
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize >> 2U;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* C = A */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Copy and store result in destination buffer */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Decrement loop counter */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     blkCnt--;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* Loop unrolling: Compute remaining outputs */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize % 0x4U;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #else
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   /* Initialize blkCnt with number of samples */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   blkCnt = blockSize;
 1127              		.loc 7 172 3 view .LVU363
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   while (blkCnt > 0U)
 1128              		.loc 7 176 3 view .LVU364
 1129              		.loc 7 176 9 is_stmt 0 view .LVU365
 1130 0000 04E0     		b	.L96
 1131              	.LVL122:
 1132              	.L97:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* C = A */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Copy and store result in destination buffer */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     *pDst++ = *pSrc++;
 1133              		.loc 7 181 5 is_stmt 1 view .LVU366
 1134              		.loc 7 181 15 is_stmt 0 view .LVU367
 1135 0002 50F8043B 		ldr	r3, [r0], #4	@ float
 1136              	.LVL123:
 1137              		.loc 7 181 13 view .LVU368
 1138 0006 41F8043B 		str	r3, [r1], #4	@ float
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 58


 1139              	.LVL124:
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     /* Decrement loop counter */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****     blkCnt--;
 1140              		.loc 7 184 5 is_stmt 1 view .LVU369
 1141              		.loc 7 184 11 is_stmt 0 view .LVU370
 1142 000a 013A     		subs	r2, r2, #1
 1143              	.LVL125:
 1144              	.L96:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   {
 1145              		.loc 7 176 9 is_stmt 1 view .LVU371
 1146 000c 002A     		cmp	r2, #0
 1147 000e F8D1     		bne	.L97
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c ****   }
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_f32.c **** }
 1148              		.loc 7 186 1 is_stmt 0 view .LVU372
 1149 0010 7047     		bx	lr
 1150              		.cfi_endproc
 1151              	.LFE142:
 1153              		.section	.text.arm_copy_q15,"ax",%progbits
 1154              		.align	1
 1155              		.global	arm_copy_q15
 1156              		.syntax unified
 1157              		.thumb
 1158              		.thumb_func
 1160              	arm_copy_q15:
 1161              	.LVL126:
 1162              	.LFB143:
 1163              		.file 8 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Title:        arm_copy_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Description:  Copies the elements of a Q15 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 59


  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @addtogroup copy
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @brief         Copies the elements of a Q15 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @param[in]     pSrc       points to input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** void arm_copy_q15(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   const q15_t * pSrc,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****         q15_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****         uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   uint32_t blkCnt;
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   blkCnt = blockSize >> 3;
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   while (blkCnt > 0U)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   {
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****       vstrhq_s16(pDst,vldrhq_s16(pSrc));
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****       /*
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****        * Decrement the blockSize loop counter
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****        * Advance vector source and destination pointers
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****        */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****       pSrc += 8;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****       pDst += 8;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****       blkCnt --;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   }
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   blkCnt = blockSize & 7;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   while (blkCnt > 0U)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* C = A */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* Copy and store result in destination buffer */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     *pDst++ = *pSrc++;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* Decrement loop counter */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     blkCnt--;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** void arm_copy_q15(
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   const q15_t * pSrc,
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****         q15_t * pDst,
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****         uint32_t blockSize)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 60


 1164              		.loc 8 85 1 is_stmt 1 view -0
 1165              		.cfi_startproc
 1166              		@ args = 0, pretend = 0, frame = 0
 1167              		@ frame_needed = 0, uses_anonymous_args = 0
 1168              		@ link register save eliminated.
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   uint32_t blkCnt;                               /* Loop counter */
 1169              		.loc 8 86 3 view .LVU374
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   /* Loop unrolling: Compute 4 outputs at a time */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   blkCnt = blockSize >> 2U;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   while (blkCnt > 0U)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   {
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* C = A */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* read 2 times 2 samples at a time */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     write_q15x2_ia (&pDst, read_q15x2_ia ((q15_t **) &pSrc));
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     write_q15x2_ia (&pDst, read_q15x2_ia ((q15_t **) &pSrc));
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* Decrement loop counter */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     blkCnt--;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   }
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   /* Loop unrolling: Compute remaining outputs */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   blkCnt = blockSize % 0x4U;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #else
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   /* Initialize blkCnt with number of samples */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   blkCnt = blockSize;
 1170              		.loc 8 111 3 view .LVU375
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   while (blkCnt > 0U)
 1171              		.loc 8 115 3 view .LVU376
 1172              		.loc 8 115 9 is_stmt 0 view .LVU377
 1173 0000 04E0     		b	.L99
 1174              	.LVL127:
 1175              	.L100:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* C = A */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* Copy and store result in destination buffer */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     *pDst++ = *pSrc++;
 1176              		.loc 8 120 5 is_stmt 1 view .LVU378
 1177              		.loc 8 120 15 is_stmt 0 view .LVU379
 1178 0002 30F9023B 		ldrsh	r3, [r0], #2
 1179              	.LVL128:
 1180              		.loc 8 120 13 view .LVU380
 1181 0006 21F8023B 		strh	r3, [r1], #2	@ movhi
 1182              	.LVL129:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     /* Decrement loop counter */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****     blkCnt--;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 61


 1183              		.loc 8 123 5 is_stmt 1 view .LVU381
 1184              		.loc 8 123 11 is_stmt 0 view .LVU382
 1185 000a 013A     		subs	r2, r2, #1
 1186              	.LVL130:
 1187              	.L99:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   {
 1188              		.loc 8 115 9 is_stmt 1 view .LVU383
 1189 000c 002A     		cmp	r2, #0
 1190 000e F8D1     		bne	.L100
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c ****   }
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q15.c **** }
 1191              		.loc 8 125 1 is_stmt 0 view .LVU384
 1192 0010 7047     		bx	lr
 1193              		.cfi_endproc
 1194              	.LFE143:
 1196              		.section	.text.arm_copy_q31,"ax",%progbits
 1197              		.align	1
 1198              		.global	arm_copy_q31
 1199              		.syntax unified
 1200              		.thumb
 1201              		.thumb_func
 1203              	arm_copy_q31:
 1204              	.LVL131:
 1205              	.LFB144:
 1206              		.file 9 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Title:        arm_copy_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Description:  Copies the elements of a Q31 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @ingroup groupSupport
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 62


  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @addtogroup copy
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @brief         Copies the elements of a Q31 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @param[in]     pSrc       points to input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** void arm_copy_q31(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   const q31_t * pSrc,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         q31_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   uint32_t blkCnt;
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   blkCnt = blockSize >> 2U;
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   /* Compute 4 outputs at a time */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   while (blkCnt > 0U)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         vstrwq_s32(pDst,vldrwq_s32(pSrc));
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         /*
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****          * Decrement the blockSize loop counter
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****          * Advance vector source and destination pointers
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****          */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         pSrc += 4;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         pDst += 4;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         blkCnt --;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   }
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   blkCnt = blockSize & 3;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   while (blkCnt > 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* C = A */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Copy and store result in destination buffer */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Decrement loop counter */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     blkCnt--;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #else
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** void arm_copy_q31(
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   const q31_t * pSrc,
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         q31_t * pDst,
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****         uint32_t blockSize)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** {
 1207              		.loc 9 88 1 is_stmt 1 view -0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 63


 1208              		.cfi_startproc
 1209              		@ args = 0, pretend = 0, frame = 0
 1210              		@ frame_needed = 0, uses_anonymous_args = 0
 1211              		@ link register save eliminated.
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   uint32_t blkCnt;                               /* Loop counter */
 1212              		.loc 9 89 3 view .LVU386
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   /* Loop unrolling: Compute 4 outputs at a time */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   blkCnt = blockSize >> 2U;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   while (blkCnt > 0U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* C = A */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Copy and store result in destination buffer */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Decrement loop counter */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     blkCnt--;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   /* Loop unrolling: Compute remaining outputs */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   blkCnt = blockSize % 0x4U;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #else
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   /* Initialize blkCnt with number of samples */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   blkCnt = blockSize;
 1213              		.loc 9 116 3 view .LVU387
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   while (blkCnt > 0U)
 1214              		.loc 9 120 3 view .LVU388
 1215              		.loc 9 120 9 is_stmt 0 view .LVU389
 1216 0000 04E0     		b	.L102
 1217              	.LVL132:
 1218              	.L103:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* C = A */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Copy and store result in destination buffer */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     *pDst++ = *pSrc++;
 1219              		.loc 9 125 5 is_stmt 1 view .LVU390
 1220              		.loc 9 125 15 is_stmt 0 view .LVU391
 1221 0002 50F8043B 		ldr	r3, [r0], #4
 1222              	.LVL133:
 1223              		.loc 9 125 13 view .LVU392
 1224 0006 41F8043B 		str	r3, [r1], #4
 1225              	.LVL134:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     /* Decrement loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 64


 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****     blkCnt--;
 1226              		.loc 9 128 5 is_stmt 1 view .LVU393
 1227              		.loc 9 128 11 is_stmt 0 view .LVU394
 1228 000a 013A     		subs	r2, r2, #1
 1229              	.LVL135:
 1230              	.L102:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   {
 1231              		.loc 9 120 9 is_stmt 1 view .LVU395
 1232 000c 002A     		cmp	r2, #0
 1233 000e F8D1     		bne	.L103
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c ****   }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q31.c **** }
 1234              		.loc 9 130 1 is_stmt 0 view .LVU396
 1235 0010 7047     		bx	lr
 1236              		.cfi_endproc
 1237              	.LFE144:
 1239              		.section	.text.arm_copy_q7,"ax",%progbits
 1240              		.align	1
 1241              		.global	arm_copy_q7
 1242              		.syntax unified
 1243              		.thumb
 1244              		.thumb_func
 1246              	arm_copy_q7:
 1247              	.LVL136:
 1248              	.LFB145:
 1249              		.file 10 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Title:        arm_copy_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Description:  Copies the elements of a Q7 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 65


  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @addtogroup copy
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @brief         Copies the elements of a Q7 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @param[in]     pSrc       points to input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** void arm_copy_q7(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   const q7_t * pSrc,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         q7_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   uint32_t blkCnt;  
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   blkCnt = blockSize >> 4;
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   while (blkCnt > 0U)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         vstrbq_s8(pDst,vldrbq_s8(pSrc));
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         /*
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****          * Decrement the blockSize loop counter
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****          * Advance vector source and destination pointers
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****          */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         pSrc += 16;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         pDst += 16;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         blkCnt --;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   }
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   blkCnt = blockSize & 0xF;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   while (blkCnt > 0U)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* C = A */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* Copy and store result in destination buffer */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     *pDst++ = *pSrc++;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* Decrement loop counter */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     blkCnt--;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #else
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** void arm_copy_q7(
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   const q7_t * pSrc,
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         q7_t * pDst,
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****         uint32_t blockSize)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 66


 1250              		.loc 10 88 1 is_stmt 1 view -0
 1251              		.cfi_startproc
 1252              		@ args = 0, pretend = 0, frame = 0
 1253              		@ frame_needed = 0, uses_anonymous_args = 0
 1254              		@ link register save eliminated.
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   uint32_t blkCnt;                               /* Loop counter */
 1255              		.loc 10 89 3 view .LVU398
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #if defined (ARM_MATH_LOOPUNROLL)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   /* Loop unrolling: Compute 4 outputs at a time */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   blkCnt = blockSize >> 2U;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   while (blkCnt > 0U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* C = A */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* read 4 samples at a time */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     write_q7x4_ia (&pDst, read_q7x4_ia ((q7_t **) &pSrc));
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* Decrement loop counter */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     blkCnt--;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   /* Loop unrolling: Compute remaining outputs */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   blkCnt = blockSize % 0x4U;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #else
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   /* Initialize blkCnt with number of samples */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   blkCnt = blockSize;
 1256              		.loc 10 113 3 view .LVU399
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   while (blkCnt > 0U)
 1257              		.loc 10 117 3 view .LVU400
 1258              		.loc 10 117 9 is_stmt 0 view .LVU401
 1259 0000 04E0     		b	.L105
 1260              	.LVL137:
 1261              	.L106:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   {
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* C = A */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* Copy and store result in destination buffer */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     *pDst++ = *pSrc++;
 1262              		.loc 10 122 5 is_stmt 1 view .LVU402
 1263              		.loc 10 122 15 is_stmt 0 view .LVU403
 1264 0002 10F9013B 		ldrsb	r3, [r0], #1
 1265              	.LVL138:
 1266              		.loc 10 122 13 view .LVU404
 1267 0006 01F8013B 		strb	r3, [r1], #1
 1268              	.LVL139:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     /* Decrement loop counter */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****     blkCnt--;
 1269              		.loc 10 125 5 is_stmt 1 view .LVU405
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 67


 1270              		.loc 10 125 11 is_stmt 0 view .LVU406
 1271 000a 013A     		subs	r2, r2, #1
 1272              	.LVL140:
 1273              	.L105:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   {
 1274              		.loc 10 117 9 is_stmt 1 view .LVU407
 1275 000c 002A     		cmp	r2, #0
 1276 000e F8D1     		bne	.L106
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c ****   }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_copy_q7.c **** }
 1277              		.loc 10 127 1 is_stmt 0 view .LVU408
 1278 0010 7047     		bx	lr
 1279              		.cfi_endproc
 1280              	.LFE145:
 1282              		.section	.text.arm_fill_f32,"ax",%progbits
 1283              		.align	1
 1284              		.global	arm_fill_f32
 1285              		.syntax unified
 1286              		.thumb
 1287              		.thumb_func
 1289              	arm_fill_f32:
 1290              	.LVL141:
 1291              	.LFB146:
 1292              		.file 11 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Title:        arm_fill_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Description:  Fills a constant value into a floating-point vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 68


  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @defgroup Fill Vector Fill
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   Fills the destination vector with a constant value.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   <pre>
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****       pDst[n] = value;   0 <= n < blockSize.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   </pre>
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   There are separate functions for floating point, Q31, Q15, and Q7 data types.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /**
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @addtogroup Fill
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @{
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  */
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @brief         Fills a constant value into a floating-point vector.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @param[in]     value      input value to be filled
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @param[out]    pDst       points to output vector
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @param[in]     blockSize  number of samples in each vector
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   @return        none
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** void arm_fill_f32(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t value,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t * pDst,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blockSize)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blkCnt;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize >> 2U;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* Compute 4 outputs at a time */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     vstrwq_f32(pDst,vdupq_n_f32(value));
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /*
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****      * Decrement the blockSize loop counter
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****      * Advance vector source and destination pointers
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****      */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     pDst += 4;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt --;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize & 3;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* C = value */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Fill value in destination buffer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Decrement loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 69


  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt--;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #else
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** void arm_fill_f32(
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t value,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t * pDst,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blockSize)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blkCnt;                               /* loop counter */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32x4_t inV = vdupq_n_f32(value);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize >> 2U;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* Compute 4 outputs at a time.
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* C = value */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Fill the value in the destination buffer */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     vst1q_f32(pDst, inV);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     pDst += 4;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Decrement the loop counter */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt--;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****    ** No loop unrolling is used. */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize & 3;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* C = value */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Fill the value in the destination buffer */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Decrement the loop counter */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt--;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #else
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** void arm_fill_f32(
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t value,
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   float32_t * pDst,
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blockSize)
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** {
 1293              		.loc 11 141 1 is_stmt 1 view -0
 1294              		.cfi_startproc
 1295              		@ args = 0, pretend = 0, frame = 0
 1296              		@ frame_needed = 0, uses_anonymous_args = 0
 1297              		@ link register save eliminated.
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   uint32_t blkCnt;                               /* Loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 70


 1298              		.loc 11 142 3 view .LVU410
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize >> 2U;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* C = value */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Fill value in destination buffer */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Decrement loop counter */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt--;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* Loop unrolling: Compute remaining outputs */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize % 0x4U;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #else
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   /* Initialize blkCnt with number of samples */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   blkCnt = blockSize;
 1299              		.loc 11 169 3 view .LVU411
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   while (blkCnt > 0U)
 1300              		.loc 11 173 3 view .LVU412
 1301              		.loc 11 173 9 is_stmt 0 view .LVU413
 1302 0000 02E0     		b	.L108
 1303              	.LVL142:
 1304              	.L109:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* C = value */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Fill value in destination buffer */
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     *pDst++ = value;
 1305              		.loc 11 178 5 is_stmt 1 view .LVU414
 1306              		.loc 11 178 13 is_stmt 0 view .LVU415
 1307 0002 A0EC010A 		vstmia.32	r0!, {s0}
 1308              	.LVL143:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     /* Decrement loop counter */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****     blkCnt--;
 1309              		.loc 11 181 5 is_stmt 1 view .LVU416
 1310              		.loc 11 181 11 is_stmt 0 view .LVU417
 1311 0006 0139     		subs	r1, r1, #1
 1312              	.LVL144:
 1313              	.L108:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   {
 1314              		.loc 11 173 9 is_stmt 1 view .LVU418
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 71


 1315 0008 0029     		cmp	r1, #0
 1316 000a FAD1     		bne	.L109
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c ****   }
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_f32.c **** }
 1317              		.loc 11 183 1 is_stmt 0 view .LVU419
 1318 000c 7047     		bx	lr
 1319              		.cfi_endproc
 1320              	.LFE146:
 1322              		.section	.text.arm_fill_q15,"ax",%progbits
 1323              		.align	1
 1324              		.global	arm_fill_q15
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	arm_fill_q15:
 1330              	.LVL145:
 1331              	.LFB147:
 1332              		.file 12 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Title:        arm_fill_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Description:  Fills a constant value into a Q15 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @addtogroup Fill
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 72


  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @brief         Fills a constant value into a Q15 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @param[in]     value      input value to be filled
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** void arm_fill_q15(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   q15_t value,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   q15_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   uint32_t blkCnt;  
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   blkCnt = blockSize >> 3;
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   while (blkCnt > 0U)
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   {
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****         vstrhq_s16(pDst,vdupq_n_s16(value));
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****         /*
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****          * Decrement the blockSize loop counter
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****          * Advance vector source and destination pointers
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****          */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****         pDst += 8;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****         blkCnt --;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   blkCnt = blockSize & 7;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   while (blkCnt > 0U)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* C = value */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* Fill value in destination buffer */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     *pDst++ = value;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* Decrement loop counter */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     blkCnt--;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   }
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** void arm_fill_q15(
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   q15_t value,
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   q15_t * pDst,
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   uint32_t blockSize)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** {
 1333              		.loc 12 85 1 is_stmt 1 view -0
 1334              		.cfi_startproc
 1335              		@ args = 0, pretend = 0, frame = 0
 1336              		@ frame_needed = 0, uses_anonymous_args = 0
 1337              		@ link register save eliminated.
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   uint32_t blkCnt;                               /* Loop counter */
 1338              		.loc 12 86 3 view .LVU421
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   q31_t packedValue;                             /* value packed to 32 bits */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 73


  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   /* Packing two 16 bit values to 32 bit value in order to use SIMD */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   packedValue = __PKHBT(value, value, 16U);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   /* Loop unrolling: Compute 4 outputs at a time */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   blkCnt = blockSize >> 2U;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   while (blkCnt > 0U)
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* C = value */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* fill 2 times 2 samples at a time */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     write_q15x2_ia (&pDst, packedValue);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     write_q15x2_ia (&pDst, packedValue);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* Decrement loop counter */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     blkCnt--;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   /* Loop unrolling: Compute remaining outputs */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   blkCnt = blockSize % 0x4U;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #else
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   /* Initialize blkCnt with number of samples */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   blkCnt = blockSize;
 1339              		.loc 12 115 3 view .LVU422
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   while (blkCnt > 0U)
 1340              		.loc 12 119 3 view .LVU423
 1341              		.loc 12 119 9 is_stmt 0 view .LVU424
 1342 0000 02E0     		b	.L111
 1343              	.LVL146:
 1344              	.L112:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   {
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* C = value */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* Fill value in destination buffer */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     *pDst++ = value;
 1345              		.loc 12 124 5 is_stmt 1 view .LVU425
 1346              		.loc 12 124 13 is_stmt 0 view .LVU426
 1347 0002 21F8020B 		strh	r0, [r1], #2	@ movhi
 1348              	.LVL147:
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     /* Decrement loop counter */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****     blkCnt--;
 1349              		.loc 12 127 5 is_stmt 1 view .LVU427
 1350              		.loc 12 127 11 is_stmt 0 view .LVU428
 1351 0006 013A     		subs	r2, r2, #1
 1352              	.LVL148:
 1353              	.L111:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   {
 1354              		.loc 12 119 9 is_stmt 1 view .LVU429
 1355 0008 002A     		cmp	r2, #0
 1356 000a FAD1     		bne	.L112
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c ****   }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 74


 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q15.c **** }
 1357              		.loc 12 129 1 is_stmt 0 view .LVU430
 1358 000c 7047     		bx	lr
 1359              		.cfi_endproc
 1360              	.LFE147:
 1362              		.section	.text.arm_fill_q31,"ax",%progbits
 1363              		.align	1
 1364              		.global	arm_fill_q31
 1365              		.syntax unified
 1366              		.thumb
 1367              		.thumb_func
 1369              	arm_fill_q31:
 1370              	.LVL149:
 1371              	.LFB148:
 1372              		.file 13 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Title:        arm_fill_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Description:  Fills a constant value into a Q31 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @addtogroup Fill
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @brief         Fills a constant value into a Q31 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @param[in]     value      input value to be filled
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 75


  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** void arm_fill_q31(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         q31_t value,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         q31_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   uint32_t blkCnt;
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   blkCnt = blockSize >> 2U;
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   /* Compute 4 outputs at a time */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   while (blkCnt > 0U)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         vstrwq_s32(pDst,vdupq_n_s32(value));
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         /*
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****          * Decrement the blockSize loop counter
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****          * Advance vector source and destination pointers
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****          */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         pDst += 4;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****         blkCnt --;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   }
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   blkCnt = blockSize & 3;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   while (blkCnt > 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* C = value */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Fill value in destination buffer */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Decrement loop counter */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     blkCnt--;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #else
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** void arm_fill_q31(
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   q31_t value,
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   q31_t * pDst,
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   uint32_t blockSize)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** {
 1373              		.loc 13 88 1 is_stmt 1 view -0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 0
 1376              		@ frame_needed = 0, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   uint32_t blkCnt;                               /* Loop counter */
 1378              		.loc 13 89 3 view .LVU432
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   /* Loop unrolling: Compute 4 outputs at a time */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 76


  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   blkCnt = blockSize >> 2U;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   while (blkCnt > 0U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* C = value */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Fill value in destination buffer */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Decrement loop counter */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     blkCnt--;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   /* Loop unrolling: Compute remaining outputs */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   blkCnt = blockSize % 0x4U;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #else
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   /* Initialize blkCnt with number of samples */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   blkCnt = blockSize;
 1379              		.loc 13 116 3 view .LVU433
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   while (blkCnt > 0U)
 1380              		.loc 13 120 3 view .LVU434
 1381              		.loc 13 120 9 is_stmt 0 view .LVU435
 1382 0000 02E0     		b	.L114
 1383              	.LVL150:
 1384              	.L115:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* C = value */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Fill value in destination buffer */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     *pDst++ = value;
 1385              		.loc 13 125 5 is_stmt 1 view .LVU436
 1386              		.loc 13 125 13 is_stmt 0 view .LVU437
 1387 0002 41F8040B 		str	r0, [r1], #4
 1388              	.LVL151:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     /* Decrement loop counter */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****     blkCnt--;
 1389              		.loc 13 128 5 is_stmt 1 view .LVU438
 1390              		.loc 13 128 11 is_stmt 0 view .LVU439
 1391 0006 013A     		subs	r2, r2, #1
 1392              	.LVL152:
 1393              	.L114:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   {
 1394              		.loc 13 120 9 is_stmt 1 view .LVU440
 1395 0008 002A     		cmp	r2, #0
 1396 000a FAD1     		bne	.L115
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c ****   }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q31.c **** }
 1397              		.loc 13 130 1 is_stmt 0 view .LVU441
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 77


 1398 000c 7047     		bx	lr
 1399              		.cfi_endproc
 1400              	.LFE148:
 1402              		.section	.text.arm_fill_q7,"ax",%progbits
 1403              		.align	1
 1404              		.global	arm_fill_q7
 1405              		.syntax unified
 1406              		.thumb
 1407              		.thumb_func
 1409              	arm_fill_q7:
 1410              	.LVL153:
 1411              	.LFB149:
 1412              		.file 14 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Title:        arm_fill_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Description:  Fills a constant value into a Q7 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @addtogroup Fill
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @brief         Fills a constant value into a Q7 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @param[in]     value      input value to be filled
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @param[out]    pDst       points to output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @param[in]     blockSize  number of samples in each vector
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 78


  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** void arm_fill_q7(
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   q7_t value,
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   q7_t * pDst,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   uint32_t blockSize)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** {
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   uint32_t blkCnt; 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   blkCnt = blockSize >> 4;
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   while (blkCnt > 0U)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   {
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****         vstrbq_s8(pDst,vdupq_n_s8(value));
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****         /*
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****          * Decrement the blockSize loop counter
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****          * Advance vector source and destination pointers
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****          */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****         pDst += 16;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****         blkCnt --;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     }
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   blkCnt = blockSize & 0xF;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   while (blkCnt > 0U)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* C = value */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* Fill value in destination buffer */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     *pDst++ = value;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* Decrement loop counter */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     blkCnt--;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** void arm_fill_q7(
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   q7_t value,
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   q7_t * pDst,
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   uint32_t blockSize)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** {
 1413              		.loc 14 85 1 is_stmt 1 view -0
 1414              		.cfi_startproc
 1415              		@ args = 0, pretend = 0, frame = 0
 1416              		@ frame_needed = 0, uses_anonymous_args = 0
 1417              		@ link register save eliminated.
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   uint32_t blkCnt;                               /* Loop counter */
 1418              		.loc 14 86 3 view .LVU443
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #if defined (ARM_MATH_LOOPUNROLL)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   q31_t packedValue;                             /* value packed to 32 bits */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   /* Packing four 8 bit values to 32 bit value in order to use SIMD */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   packedValue = __PACKq7(value, value, value, value);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   /* Loop unrolling: Compute 4 outputs at a time */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   blkCnt = blockSize >> 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 79


  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   while (blkCnt > 0U)
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* C = value */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* fill 4 samples at a time */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     write_q7x4_ia (&pDst, packedValue);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* Decrement loop counter */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     blkCnt--;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   }
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   /* Loop unrolling: Compute remaining outputs */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   blkCnt = blockSize % 0x4U;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #else
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   /* Initialize blkCnt with number of samples */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   blkCnt = blockSize;
 1419              		.loc 14 114 3 view .LVU444
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   while (blkCnt > 0U)
 1420              		.loc 14 118 3 view .LVU445
 1421              		.loc 14 118 9 is_stmt 0 view .LVU446
 1422 0000 02E0     		b	.L117
 1423              	.LVL154:
 1424              	.L118:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* C = value */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* Fill value in destination buffer */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     *pDst++ = value;
 1425              		.loc 14 123 5 is_stmt 1 view .LVU447
 1426              		.loc 14 123 13 is_stmt 0 view .LVU448
 1427 0002 01F8010B 		strb	r0, [r1], #1
 1428              	.LVL155:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     /* Decrement loop counter */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****     blkCnt--;
 1429              		.loc 14 126 5 is_stmt 1 view .LVU449
 1430              		.loc 14 126 11 is_stmt 0 view .LVU450
 1431 0006 013A     		subs	r2, r2, #1
 1432              	.LVL156:
 1433              	.L117:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   {
 1434              		.loc 14 118 9 is_stmt 1 view .LVU451
 1435 0008 002A     		cmp	r2, #0
 1436 000a FAD1     		bne	.L118
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c ****   }
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_fill_q7.c **** }
 1437              		.loc 14 128 1 is_stmt 0 view .LVU452
 1438 000c 7047     		bx	lr
 1439              		.cfi_endproc
 1440              	.LFE149:
 1442              		.section	.text.arm_heap_sort_f32,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 80


 1443              		.align	1
 1444              		.global	arm_heap_sort_f32
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	arm_heap_sort_f32:
 1450              	.LVL157:
 1451              	.LFB151:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** /**
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****   @ingroup groupSupport
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** /**
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****   @addtogroup Sorting
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****   @{
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****  */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** /**
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @private
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @param[out] pDst       points to the block of output data
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @par        Algorithm
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               The heap sort algorithm is a comparison algorithm that
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               divides the input array into a sorted and an unsorted region, 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               and shrinks the unsorted region by extracting the largest 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               element and moving it to the sorted region. A heap data 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               structure is used to find the maximum.
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    * @par          It's an in-place algorithm. In order to obtain an out-of-place
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    *               function, a memcpy of the source vector is performed.
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****    */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** void arm_heap_sort_f32(
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****   const arm_sort_instance_f32 * S, 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         float32_t * pSrc, 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         float32_t * pDst, 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         uint32_t blockSize)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** {
 1452              		.loc 2 89 1 is_stmt 1 view -0
 1453              		.cfi_startproc
 1454              		@ args = 0, pretend = 0, frame = 0
 1455              		@ frame_needed = 0, uses_anonymous_args = 0
 1456              		.loc 2 89 1 is_stmt 0 view .LVU454
 1457 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 1458              	.LCFI12:
 1459              		.cfi_def_cfa_offset 24
 1460              		.cfi_offset 3, -24
 1461              		.cfi_offset 4, -20
 1462              		.cfi_offset 5, -16
 1463              		.cfi_offset 6, -12
 1464              		.cfi_offset 7, -8
 1465              		.cfi_offset 14, -4
 1466 0002 0746     		mov	r7, r0
 1467 0004 0D46     		mov	r5, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 81


 1468 0006 1C46     		mov	r4, r3
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     float32_t * pA;
 1469              		.loc 2 90 5 is_stmt 1 view .LVU455
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     int32_t i;
 1470              		.loc 2 91 5 view .LVU456
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     float32_t temp;
 1471              		.loc 2 92 5 view .LVU457
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     if(pSrc != pDst) // out-of-place
 1472              		.loc 2 94 5 view .LVU458
 1473              		.loc 2 94 7 is_stmt 0 view .LVU459
 1474 0008 9142     		cmp	r1, r2
 1475 000a 05D0     		beq	.L120
 1476 000c 1646     		mov	r6, r2
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {   
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 1477              		.loc 2 96 9 is_stmt 1 view .LVU460
 1478 000e 9A00     		lsls	r2, r3, #2
 1479              	.LVL158:
 1480              		.loc 2 96 9 is_stmt 0 view .LVU461
 1481 0010 3046     		mov	r0, r6
 1482              	.LVL159:
 1483              		.loc 2 96 9 view .LVU462
 1484 0012 FFF7FEFF 		bl	memcpy
 1485              	.LVL160:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         pA = pDst;
 1486              		.loc 2 97 9 is_stmt 1 view .LVU463
 1487              		.loc 2 97 12 is_stmt 0 view .LVU464
 1488 0016 3546     		mov	r5, r6
 1489              	.LVL161:
 1490              	.L120:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     }
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     else
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         pA = pSrc;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     // Build the heap array so that the largest value is the root
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     for (i = blockSize/2 - 1; i >= 0; i--) 
 1491              		.loc 2 103 5 is_stmt 1 view .LVU465
 1492              		.loc 2 103 23 is_stmt 0 view .LVU466
 1493 0018 6608     		lsrs	r6, r4, #1
 1494              		.loc 2 103 26 view .LVU467
 1495 001a 013E     		subs	r6, r6, #1
 1496              	.LVL162:
 1497              		.loc 2 103 5 view .LVU468
 1498 001c 06E0     		b	.L121
 1499              	.L122:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pA, blockSize, i, S->dir); 
 1500              		.loc 2 104 9 is_stmt 1 discriminator 3 view .LVU469
 1501 001e 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1502 0020 3246     		mov	r2, r6
 1503 0022 2146     		mov	r1, r4
 1504 0024 2846     		mov	r0, r5
 1505 0026 FFF7FEFF 		bl	arm_heapify
 1506              	.LVL163:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pA, blockSize, i, S->dir); 
 1507              		.loc 2 103 39 discriminator 3 view .LVU470
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pA, blockSize, i, S->dir); 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 82


 1508              		.loc 2 103 40 is_stmt 0 discriminator 3 view .LVU471
 1509 002a 013E     		subs	r6, r6, #1
 1510              	.LVL164:
 1511              	.L121:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pA, blockSize, i, S->dir); 
 1512              		.loc 2 103 31 is_stmt 1 discriminator 1 view .LVU472
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         arm_heapify(pA, blockSize, i, S->dir); 
 1513              		.loc 2 103 5 is_stmt 0 discriminator 1 view .LVU473
 1514 002c 002E     		cmp	r6, #0
 1515 002e F6DA     		bge	.L122
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     for (i = blockSize - 1; i >= 0; i--)
 1516              		.loc 2 106 5 is_stmt 1 view .LVU474
 1517              		.loc 2 106 24 is_stmt 0 view .LVU475
 1518 0030 013C     		subs	r4, r4, #1
 1519              	.LVL165:
 1520              		.loc 2 106 5 view .LVU476
 1521 0032 0CE0     		b	.L123
 1522              	.LVL166:
 1523              	.L124:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         // Swap
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	temp = pA[i];
 1524              		.loc 2 109 2 is_stmt 1 discriminator 3 view .LVU477
 1525              		.loc 2 109 11 is_stmt 0 discriminator 3 view .LVU478
 1526 0034 05EB8403 		add	r3, r5, r4, lsl #2
 1527              		.loc 2 109 7 discriminator 3 view .LVU479
 1528 0038 1A68     		ldr	r2, [r3]	@ float
 1529              	.LVL167:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	pA[i] = pA[0];
 1530              		.loc 2 110 2 is_stmt 1 discriminator 3 view .LVU480
 1531              		.loc 2 110 12 is_stmt 0 discriminator 3 view .LVU481
 1532 003a 2968     		ldr	r1, [r5]	@ float
 1533              		.loc 2 110 8 discriminator 3 view .LVU482
 1534 003c 1960     		str	r1, [r3]	@ float
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         pA[0] = temp;
 1535              		.loc 2 111 9 is_stmt 1 discriminator 3 view .LVU483
 1536              		.loc 2 111 15 is_stmt 0 discriminator 3 view .LVU484
 1537 003e 2A60     		str	r2, [r5]	@ float
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****         // Restore heap order
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** 	arm_heapify(pA, i, 0, S->dir);
 1538              		.loc 2 114 2 is_stmt 1 discriminator 3 view .LVU485
 1539 0040 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1540 0042 0022     		movs	r2, #0
 1541              	.LVL168:
 1542              		.loc 2 114 2 is_stmt 0 discriminator 3 view .LVU486
 1543 0044 2146     		mov	r1, r4
 1544 0046 2846     		mov	r0, r5
 1545 0048 FFF7FEFF 		bl	arm_heapify
 1546              	.LVL169:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {
 1547              		.loc 2 106 37 is_stmt 1 discriminator 3 view .LVU487
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {
 1548              		.loc 2 106 38 is_stmt 0 discriminator 3 view .LVU488
 1549 004c 013C     		subs	r4, r4, #1
 1550              	.LVL170:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 83


 1551              	.L123:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {
 1552              		.loc 2 106 29 is_stmt 1 discriminator 1 view .LVU489
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     {
 1553              		.loc 2 106 5 is_stmt 0 discriminator 1 view .LVU490
 1554 004e 002C     		cmp	r4, #0
 1555 0050 F0DA     		bge	.L124
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c ****     }
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_heap_sort_f32.c **** }
 1556              		.loc 2 116 1 view .LVU491
 1557 0052 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1558              		.loc 2 116 1 view .LVU492
 1559              		.cfi_endproc
 1560              	.LFE151:
 1562              		.section	.text.arm_insertion_sort_f32,"ax",%progbits
 1563              		.align	1
 1564              		.global	arm_insertion_sort_f32
 1565              		.syntax unified
 1566              		.thumb
 1567              		.thumb_func
 1569              	arm_insertion_sort_f32:
 1570              	.LVL171:
 1571              	.LFB152:
 1572              		.file 15 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Title:        arm_insertion_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Description:  Floating point insertion sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** #include "arm_sorting.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****   @ingroup groupSupport
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 84


  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****   @addtogroup Sorting
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @private
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @param[out] pDst       points to the block of output data
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @par        Algorithm
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *               The insertion sort is a simple sorting algorithm that
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *               reads all the element of the input array and removes one element 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *               at a time, finds the location it belongs in the final sorted list, 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *               and inserts it there. 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    * @par          It's an in-place algorithm. In order to obtain an out-of-place
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    *               function, a memcpy of the source vector is performed.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****    */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** void arm_insertion_sort_f32(
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****   const arm_sort_instance_f32 * S, 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         float32_t *pSrc, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         float32_t* pDst, 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         uint32_t blockSize)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** {
 1573              		.loc 15 63 1 is_stmt 1 view -0
 1574              		.cfi_startproc
 1575              		@ args = 0, pretend = 0, frame = 0
 1576              		@ frame_needed = 0, uses_anonymous_args = 0
 1577              		.loc 15 63 1 is_stmt 0 view .LVU494
 1578 0000 70B5     		push	{r4, r5, r6, lr}
 1579              	.LCFI13:
 1580              		.cfi_def_cfa_offset 16
 1581              		.cfi_offset 4, -16
 1582              		.cfi_offset 5, -12
 1583              		.cfi_offset 6, -8
 1584              		.cfi_offset 14, -4
 1585 0002 1D46     		mov	r5, r3
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     float32_t * pA;
 1586              		.loc 15 64 5 is_stmt 1 view .LVU495
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     uint8_t dir = S->dir;
 1587              		.loc 15 65 5 view .LVU496
 1588              		.loc 15 65 13 is_stmt 0 view .LVU497
 1589 0004 4478     		ldrb	r4, [r0, #1]	@ zero_extendqisi2
 1590              	.LVL172:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     uint32_t i, j;
 1591              		.loc 15 66 5 is_stmt 1 view .LVU498
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     float32_t temp;
 1592              		.loc 15 67 5 view .LVU499
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     if(pSrc != pDst) // out-of-place
 1593              		.loc 15 69 5 view .LVU500
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 85


 1594              		.loc 15 69 7 is_stmt 0 view .LVU501
 1595 0006 9142     		cmp	r1, r2
 1596 0008 05D0     		beq	.L127
 1597 000a 1646     		mov	r6, r2
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {   
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 1598              		.loc 15 71 9 is_stmt 1 view .LVU502
 1599 000c 9A00     		lsls	r2, r3, #2
 1600              	.LVL173:
 1601              		.loc 15 71 9 is_stmt 0 view .LVU503
 1602 000e 3046     		mov	r0, r6
 1603              	.LVL174:
 1604              		.loc 15 71 9 view .LVU504
 1605 0010 FFF7FEFF 		bl	memcpy
 1606              	.LVL175:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         pA = pDst;
 1607              		.loc 15 72 9 is_stmt 1 view .LVU505
 1608              		.loc 15 72 12 is_stmt 0 view .LVU506
 1609 0014 3146     		mov	r1, r6
 1610              	.LVL176:
 1611              	.L127:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     }
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     else
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         pA = pSrc;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****  
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     // Real all the element of the input array
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     for(i=0; i<blockSize; i++)
 1612              		.loc 15 78 5 is_stmt 1 view .LVU507
 1613              		.loc 15 78 10 is_stmt 0 view .LVU508
 1614 0016 0023     		movs	r3, #0
 1615              		.loc 15 78 5 view .LVU509
 1616 0018 1CE0     		b	.L128
 1617              	.LVL177:
 1618              	.L130:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 	// Move the i-th element to the right position
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         for (j = i; j>0 && dir==(pA[j]<pA[j-1]); j--)
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 	    // Swap
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****             temp = pA[j];
 1619              		.loc 15 84 13 is_stmt 1 discriminator 4 view .LVU510
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 	    pA[j] = pA[j-1];
 1620              		.loc 15 85 6 discriminator 4 view .LVU511
 1621              		.loc 15 85 12 is_stmt 0 discriminator 4 view .LVU512
 1622 001a CCED007A 		vstr.32	s15, [ip]
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** 	    pA[j-1] = temp;
 1623              		.loc 15 86 6 is_stmt 1 discriminator 4 view .LVU513
 1624              		.loc 15 86 14 is_stmt 0 discriminator 4 view .LVU514
 1625 001e 82ED007A 		vstr.32	s14, [r2]
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1626              		.loc 15 81 50 is_stmt 1 discriminator 4 view .LVU515
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1627              		.loc 15 81 51 is_stmt 0 discriminator 4 view .LVU516
 1628 0022 0138     		subs	r0, r0, #1
 1629              	.LVL178:
 1630              	.L131:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 86


 1631              		.loc 15 81 21 is_stmt 1 discriminator 1 view .LVU517
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1632              		.loc 15 81 9 is_stmt 0 discriminator 1 view .LVU518
 1633 0024 A8B1     		cbz	r0, .L129
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1634              		.loc 15 81 36 discriminator 3 view .LVU519
 1635 0026 01EB800C 		add	ip, r1, r0, lsl #2
 1636 002a 9CED007A 		vldr.32	s14, [ip]
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1637              		.loc 15 81 42 discriminator 3 view .LVU520
 1638 002e 00F18042 		add	r2, r0, #1073741824
 1639 0032 013A     		subs	r2, r2, #1
 1640 0034 01EB8202 		add	r2, r1, r2, lsl #2
 1641 0038 D2ED007A 		vldr.32	s15, [r2]
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1642              		.loc 15 81 39 discriminator 3 view .LVU521
 1643 003c B4EEE77A 		vcmpe.f32	s14, s15
 1644 0040 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1645 0044 4CBF     		ite	mi
 1646 0046 4FF0010E 		movmi	lr, #1
 1647 004a 4FF0000E 		movpl	lr, #0
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1648              		.loc 15 81 25 discriminator 3 view .LVU522
 1649 004e 7445     		cmp	r4, lr
 1650 0050 E3D0     		beq	.L130
 1651              	.L129:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {
 1652              		.loc 15 78 27 is_stmt 1 discriminator 2 view .LVU523
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {
 1653              		.loc 15 78 28 is_stmt 0 discriminator 2 view .LVU524
 1654 0052 0133     		adds	r3, r3, #1
 1655              	.LVL179:
 1656              	.L128:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {
 1657              		.loc 15 78 14 is_stmt 1 discriminator 1 view .LVU525
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     {
 1658              		.loc 15 78 5 is_stmt 0 discriminator 1 view .LVU526
 1659 0054 AB42     		cmp	r3, r5
 1660 0056 01D2     		bcs	.L134
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         {
 1661              		.loc 15 81 16 view .LVU527
 1662 0058 1846     		mov	r0, r3
 1663 005a E3E7     		b	.L131
 1664              	.L134:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****         }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c ****     }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_insertion_sort_f32.c **** } 
 1665              		.loc 15 89 1 view .LVU528
 1666 005c 70BD     		pop	{r4, r5, r6, pc}
 1667              		.loc 15 89 1 view .LVU529
 1668              		.cfi_endproc
 1669              	.LFE152:
 1671              		.section	.text.arm_merge_sort_f32,"ax",%progbits
 1672              		.align	1
 1673              		.global	arm_merge_sort_f32
 1674              		.syntax unified
 1675              		.thumb
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 87


 1676              		.thumb_func
 1678              	arm_merge_sort_f32:
 1679              	.LVL180:
 1680              	.LFB155:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** /**
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****   @ingroup groupSupport
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** /**
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****   @addtogroup Sorting
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****   @{
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****  */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** /**
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @param[out] pDst       points to the block of output data
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @par        Algorithm
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *               The merge sort algorithm is a comparison algorithm that
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *               divide the input array in sublists and merge them to produce
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *               longer sorted sublists until there is only one list remaining.
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @par          A work array is always needed. It must be allocated by the user 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *               linked to the instance at initialization time.
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    * @par          It's an in-place algorithm. In order to obtain an out-of-place
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    *               function, a memcpy of the source vector is performed
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****    */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** void arm_merge_sort_f32(
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****   const arm_merge_sort_instance_f32 * S, 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         float32_t *pSrc, 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         float32_t *pDst, 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         uint32_t blockSize)
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** {
 1681              		.loc 3 108 1 is_stmt 1 view -0
 1682              		.cfi_startproc
 1683              		@ args = 0, pretend = 0, frame = 0
 1684              		@ frame_needed = 0, uses_anonymous_args = 0
 1685              		.loc 3 108 1 is_stmt 0 view .LVU531
 1686 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 1687              	.LCFI14:
 1688              		.cfi_def_cfa_offset 20
 1689              		.cfi_offset 4, -20
 1690              		.cfi_offset 5, -16
 1691              		.cfi_offset 6, -12
 1692              		.cfi_offset 7, -8
 1693              		.cfi_offset 14, -4
 1694 0002 83B0     		sub	sp, sp, #12
 1695              	.LCFI15:
 1696              		.cfi_def_cfa_offset 32
 1697 0004 0446     		mov	r4, r0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 88


 1698 0006 0E46     		mov	r6, r1
 1699 0008 1F46     		mov	r7, r3
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     float32_t * pA;
 1700              		.loc 3 109 5 is_stmt 1 view .LVU532
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     /* Out-of-place */ 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     if(pSrc != pDst)
 1701              		.loc 3 112 5 view .LVU533
 1702              		.loc 3 112 7 is_stmt 0 view .LVU534
 1703 000a 9142     		cmp	r1, r2
 1704 000c 13D0     		beq	.L137
 1705 000e 1546     		mov	r5, r2
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     {
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t));
 1706              		.loc 3 114 9 is_stmt 1 view .LVU535
 1707 0010 9A00     		lsls	r2, r3, #2
 1708              	.LVL181:
 1709              		.loc 3 114 9 is_stmt 0 view .LVU536
 1710 0012 2846     		mov	r0, r5
 1711              	.LVL182:
 1712              		.loc 3 114 9 view .LVU537
 1713 0014 FFF7FEFF 		bl	memcpy
 1714              	.LVL183:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         pA = pDst;
 1715              		.loc 3 115 9 is_stmt 1 view .LVU538
 1716              	.L136:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     else
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****         pA = pSrc;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     /* A working buffer is needed */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     memcpy(S->buffer, pSrc, blockSize*sizeof(float32_t));
 1717              		.loc 3 121 5 view .LVU539
 1718 0018 BA00     		lsls	r2, r7, #2
 1719 001a 3146     		mov	r1, r6
 1720 001c 6068     		ldr	r0, [r4, #4]
 1721 001e FFF7FEFF 		bl	memcpy
 1722              	.LVL184:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c ****     arm_merge_sort_core_f32(S->buffer, 0, blockSize, pA, S->dir);
 1723              		.loc 3 123 5 view .LVU540
 1724              		.loc 3 123 59 is_stmt 0 view .LVU541
 1725 0022 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 1726              		.loc 3 123 5 view .LVU542
 1727 0024 0093     		str	r3, [sp]
 1728 0026 2B46     		mov	r3, r5
 1729 0028 3A46     		mov	r2, r7
 1730 002a 0021     		movs	r1, #0
 1731 002c 6068     		ldr	r0, [r4, #4]
 1732 002e FFF7FEFF 		bl	arm_merge_sort_core_f32
 1733              	.LVL185:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** }
 1734              		.loc 3 124 1 view .LVU543
 1735 0032 03B0     		add	sp, sp, #12
 1736              	.LCFI16:
 1737              		.cfi_remember_state
 1738              		.cfi_def_cfa_offset 20
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 89


 1739              		@ sp needed
 1740 0034 F0BD     		pop	{r4, r5, r6, r7, pc}
 1741              	.LVL186:
 1742              	.L137:
 1743              	.LCFI17:
 1744              		.cfi_restore_state
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_f32.c **** 
 1745              		.loc 3 118 12 view .LVU544
 1746 0036 0D46     		mov	r5, r1
 1747 0038 EEE7     		b	.L136
 1748              		.cfi_endproc
 1749              	.LFE155:
 1751              		.section	.text.arm_merge_sort_init_f32,"ax",%progbits
 1752              		.align	1
 1753              		.global	arm_merge_sort_init_f32
 1754              		.syntax unified
 1755              		.thumb
 1756              		.thumb_func
 1758              	arm_merge_sort_init_f32:
 1759              	.LVL187:
 1760              	.LFB156:
 1761              		.file 16 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Title:        arm_merge_sort_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Description:  Floating point merge sort initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 90


  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****   @addtogroup Sorting
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****   /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****    * @param[in,out]  S            points to an instance of the sorting structure.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****    * @param[in]      dir          Sorting order.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****    * @param[in]      buffer       Working buffer.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****    */
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** void arm_merge_sort_init_f32(arm_merge_sort_instance_f32 * S, arm_sort_dir dir, float32_t * buffer)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** {
 1762              		.loc 16 47 1 is_stmt 1 view -0
 1763              		.cfi_startproc
 1764              		@ args = 0, pretend = 0, frame = 0
 1765              		@ frame_needed = 0, uses_anonymous_args = 0
 1766              		@ link register save eliminated.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****     S->dir    = dir;
 1767              		.loc 16 48 5 view .LVU546
 1768              		.loc 16 48 15 is_stmt 0 view .LVU547
 1769 0000 0170     		strb	r1, [r0]
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c ****     S->buffer = buffer;
 1770              		.loc 16 49 5 is_stmt 1 view .LVU548
 1771              		.loc 16 49 15 is_stmt 0 view .LVU549
 1772 0002 4260     		str	r2, [r0, #4]
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_merge_sort_init_f32.c **** }
 1773              		.loc 16 50 1 view .LVU550
 1774 0004 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE156:
 1778              		.section	.text.arm_quick_sort_f32,"ax",%progbits
 1779              		.align	1
 1780              		.global	arm_quick_sort_f32
 1781              		.syntax unified
 1782              		.thumb
 1783              		.thumb_func
 1785              	arm_quick_sort_f32:
 1786              	.LVL188:
 1787              	.LFB159:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** /**
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****   @ingroup groupSupport
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** /**
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****   @addtogroup Sorting
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****   @{
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****  */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** /**
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @private
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @param[in]      S          points to an instance of the sorting structure.
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @param[in,out]  pSrc       points to the block of input data.
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @param[out]     pDst       points to the block of output data.
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @param[in]      blockSize  number of samples to process.
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @par        Algorithm
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 91


 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                The quick sort algorithm is a comparison algorithm that
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                divides the input array into two smaller sub-arrays and 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                recursively sort them. An element of the array (the pivot)
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                is chosen, all the elements with values smaller than the 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                pivot are moved before the pivot, while all elements with 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                values greater than the pivot are moved after it (partition).
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @par
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                In this implementation the Hoare partition scheme has been 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                used [Hoare, C. A. R. (1 January 1962). "Quicksort". The Computer
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                Journal. 5 (1): 10...16.] The first element has always been chosen
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                as the pivot. The partition algorithm guarantees that the returned
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                pivot is never placed outside the vector, since it is returned only 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                when the pointers crossed each other. In this way it isn't 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                possible to obtain empty partitions and infinite recursion is avoided.
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    * @par
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                It's an in-place algorithm. In order to obtain an out-of-place
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    *                function, a memcpy of the source vector is performed.
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****    */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** void arm_quick_sort_f32(
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****   const arm_sort_instance_f32 * S, 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         float32_t * pSrc, 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         float32_t * pDst, 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         uint32_t blockSize)
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** {
 1788              		.loc 4 162 1 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 1792              		.loc 4 162 1 is_stmt 0 view .LVU552
 1793 0000 70B5     		push	{r4, r5, r6, lr}
 1794              	.LCFI18:
 1795              		.cfi_def_cfa_offset 16
 1796              		.cfi_offset 4, -16
 1797              		.cfi_offset 5, -12
 1798              		.cfi_offset 6, -8
 1799              		.cfi_offset 14, -4
 1800 0002 0646     		mov	r6, r0
 1801 0004 0846     		mov	r0, r1
 1802              	.LVL189:
 1803              		.loc 4 162 1 view .LVU553
 1804 0006 1D46     		mov	r5, r3
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     float32_t * pA;
 1805              		.loc 4 163 5 is_stmt 1 view .LVU554
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* Out-of-place */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     if(pSrc != pDst) 
 1806              		.loc 4 166 5 view .LVU555
 1807              		.loc 4 166 7 is_stmt 0 view .LVU556
 1808 0008 9142     		cmp	r1, r2
 1809 000a 05D0     		beq	.L141
 1810 000c 1446     		mov	r4, r2
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     {   
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 1811              		.loc 4 168 9 is_stmt 1 view .LVU557
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 92


 1812 000e 9A00     		lsls	r2, r3, #2
 1813              	.LVL190:
 1814              		.loc 4 168 9 is_stmt 0 view .LVU558
 1815 0010 2046     		mov	r0, r4
 1816 0012 FFF7FEFF 		bl	memcpy
 1817              	.LVL191:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         pA = pDst;
 1818              		.loc 4 169 9 is_stmt 1 view .LVU559
 1819              		.loc 4 169 12 is_stmt 0 view .LVU560
 1820 0016 2046     		mov	r0, r4
 1821              	.LVL192:
 1822              	.L141:
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     }
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     else
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****         pA = pSrc;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     arm_quick_sort_core_f32(pA, 0, blockSize-1, S->dir);
 1823              		.loc 4 174 5 is_stmt 1 view .LVU561
 1824 0018 7378     		ldrb	r3, [r6, #1]	@ zero_extendqisi2
 1825 001a 6A1E     		subs	r2, r5, #1
 1826 001c 0021     		movs	r1, #0
 1827 001e FFF7FEFF 		bl	arm_quick_sort_core_f32
 1828              	.LVL193:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****     /* The previous function could be called recursively a maximum 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c ****      * of (blockSize-1) times, generating a stack consumption of 4*(blockSize-1) bytes. */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_quick_sort_f32.c **** }
 1829              		.loc 4 177 1 is_stmt 0 view .LVU562
 1830 0022 70BD     		pop	{r4, r5, r6, pc}
 1831              		.loc 4 177 1 view .LVU563
 1832              		.cfi_endproc
 1833              	.LFE159:
 1835              		.section	.text.arm_selection_sort_f32,"ax",%progbits
 1836              		.align	1
 1837              		.global	arm_selection_sort_f32
 1838              		.syntax unified
 1839              		.thumb
 1840              		.thumb_func
 1842              	arm_selection_sort_f32:
 1843              	.LVL194:
 1844              	.LFB160:
 1845              		.file 17 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Title:        arm_selection_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Description:  Floating point selection sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 93


  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** #include "arm_sorting.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****   @addtogroup Sorting
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @private
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @param[in]  S          points to an instance of the sorting structure.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @param[in]  pSrc       points to the block of input data.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @param[out] pDst       points to the block of output data
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @param[in]  blockSize  number of samples to process.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @par        Algorithm
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               The Selection sort algorithm is a comparison algorithm that
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               divides the input array into a sorted and an unsorted sublist 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               (initially the sorted sublist is empty and the unsorted sublist
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               is the input array), looks for the smallest (or biggest)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               element in the unsorted sublist, swapping it with the leftmost
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               one, and moving the sublists boundary one element to the right.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    * @par          It's an in-place algorithm. In order to obtain an out-of-place
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    *               function, a memcpy of the source vector is performed.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****    */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** void arm_selection_sort_f32(
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****   const arm_sort_instance_f32 * S, 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         float32_t * pSrc, 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         float32_t * pDst, 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         uint32_t blockSize)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** {
 1846              		.loc 17 64 1 is_stmt 1 view -0
 1847              		.cfi_startproc
 1848              		@ args = 0, pretend = 0, frame = 0
 1849              		@ frame_needed = 0, uses_anonymous_args = 0
 1850              		.loc 17 64 1 is_stmt 0 view .LVU565
 1851 0000 70B5     		push	{r4, r5, r6, lr}
 1852              	.LCFI19:
 1853              		.cfi_def_cfa_offset 16
 1854              		.cfi_offset 4, -16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 94


 1855              		.cfi_offset 5, -12
 1856              		.cfi_offset 6, -8
 1857              		.cfi_offset 14, -4
 1858 0002 1C46     		mov	r4, r3
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     uint32_t i, j, k;
 1859              		.loc 17 65 5 is_stmt 1 view .LVU566
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     uint8_t dir = S->dir;
 1860              		.loc 17 66 5 view .LVU567
 1861              		.loc 17 66 13 is_stmt 0 view .LVU568
 1862 0004 4578     		ldrb	r5, [r0, #1]	@ zero_extendqisi2
 1863              	.LVL195:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     float32_t temp;
 1864              		.loc 17 67 5 is_stmt 1 view .LVU569
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     float32_t * pA;
 1865              		.loc 17 69 5 view .LVU570
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     if(pSrc != pDst) // out-of-place
 1866              		.loc 17 71 5 view .LVU571
 1867              		.loc 17 71 7 is_stmt 0 view .LVU572
 1868 0006 9142     		cmp	r1, r2
 1869 0008 05D0     		beq	.L144
 1870 000a 1646     		mov	r6, r2
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         memcpy(pDst, pSrc, blockSize*sizeof(float32_t) );
 1871              		.loc 17 73 9 is_stmt 1 view .LVU573
 1872 000c 9A00     		lsls	r2, r3, #2
 1873              	.LVL196:
 1874              		.loc 17 73 9 is_stmt 0 view .LVU574
 1875 000e 3046     		mov	r0, r6
 1876              	.LVL197:
 1877              		.loc 17 73 9 view .LVU575
 1878 0010 FFF7FEFF 		bl	memcpy
 1879              	.LVL198:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         pA = pDst;
 1880              		.loc 17 74 9 is_stmt 1 view .LVU576
 1881              		.loc 17 74 12 is_stmt 0 view .LVU577
 1882 0014 3146     		mov	r1, r6
 1883              	.LVL199:
 1884              	.L144:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     }
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     else
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         pA = pSrc;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     /*  Move the boundary one element to the right */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     for (i=0; i<blockSize-1; i++)
 1885              		.loc 17 80 5 is_stmt 1 view .LVU578
 1886              		.loc 17 80 11 is_stmt 0 view .LVU579
 1887 0016 0023     		movs	r3, #0
 1888              		.loc 17 80 5 view .LVU580
 1889 0018 22E0     		b	.L145
 1890              	.LVL200:
 1891              	.L147:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         /* Initialize the minimum/maximum as the first element */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         k = i;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 95


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         /* Look in the unsorted list to find the minimum/maximum value */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         for (j=i+1; j<blockSize; j++)
 1892              		.loc 17 86 34 is_stmt 1 discriminator 2 view .LVU581
 1893              		.loc 17 86 35 is_stmt 0 discriminator 2 view .LVU582
 1894 001a 0132     		adds	r2, r2, #1
 1895              	.LVL201:
 1896              	.L146:
 1897              		.loc 17 86 21 is_stmt 1 discriminator 1 view .LVU583
 1898              		.loc 17 86 9 is_stmt 0 discriminator 1 view .LVU584
 1899 001c A242     		cmp	r2, r4
 1900 001e 12D2     		bcs	.L153
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****             if (dir==(pA[j] < pA[k]) )
 1901              		.loc 17 88 13 is_stmt 1 view .LVU585
 1902              		.loc 17 88 25 is_stmt 0 view .LVU586
 1903 0020 01EB8200 		add	r0, r1, r2, lsl #2
 1904 0024 90ED007A 		vldr.32	s14, [r0]
 1905              		.loc 17 88 33 view .LVU587
 1906 0028 01EB8C00 		add	r0, r1, ip, lsl #2
 1907 002c D0ED007A 		vldr.32	s15, [r0]
 1908              		.loc 17 88 29 view .LVU588
 1909 0030 B4EEE77A 		vcmpe.f32	s14, s15
 1910 0034 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1911 0038 4CBF     		ite	mi
 1912 003a 0120     		movmi	r0, #1
 1913 003c 0020     		movpl	r0, #0
 1914              		.loc 17 88 16 view .LVU589
 1915 003e 8542     		cmp	r5, r0
 1916 0040 EBD1     		bne	.L147
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****             {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****                 /* Update value */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****                 k = j;
 1917              		.loc 17 91 19 view .LVU590
 1918 0042 9446     		mov	ip, r2
 1919              	.LVL202:
 1920              		.loc 17 91 19 view .LVU591
 1921 0044 E9E7     		b	.L147
 1922              	.LVL203:
 1923              	.L153:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****             }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         if (k != i) 
 1924              		.loc 17 95 9 is_stmt 1 view .LVU592
 1925              		.loc 17 95 12 is_stmt 0 view .LVU593
 1926 0046 6345     		cmp	r3, ip
 1927 0048 09D0     		beq	.L149
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****             /* Swap the minimum/maximum with the leftmost element */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****             temp=pA[i];
 1928              		.loc 17 98 13 is_stmt 1 view .LVU594
 1929              		.loc 17 98 20 is_stmt 0 view .LVU595
 1930 004a 01EB8303 		add	r3, r1, r3, lsl #2
 1931              	.LVL204:
 1932              		.loc 17 98 17 view .LVU596
 1933 004e 1A68     		ldr	r2, [r3]	@ float
 1934              	.LVL205:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 96


  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 	    pA[i]=pA[k];
 1935              		.loc 17 99 6 is_stmt 1 view .LVU597
 1936              		.loc 17 99 14 is_stmt 0 view .LVU598
 1937 0050 01EB8C0C 		add	ip, r1, ip, lsl #2
 1938              	.LVL206:
 1939              		.loc 17 99 14 view .LVU599
 1940 0054 DCF80000 		ldr	r0, [ip]	@ float
 1941              		.loc 17 99 11 view .LVU600
 1942 0058 1860     		str	r0, [r3]	@ float
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 	    pA[k]=temp;
 1943              		.loc 17 100 6 is_stmt 1 view .LVU601
 1944              		.loc 17 100 11 is_stmt 0 view .LVU602
 1945 005a CCF80020 		str	r2, [ip]	@ float
 1946              	.LVL207:
 1947              	.L149:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
 1948              		.loc 17 86 15 discriminator 1 view .LVU603
 1949 005e 7346     		mov	r3, lr
 1950              	.LVL208:
 1951              	.L145:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     {
 1952              		.loc 17 80 15 is_stmt 1 discriminator 1 view .LVU604
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     {
 1953              		.loc 17 80 26 is_stmt 0 discriminator 1 view .LVU605
 1954 0060 621E     		subs	r2, r4, #1
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     {
 1955              		.loc 17 80 5 discriminator 1 view .LVU606
 1956 0062 9A42     		cmp	r2, r3
 1957 0064 04D9     		bls	.L154
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
 1958              		.loc 17 83 9 is_stmt 1 view .LVU607
 1959              	.LVL209:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
 1960              		.loc 17 86 9 view .LVU608
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
 1961              		.loc 17 86 15 is_stmt 0 view .LVU609
 1962 0066 03F1010E 		add	lr, r3, #1
 1963              	.LVL210:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** 
 1964              		.loc 17 83 11 view .LVU610
 1965 006a 9C46     		mov	ip, r3
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
 1966              		.loc 17 86 15 view .LVU611
 1967 006c 7246     		mov	r2, lr
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         {
 1968              		.loc 17 86 9 view .LVU612
 1969 006e D5E7     		b	.L146
 1970              	.LVL211:
 1971              	.L154:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****         }
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c ****     }
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_selection_sort_f32.c **** }
 1972              		.loc 17 103 1 view .LVU613
 1973 0070 70BD     		pop	{r4, r5, r6, pc}
 1974              		.loc 17 103 1 view .LVU614
 1975              		.cfi_endproc
 1976              	.LFE160:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 97


 1978              		.section	.text.arm_sort_f32,"ax",%progbits
 1979              		.align	1
 1980              		.global	arm_sort_f32
 1981              		.syntax unified
 1982              		.thumb
 1983              		.thumb_func
 1985              	arm_sort_f32:
 1986              	.LVL212:
 1987              	.LFB161:
 1988              		.file 18 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Title:        arm_sort_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Description:  Floating point sort
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** #include "arm_sorting.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****   @addtogroup Sorting
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * @brief Generic sorting function
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  *
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * @param[in]  S          points to an instance of the sorting structure.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * @param[in]  pSrc       points to the block of input data.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * @param[out] pDst       points to the block of output data.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  * @param[in]  blockSize  number of samples to process.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 98


  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** void arm_sort_f32(
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****   const arm_sort_instance_f32 * S, 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         float32_t * pSrc, 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         float32_t * pDst, 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         uint32_t blockSize)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** {
 1989              		.loc 18 55 1 is_stmt 1 view -0
 1990              		.cfi_startproc
 1991              		@ args = 0, pretend = 0, frame = 0
 1992              		@ frame_needed = 0, uses_anonymous_args = 0
 1993              		.loc 18 55 1 is_stmt 0 view .LVU616
 1994 0000 08B5     		push	{r3, lr}
 1995              	.LCFI20:
 1996              		.cfi_def_cfa_offset 8
 1997              		.cfi_offset 3, -8
 1998              		.cfi_offset 14, -4
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****     switch(S->alg)
 1999              		.loc 18 56 5 is_stmt 1 view .LVU617
 2000              		.loc 18 56 13 is_stmt 0 view .LVU618
 2001 0002 90F800C0 		ldrb	ip, [r0]	@ zero_extendqisi2
 2002              		.loc 18 56 5 view .LVU619
 2003 0006 BCF1050F 		cmp	ip, #5
 2004 000a 06D8     		bhi	.L155
 2005 000c DFE80CF0 		tbb	[pc, ip]
 2006              	.L158:
 2007 0010 03       		.byte	(.L163-.L158)/2
 2008 0011 06       		.byte	(.L162-.L158)/2
 2009 0012 09       		.byte	(.L161-.L158)/2
 2010 0013 0C       		.byte	(.L160-.L158)/2
 2011 0014 0F       		.byte	(.L159-.L158)/2
 2012 0015 12       		.byte	(.L157-.L158)/2
 2013              		.p2align 1
 2014              	.L163:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****     {
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_BITONIC:
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_bitonic_sort_f32(S, pSrc, pDst, blockSize);
 2015              		.loc 18 59 9 is_stmt 1 view .LVU620
 2016 0016 FFF7FEFF 		bl	arm_bitonic_sort_f32
 2017              	.LVL213:
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2018              		.loc 18 60 9 view .LVU621
 2019              	.L155:
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_BUBBLE:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_bubble_sort_f32(S, pSrc, pDst, blockSize);
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_HEAP:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_heap_sort_f32(S, pSrc, pDst, blockSize);
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_INSERTION:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_insertion_sort_f32(S, pSrc, pDst, blockSize);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 99


  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_QUICK:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_quick_sort_f32(S, pSrc, pDst, blockSize);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         case ARM_SORT_SELECTION:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         arm_selection_sort_f32(S, pSrc, pDst, blockSize);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****     }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** }
 2020              		.loc 18 82 1 is_stmt 0 view .LVU622
 2021 001a 08BD     		pop	{r3, pc}
 2022              	.LVL214:
 2023              	.L162:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2024              		.loc 18 63 9 is_stmt 1 view .LVU623
 2025 001c FFF7FEFF 		bl	arm_bubble_sort_f32
 2026              	.LVL215:
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
 2027              		.loc 18 64 9 view .LVU624
 2028 0020 FBE7     		b	.L155
 2029              	.LVL216:
 2030              	.L161:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2031              		.loc 18 67 9 view .LVU625
 2032 0022 FFF7FEFF 		bl	arm_heap_sort_f32
 2033              	.LVL217:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
 2034              		.loc 18 68 9 view .LVU626
 2035 0026 F8E7     		b	.L155
 2036              	.LVL218:
 2037              	.L160:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2038              		.loc 18 71 9 view .LVU627
 2039 0028 FFF7FEFF 		bl	arm_insertion_sort_f32
 2040              	.LVL219:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
 2041              		.loc 18 72 9 view .LVU628
 2042 002c F5E7     		b	.L155
 2043              	.LVL220:
 2044              	.L159:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2045              		.loc 18 75 9 view .LVU629
 2046 002e FFF7FEFF 		bl	arm_quick_sort_f32
 2047              	.LVL221:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c **** 
 2048              		.loc 18 76 9 view .LVU630
 2049 0032 F2E7     		b	.L155
 2050              	.LVL222:
 2051              	.L157:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****         break;
 2052              		.loc 18 79 9 view .LVU631
 2053 0034 FFF7FEFF 		bl	arm_selection_sort_f32
 2054              	.LVL223:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_f32.c ****     }
 2055              		.loc 18 80 9 view .LVU632
 2056              		.loc 18 82 1 is_stmt 0 view .LVU633
 2057 0038 EFE7     		b	.L155
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 100


 2058              		.cfi_endproc
 2059              	.LFE161:
 2061              		.section	.text.arm_sort_init_f32,"ax",%progbits
 2062              		.align	1
 2063              		.global	arm_sort_init_f32
 2064              		.syntax unified
 2065              		.thumb
 2066              		.thumb_func
 2068              	arm_sort_init_f32:
 2069              	.LVL224:
 2070              	.LFB162:
 2071              		.file 19 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Title:        arm_sort_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Description:  Floating point sort initialization function
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** #include "arm_sorting.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****   @addtogroup Sorting
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****   /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****    * @param[in,out]  S            points to an instance of the sorting structure.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****    * @param[in]      alg          Selected algorithm.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****    * @param[in]      dir          Sorting order.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****    */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 101


  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** void arm_sort_init_f32(arm_sort_instance_f32 * S, arm_sort_alg alg, arm_sort_dir dir)
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** {
 2072              		.loc 19 47 1 is_stmt 1 view -0
 2073              		.cfi_startproc
 2074              		@ args = 0, pretend = 0, frame = 0
 2075              		@ frame_needed = 0, uses_anonymous_args = 0
 2076              		@ link register save eliminated.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****     S->alg         = alg;
 2077              		.loc 19 48 5 view .LVU635
 2078              		.loc 19 48 20 is_stmt 0 view .LVU636
 2079 0000 0170     		strb	r1, [r0]
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c ****     S->dir         = dir;
 2080              		.loc 19 49 5 is_stmt 1 view .LVU637
 2081              		.loc 19 49 20 is_stmt 0 view .LVU638
 2082 0002 4270     		strb	r2, [r0, #1]
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_sort_init_f32.c **** }
 2083              		.loc 19 50 1 view .LVU639
 2084 0004 7047     		bx	lr
 2085              		.cfi_endproc
 2086              	.LFE162:
 2088              		.section	.text.arm_weighted_sum_f32,"ax",%progbits
 2089              		.align	1
 2090              		.global	arm_weighted_sum_f32
 2091              		.syntax unified
 2092              		.thumb
 2093              		.thumb_func
 2095              	arm_weighted_sum_f32:
 2096              	.LVL225:
 2097              	.LFB163:
 2098              		.file 20 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Title:        arm_weighted_sum_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Description:  Weighted Sum
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 102


  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #include <limits.h>
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #include "dsp/support_functions.h"
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** /**
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @addtogroup weightedsum
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @{
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @brief Weighted sum
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @param[in]    *in           Array of input values.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @param[in]    *weigths      Weights
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @param[in]    blockSize     Number of samples in the input array.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  * @return       Weighted sum
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  *
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #include "arm_helium_utils.h"
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** float32_t arm_weighted_sum_f32(const float32_t *in,const float32_t *weigths, uint32_t blockSize)
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** {
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32_t       accum1, accum2;
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     f32x4_t         accum1V, accum2V;
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     f32x4_t         inV, wV;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     const float32_t *pIn, *pW;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     uint32_t        blkCnt;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pIn = in;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pW = weigths;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1V = vdupq_n_f32(0.0);
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2V = vdupq_n_f32(0.0);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     blkCnt = blockSize >> 2;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     while (blkCnt > 0) 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         inV = vld1q(pIn);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         wV = vld1q(pW);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         pIn += 4;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         pW += 4;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum1V = vfmaq(accum1V, inV, wV);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum2V = vaddq(accum2V, wV);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         blkCnt--;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 103


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1 = vecAddAcrossF32Mve(accum1V);
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2 = vecAddAcrossF32Mve(accum2V);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     blkCnt = blockSize & 3;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     while(blkCnt > 0)
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum1 += *pIn++ * *pW;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum2 += *pW++;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         blkCnt--;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     return (accum1 / accum2);
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** }
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #else
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #if defined(ARM_MATH_NEON)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #include "NEMath.h"
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** float32_t arm_weighted_sum_f32(const float32_t *in,const float32_t *weigths, uint32_t blockSize)
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** {
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32_t accum1, accum2;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32x4_t accum1V, accum2V;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32x2_t tempV;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32x4_t inV,wV;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     const float32_t *pIn, *pW;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     uint32_t blkCnt;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pIn = in;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pW = weigths;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1=0.0f;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2=0.0f;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1V = vdupq_n_f32(0.0f);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2V = vdupq_n_f32(0.0f);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     blkCnt = blockSize >> 2;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     while(blkCnt > 0)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         inV = vld1q_f32(pIn);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         wV = vld1q_f32(pW);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         pIn += 4; 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         pW += 4;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum1V = vmlaq_f32(accum1V,inV,wV);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum2V = vaddq_f32(accum2V,wV);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         blkCnt--;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     }
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     tempV = vpadd_f32(vget_low_f32(accum1V),vget_high_f32(accum1V));
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1 = vget_lane_f32(tempV, 0) + vget_lane_f32(tempV, 1);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 104


 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     tempV = vpadd_f32(vget_low_f32(accum2V),vget_high_f32(accum2V));
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2 = vget_lane_f32(tempV, 0) + vget_lane_f32(tempV, 1);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     blkCnt = blockSize & 3;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     while(blkCnt > 0)
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum1 += *pIn++ * *pW;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum2 += *pW++;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         blkCnt--;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     }
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     return(accum1 / accum2);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** }
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** #else
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** float32_t arm_weighted_sum_f32(const float32_t *in, const float32_t *weigths, uint32_t blockSize)
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** {
 2099              		.loc 20 159 1 is_stmt 1 view -0
 2100              		.cfi_startproc
 2101              		@ args = 0, pretend = 0, frame = 0
 2102              		@ frame_needed = 0, uses_anonymous_args = 0
 2103              		@ link register save eliminated.
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     float32_t accum1, accum2;
 2104              		.loc 20 161 5 view .LVU641
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     const float32_t *pIn, *pW;
 2105              		.loc 20 162 5 view .LVU642
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     uint32_t blkCnt;
 2106              		.loc 20 163 5 view .LVU643
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pIn = in;
 2107              		.loc 20 166 5 view .LVU644
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     pW = weigths;
 2108              		.loc 20 167 5 view .LVU645
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum1=0.0f;
 2109              		.loc 20 169 5 view .LVU646
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2=0.0f;
 2110              		.loc 20 170 5 view .LVU647
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     blkCnt = blockSize;
 2111              		.loc 20 172 5 view .LVU648
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     while(blkCnt > 0)
 2112              		.loc 20 173 5 view .LVU649
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2=0.0f;
 2113              		.loc 20 170 11 is_stmt 0 view .LVU650
 2114 0000 DFED0A6A 		vldr.32	s13, .L169
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     accum2=0.0f;
 2115              		.loc 20 169 11 view .LVU651
 2116 0004 B0EE660A 		vmov.f32	s0, s13
 2117              		.loc 20 173 10 view .LVU652
 2118 0008 0AE0     		b	.L167
 2119              	.LVL226:
 2120              	.L168:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 105


 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum1 += *pIn++ * *pW;
 2121              		.loc 20 175 9 is_stmt 1 view .LVU653
 2122              		.loc 20 175 19 is_stmt 0 view .LVU654
 2123 000a F0EC017A 		vldmia.32	r0!, {s15}
 2124              	.LVL227:
 2125              		.loc 20 175 28 view .LVU655
 2126 000e B1EC017A 		vldmia.32	r1!, {s14}
 2127              	.LVL228:
 2128              		.loc 20 175 26 view .LVU656
 2129 0012 67EE877A 		vmul.f32	s15, s15, s14
 2130              		.loc 20 175 16 view .LVU657
 2131 0016 30EE270A 		vadd.f32	s0, s0, s15
 2132              	.LVL229:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         accum2 += *pW++;
 2133              		.loc 20 176 9 is_stmt 1 view .LVU658
 2134              		.loc 20 176 16 is_stmt 0 view .LVU659
 2135 001a 76EE876A 		vadd.f32	s13, s13, s14
 2136              	.LVL230:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****         blkCnt--;
 2137              		.loc 20 177 9 is_stmt 1 view .LVU660
 2138              		.loc 20 177 15 is_stmt 0 view .LVU661
 2139 001e 013A     		subs	r2, r2, #1
 2140              	.LVL231:
 2141              	.L167:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     {
 2142              		.loc 20 173 10 is_stmt 1 view .LVU662
 2143 0020 002A     		cmp	r2, #0
 2144 0022 F2D1     		bne	.L168
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     }
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c ****     return(accum1 / accum2);
 2145              		.loc 20 180 5 view .LVU663
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_weighted_sum_f32.c **** }
 2146              		.loc 20 181 1 is_stmt 0 view .LVU664
 2147 0024 80EE260A 		vdiv.f32	s0, s0, s13
 2148              	.LVL232:
 2149              		.loc 20 181 1 view .LVU665
 2150 0028 7047     		bx	lr
 2151              	.L170:
 2152 002a 00BF     		.align	2
 2153              	.L169:
 2154 002c 00000000 		.word	0
 2155              		.cfi_endproc
 2156              	.LFE163:
 2158              		.section	.text.arm_float_to_q15,"ax",%progbits
 2159              		.align	1
 2160              		.global	arm_float_to_q15
 2161              		.syntax unified
 2162              		.thumb
 2163              		.thumb_func
 2165              	arm_float_to_q15:
 2166              	.LVL233:
 2167              	.LFB164:
 2168              		.file 21 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Title:        arm_float_to_q15.c
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 106


   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Description:  Converts the elements of the floating-point vector to Q15 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @addtogroup float_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @brief         Converts the elements of the floating-point vector to Q15 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @param[in]     pSrc       points to the floating-point input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @param[out]    pDst       points to the Q15 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       pDst[n] = (q15_t)(pSrc[n] * 32768);   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @par           Scaling and Overflow Behavior
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****                    The function uses saturating arithmetic.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****                    Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   @note
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****                    In order to apply rounding, the library should be rebuilt with the ROUNDING macr
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****                    defined in the preprocessor section of project options.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 107


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** void arm_float_to_q15(
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   const float32_t * pSrc,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   q15_t * pDst,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   uint32_t blockSize)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** {
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     uint32_t         blkCnt;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     float32_t       maxQ = (float32_t) Q15_MAX;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     f32x4x2_t       tmp;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     q15x8_t         vecDst;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     float32_t in;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt = blockSize >> 3;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     while (blkCnt > 0U) 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         /* C = A * 32768 */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         /* convert from float to q15 and then store the results in the destination buffer */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         tmp = vld2q(pSrc);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         tmp.val[0] = vmulq(tmp.val[0], maxQ);
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         tmp.val[1] = vmulq(tmp.val[1], maxQ);
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         vecDst = vqmovnbq(vecDst, vcvtaq_s32_f32(tmp.val[0]));
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         vecDst = vqmovntq(vecDst, vcvtaq_s32_f32(tmp.val[1]));
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         vst1q(pDst, vecDst);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         /*
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****          * Decrement the blockSize loop counter
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****          */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         blkCnt--;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         pDst += 8;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         pSrc += 8;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt = blockSize & 7;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     while (blkCnt > 0U)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       /* C = A * 32768 */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       /* convert from float to Q15 and store result in destination buffer */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       in = (*pSrc++ * 32768.0f);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       in += in > 0.0f ? 0.5f : -0.5f;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       /* C = A * 32768 */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       /* Convert from float to q15 and then store the results in the destination buffer */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       *pDst++ = (q15_t) __SSAT((q31_t) (*pSrc++ * 32768.0f), 16);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 108


 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       /* Decrement loop counter */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****       blkCnt--;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     }
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** void arm_float_to_q15(
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   const float32_t * pSrc,
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   q15_t * pDst,
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   uint32_t blockSize)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   const float32_t *pIn = pSrc;                         /* Src pointer */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   uint32_t blkCnt;                               /* loop counter */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32x4_t inV;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   #ifdef ARM_MATH_ROUNDING
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32x4_t zeroV = vdupq_n_f32(0.0f);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32x4_t pHalf = vdupq_n_f32(0.5f / 32768.0f);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32x4_t mHalf = vdupq_n_f32(-0.5f / 32768.0f);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32x4_t r;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   uint32x4_t cmp;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   float32_t in;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   #endif
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   int32x4_t cvt;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   int16x4_t outV;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   blkCnt = blockSize >> 2U;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   /* Compute 4 outputs at a time.
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   while (blkCnt > 0U)
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Convert from float to q15 and then store the results in the destination buffer */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     inV = vld1q_f32(pIn);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     cmp = vcgtq_f32(inV,zeroV);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     r = vbslq_f32(cmp,pHalf,mHalf);
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     inV = vaddq_f32(inV, r);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     pIn += 4;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     cvt = vcvtq_n_s32_f32(inV,15);
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     outV = vqmovn_s32(cvt);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     vst1_s16(pDst, outV);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     pDst += 4;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Convert from float to q15 and then store the results in the destination buffer */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     inV = vld1q_f32(pIn);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 109


 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     cvt = vcvtq_n_s32_f32(inV,15);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     outV = vqmovn_s32(cvt);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     vst1_s16(pDst, outV);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     pDst += 4;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     pIn += 4;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Decrement the loop counter */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt--;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   }
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****    ** No loop unrolling is used. */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   blkCnt = blockSize & 3;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   while (blkCnt > 0U)
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   {
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Convert from float to q15 and then store the results in the destination buffer */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = *pIn++;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (in * 32768.0f);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Convert from float to q15 and then store the results in the destination buffer */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Decrement the loop counter */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt--;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** }
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** void arm_float_to_q15(
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   const float32_t * pSrc,
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         q15_t * pDst,
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         uint32_t blockSize)
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** {
 2169              		.loc 21 220 1 is_stmt 1 view -0
 2170              		.cfi_startproc
 2171              		@ args = 0, pretend = 0, frame = 0
 2172              		@ frame_needed = 0, uses_anonymous_args = 0
 2173              		@ link register save eliminated.
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         uint32_t blkCnt;                               /* Loop counter */
 2174              		.loc 21 221 9 view .LVU667
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   const float32_t *pIn = pSrc;                         /* Source pointer */
 2175              		.loc 21 222 3 view .LVU668
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 110


 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****         float32_t in;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   blkCnt = blockSize >> 2U;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   while (blkCnt > 0U)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   {
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* convert from float to Q15 and store result in destination buffer */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (*pIn++ * 32768.0f);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (*pIn++ * 32768.0f);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (*pIn++ * 32768.0f);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (*pIn++ * 32768.0f);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Decrement loop counter */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt--;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   }
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   /* Loop unrolling: Compute remaining outputs */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   blkCnt = blockSize % 0x4U;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   /* Initialize blkCnt with number of samples */
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   blkCnt = blockSize;
 2176              		.loc 21 275 3 view .LVU669
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   while (blkCnt > 0U)
 2177              		.loc 21 279 3 view .LVU670
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 111


 2178              		.loc 21 279 9 is_stmt 0 view .LVU671
 2179 0000 0AE0     		b	.L172
 2180              	.LVL234:
 2181              	.L173:
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   {
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* convert from float to Q15 and store result in destination buffer */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #ifdef ARM_MATH_ROUNDING
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in = (*pIn++ * 32768.0f);
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) (__SSAT((q31_t) (in), 16));
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #else
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* C = A * 32768 */
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Convert from float to q15 and then store the results in the destination buffer */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     *pDst++ = (q15_t) __SSAT((q31_t) (*pIn++ * 32768.0f), 16);
 2182              		.loc 21 294 5 is_stmt 1 view .LVU672
 2183              	.LBB6:
 2184              		.loc 21 294 23 view .LVU673
 2185              		.loc 21 294 23 is_stmt 0 view .LVU674
 2186 0002 F0EC017A 		vldmia.32	r0!, {s15}
 2187              	.LVL235:
 2188              		.loc 21 294 23 view .LVU675
 2189 0006 FEEEE87A 		vcvt.s32.f32	s15, s15, #15
 2190              	.LVL236:
 2191              		.loc 21 294 23 is_stmt 1 view .LVU676
 2192 000a 17EE903A 		vmov	r3, s15	@ int
 2193              		.syntax unified
 2194              	@ 294 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c" 1
 2195 000e 03F30F03 		ssat r3, #16, r3
 2196              	@ 0 "" 2
 2197              	.LVL237:
 2198              		.loc 21 294 23 view .LVU677
 2199              		.loc 21 294 23 is_stmt 0 view .LVU678
 2200              		.thumb
 2201              		.syntax unified
 2202              	.LBE6:
 2203              		.loc 21 294 13 view .LVU679
 2204 0012 21F8023B 		strh	r3, [r1], #2	@ movhi
 2205              	.LVL238:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     /* Decrement loop counter */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****     blkCnt--;
 2206              		.loc 21 299 5 is_stmt 1 view .LVU680
 2207              		.loc 21 299 11 is_stmt 0 view .LVU681
 2208 0016 013A     		subs	r2, r2, #1
 2209              	.LVL239:
 2210              	.L172:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   {
 2211              		.loc 21 279 9 is_stmt 1 view .LVU682
 2212 0018 002A     		cmp	r2, #0
 2213 001a F2D1     		bne	.L173
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 112


 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c ****   }
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q15.c **** }
 2214              		.loc 21 302 1 is_stmt 0 view .LVU683
 2215 001c 7047     		bx	lr
 2216              		.cfi_endproc
 2217              	.LFE164:
 2219              		.global	__aeabi_f2lz
 2220              		.section	.text.arm_float_to_q31,"ax",%progbits
 2221              		.align	1
 2222              		.global	arm_float_to_q31
 2223              		.syntax unified
 2224              		.thumb
 2225              		.thumb_func
 2227              	arm_float_to_q31:
 2228              	.LVL240:
 2229              	.LFB165:
 2230              		.file 22 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Title:        arm_float_to_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Description:  Converts the elements of the floating-point vector to Q31 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  * @defgroup float_to_x  Convert 32-bit floating point value
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 113


  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @addtogroup float_to_x
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @{
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @brief         Converts the elements of the floating-point vector to Q31 vector.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @param[in]     pSrc       points to the floating-point input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @param[out]    pDst       points to the Q31 output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @param[in]     blockSize  number of samples in each vector
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @return        none
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @par           Details
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****                    The equation used for the conversion process is:
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   <pre>
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****       pDst[n] = (q31_t)(pSrc[n] * 2147483648);   0 <= n < blockSize.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   </pre>
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @par           Scaling and Overflow Behavior
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****                    The function uses saturating arithmetic.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****                    Results outside of the allowable Q31 range[0x80000000 0x7FFFFFFF] are saturated.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   @note
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****                    In order to apply rounding, the library should be rebuilt with the ROUNDING macr
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****                    defined in the preprocessor section of project options.
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** void arm_float_to_q31(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   const float32_t * pSrc,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   q31_t * pDst,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   uint32_t blockSize)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     uint32_t         blkCnt;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     float32_t       maxQ = (float32_t) Q31_MAX;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     f32x4_t         vecDst;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     float32_t in;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt = blockSize >> 2U;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Compute 4 outputs at a time. */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     while (blkCnt > 0U)
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     {
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         vecDst = vldrwq_f32(pSrc);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         /* C = A * 2147483648 */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         /* convert from float to Q31 and then store the results in the destination buffer */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         vecDst = vmulq(vecDst, maxQ);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         vstrwq_s32(pDst, vcvtaq_s32_f32(vecDst));
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         /*
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****          * Decrement the blockSize loop counter
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****          * Advance vector source and destination pointers
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****          */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         pSrc += 4;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 114


  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         pDst += 4;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         blkCnt --;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     }
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt = blockSize & 3;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     while (blkCnt > 0U)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     {
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        /* C = A * 2147483648 */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****    
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        /* convert from float to Q31 and store result in destination buffer */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        in = (*pSrc++ * 2147483648.0f);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        in += in > 0.0f ? 0.5f : -0.5f;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        *pDst++ = clip_q63_to_q31((q63_t) (in));
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        /* C = A * 2147483648 */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        /* Convert from float to Q31 and then store the results in the destination buffer */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        *pDst++ = clip_q63_to_q31((q63_t) (*pSrc++ * 2147483648.0f));
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        /* Decrement loop counter */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****        blkCnt--;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   }
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #if defined(ARM_MATH_NEON)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** void arm_float_to_q31(
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   const float32_t * pSrc,
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   q31_t * pDst,
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   uint32_t blockSize)
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** {
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   const float32_t *pIn = pSrc;                         /* Src pointer */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   uint32_t blkCnt;                               /* loop counter */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32x4_t inV;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   #ifdef ARM_MATH_ROUNDING
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32_t in;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32x4_t zeroV = vdupq_n_f32(0.0f);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32x4_t pHalf = vdupq_n_f32(0.5f / 2147483648.0f);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32x4_t mHalf = vdupq_n_f32(-0.5f / 2147483648.0f);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   float32x4_t r;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   uint32x4_t cmp;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   #endif
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   int32x4_t outV;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   blkCnt = blockSize >> 2U;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   /* Compute 4 outputs at a time.
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   while (blkCnt > 0U)
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 115


 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 32768 */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     inV = vld1q_f32(pIn);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     cmp = vcgtq_f32(inV,zeroV);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     r = vbslq_f32(cmp,pHalf,mHalf);
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     inV = vaddq_f32(inV, r);
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     pIn += 4;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     outV = vcvtq_n_s32_f32(inV,31);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     vst1q_s32(pDst, outV);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     pDst += 4;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     inV = vld1q_f32(pIn);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     outV = vcvtq_n_s32_f32(inV,31);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     vst1q_s32(pDst, outV);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     pDst += 4;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     pIn += 4;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Decrement the loop counter */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt--;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   }
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****    ** No loop unrolling is used. */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   blkCnt = blockSize & 3;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   while (blkCnt > 0U)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = *pIn++;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (in * 2147483648.0f);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 116


 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Decrement the loop counter */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt--;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   }
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** }
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** void arm_float_to_q31(
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   const float32_t * pSrc,
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         q31_t * pDst,
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         uint32_t blockSize)
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** {
 2231              		.loc 22 224 1 is_stmt 1 view -0
 2232              		.cfi_startproc
 2233              		@ args = 0, pretend = 0, frame = 0
 2234              		@ frame_needed = 0, uses_anonymous_args = 0
 2235              		.loc 22 224 1 is_stmt 0 view .LVU685
 2236 0000 70B5     		push	{r4, r5, r6, lr}
 2237              	.LCFI21:
 2238              		.cfi_def_cfa_offset 16
 2239              		.cfi_offset 4, -16
 2240              		.cfi_offset 5, -12
 2241              		.cfi_offset 6, -8
 2242              		.cfi_offset 14, -4
 2243 0002 0446     		mov	r4, r0
 2244 0004 0E46     		mov	r6, r1
 2245 0006 1546     		mov	r5, r2
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         uint32_t blkCnt;                               /* Loop counter */
 2246              		.loc 22 225 9 is_stmt 1 view .LVU686
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   const float32_t *pIn = pSrc;                         /* Source pointer */
 2247              		.loc 22 226 3 view .LVU687
 2248              	.LVL241:
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****         float32_t in;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   blkCnt = blockSize >> 2U;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   while (blkCnt > 0U)
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   {
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* convert from float to Q31 and store result in destination buffer */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (*pIn++ * 2147483648.0f);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (*pIn++ * 2147483648.0f);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 117


 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (*pIn++ * 2147483648.0f);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (*pIn++ * 2147483648.0f);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Decrement loop counter */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt--;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   }
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   /* Loop unrolling: Compute remaining outputs */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   blkCnt = blockSize % 0x4U;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   /* Initialize blkCnt with number of samples */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   blkCnt = blockSize;
 2249              		.loc 22 281 3 view .LVU688
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   while (blkCnt > 0U)
 2250              		.loc 22 285 3 view .LVU689
 2251              		.loc 22 285 9 is_stmt 0 view .LVU690
 2252 0008 02E0     		b	.L175
 2253              	.LVL242:
 2254              	.L176:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   {
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* convert from float to Q31 and store result in destination buffer */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #ifdef ARM_MATH_ROUNDING
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in = (*pIn++ * 2147483648.0f);
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (in));
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #else
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* C = A * 2147483648 */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Convert from float to Q31 and then store the results in the destination buffer */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     *pDst++ = clip_q63_to_q31((q63_t) (*pIn++ * 2147483648.0f));
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 118


 2255              		.loc 22 300 13 view .LVU691
 2256 000a 3360     		str	r3, [r6]
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     /* Decrement loop counter */
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****     blkCnt--;
 2257              		.loc 22 305 5 is_stmt 1 view .LVU692
 2258              		.loc 22 305 11 is_stmt 0 view .LVU693
 2259 000c 013D     		subs	r5, r5, #1
 2260              	.LVL243:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 2261              		.loc 22 300 10 view .LVU694
 2262 000e 1646     		mov	r6, r2
 2263              	.LVL244:
 2264              	.L175:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   {
 2265              		.loc 22 285 9 is_stmt 1 view .LVU695
 2266 0010 9DB1     		cbz	r5, .L179
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 2267              		.loc 22 300 5 view .LVU696
 2268              	.LVL245:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 2269              		.loc 22 300 40 is_stmt 0 view .LVU697
 2270 0012 B4EC017A 		vldmia.32	r4!, {s14}
 2271              	.LVL246:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 2272              		.loc 22 300 15 view .LVU698
 2273 0016 DFED097A 		vldr.32	s15, .L180
 2274 001a 67EE277A 		vmul.f32	s15, s14, s15
 2275 001e 17EE900A 		vmov	r0, s15
 2276 0022 FFF7FEFF 		bl	__aeabi_f2lz
 2277              	.LVL247:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 2278              		.loc 22 300 10 view .LVU699
 2279 0026 321D     		adds	r2, r6, #4
 2280              	.LVL248:
 2281              	.LBB7:
 2282              	.LBI7:
 2283              		.file 23 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /******************************************************************************
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @file     none.h
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @brief    Intrinsincs when no DSP extension available
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @version  V1.9.0
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @date     20. July 2020
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  ******************************************************************************/
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Copyright (c) 2010-2020 Arm Limited or its affiliates. All rights reserved.
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * not use this file except in compliance with the License.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * You may obtain a copy of the License at
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 119


  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * limitations under the License.
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Definitions in this file are allowing to reuse some versions of the
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** CMSIS-DSP to build on a core (M0 for instance) or a host where
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** DSP extension are not available.
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Ideally a pure C version should have been used instead.
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But those are not always available or use a restricted set
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** of intrinsics.
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifndef _NONE_H_
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #define _NONE_H_
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #include "arm_math_types.h"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifdef   __cplusplus
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** extern "C"
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Normally those kind of definitions are in a compiler file
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** in Core or Core_A.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But for MSVC compiler it is a bit special. The goal is very specific
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** to CMSIS-DSP and only to allow the use of this library from other
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** systems like Python or Matlab.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** MSVC is not going to be used to cross-compile to ARM. So, having a MSVC
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** compiler file in Core or Core_A would not make sense.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #if defined ( _MSC_VER ) || defined(__GNUC_PYTHON__)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t data)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (data == 0U) { return 32U; }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t count = 0U;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t mask = 0x80000000U;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       while ((data & mask) == 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         count += 1U;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         mask = mask >> 1U;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 120


  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       return count;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if ((sat >= 1U) && (sat <= 32U))
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t min = -1 - max ;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > max)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < min)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return min;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return val;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if (sat <= 31U)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const uint32_t max = ((1U << sat) - 1U);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > (int32_t)max)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < 0)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return 0U;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return (uint32_t)val;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  /**
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \brief   Rotate Right in unsigned value (32 bit)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op1  Value to rotate
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op2  Number of Bits to rotate
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \return               Rotated value
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   op2 %= 32U;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   if (op2 == 0U)
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return op1;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 121


 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /**
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    * @brief Clips Q63 to Q31 values.
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE q31_t clip_q63_to_q31(
 2284              		.loc 23 136 30 is_stmt 1 view .LVU700
 2285              	.LBB8:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   q63_t x)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 2286              		.loc 23 139 5 view .LVU701
 2287              		.loc 23 139 35 is_stmt 0 view .LVU702
 2288 0028 0346     		mov	r3, r0
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 2289              		.loc 23 140 44 view .LVU703
 2290 002a B1EBE07F 		cmp	r1, r0, asr #31
 2291 002e ECD0     		beq	.L176
 2292 0030 6FF00043 		mvn	r3, #-2147483648
 2293 0034 83EAE173 		eor	r3, r3, r1, asr #31
 2294 0038 E7E7     		b	.L176
 2295              	.LVL249:
 2296              	.L179:
 2297              		.loc 23 140 44 view .LVU704
 2298              	.LBE8:
 2299              	.LBE7:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c ****   }
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q31.c **** }
 2300              		.loc 22 308 1 view .LVU705
 2301 003a 70BD     		pop	{r4, r5, r6, pc}
 2302              	.LVL250:
 2303              	.L181:
 2304              		.loc 22 308 1 view .LVU706
 2305              		.align	2
 2306              	.L180:
 2307 003c 0000004F 		.word	1325400064
 2308              		.cfi_endproc
 2309              	.LFE165:
 2311              		.section	.text.arm_float_to_q7,"ax",%progbits
 2312              		.align	1
 2313              		.global	arm_float_to_q7
 2314              		.syntax unified
 2315              		.thumb
 2316              		.thumb_func
 2318              	arm_float_to_q7:
 2319              	.LVL251:
 2320              	.LFB166:
 2321              		.file 24 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Title:        arm_float_to_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Description:  Converts the elements of the floating-point vector to Q7 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 122


  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   @addtogroup float_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * @brief Converts the elements of the floating-point vector to Q7 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * @param[in]       *pSrc points to the floating-point input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * @param[out]      *pDst points to the Q7 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * @param[in]       blockSize length of the input vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * @return none.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  *\par Description:
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * \par
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * The equation used for the conversion process is:
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * <pre>
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * 	pDst[n] = (q7_t)(pSrc[n] * 128);   0 <= n < blockSize.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * </pre>
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * \par Scaling and Overflow Behavior:
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * \par
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * The function uses saturating arithmetic.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * Results outside of the allowable Q7 range [0x80 0x7F] will be saturated.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * \note
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * In order to apply rounding, the library should be rebuilt with the ROUNDING macro
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  * defined in the preprocessor section of project options.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** void arm_float_to_q7(
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   const float32_t * pSrc,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   q7_t * pDst,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   uint32_t blockSize)
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 123


  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     uint32_t         blkCnt;     /* loop counters */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     float32_t       maxQ = powf(2.0, 7);
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     f32x4x4_t       tmp;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     q15x8_t         evVec, oddVec;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     q7x16_t         vecDst;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     float32_t const *pSrcVec;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     float32_t in;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pSrcVec = (float32_t const *) pSrc;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt = blockSize >> 4;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     while (blkCnt > 0U) {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         tmp = vld4q(pSrcVec);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         pSrcVec += 16;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         /*
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * C = A * 128.0
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * convert from float to q7 and then store the results in the destination buffer
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         tmp.val[0] = vmulq(tmp.val[0], maxQ);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         tmp.val[1] = vmulq(tmp.val[1], maxQ);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         tmp.val[2] = vmulq(tmp.val[2], maxQ);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         tmp.val[3] = vmulq(tmp.val[3], maxQ);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         /*
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * convert and pack evens
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         evVec = vqmovnbq(evVec, vcvtaq_s32_f32(tmp.val[0]));
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         evVec = vqmovntq(evVec, vcvtaq_s32_f32(tmp.val[2]));
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         /*
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * convert and pack odds
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         oddVec = vqmovnbq(oddVec, vcvtaq_s32_f32(tmp.val[1]));
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         oddVec = vqmovntq(oddVec, vcvtaq_s32_f32(tmp.val[3]));
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         /*
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * merge
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         vecDst = vqmovnbq(vecDst, evVec);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         vecDst = vqmovntq(vecDst, oddVec);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         vst1q(pDst, vecDst);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         pDst += 16;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         /*
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          * Decrement the blockSize loop counter
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****          */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         blkCnt--;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     }
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize & 0xF;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   while (blkCnt > 0U)
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and store result in destination buffer */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pSrcVec++ * 128);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 124


 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) __SSAT((q31_t) (*pSrcVec++ * 128.0f), 8);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Decrement loop counter */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt--;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** }
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #if defined(ARM_MATH_NEON)
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** void arm_float_to_q7(
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   const float32_t * pSrc,
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   q7_t * pDst,
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   uint32_t blockSize)
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** {
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   const float32_t *pIn = pSrc;                         /* Src pointer */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   uint32_t blkCnt;                               /* loop counter */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32x4_t inV;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   #ifdef ARM_MATH_ROUNDING
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32_t in;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32x4_t zeroV = vdupq_n_f32(0.0f);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32x4_t pHalf = vdupq_n_f32(0.5f / 128.0f);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32x4_t mHalf = vdupq_n_f32(-0.5f / 128.0f);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   float32x4_t r;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   uint32x4_t cmp;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   #endif
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   int16x4_t cvt1,cvt2;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   int8x8_t outV;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize >> 3U;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   /* Compute 8 outputs at a time.
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****    ** a second loop below computes the remaining 1 to 7 samples. */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   while (blkCnt > 0U)
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and then store the results in the destination buffer */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vld1q_f32(pIn);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cmp = vcgtq_f32(inV,zeroV);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     r = vbslq_f32(cmp,pHalf,mHalf);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vaddq_f32(inV, r);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cvt1 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pIn += 4;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vld1q_f32(pIn);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cmp = vcgtq_f32(inV,zeroV);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     r = vbslq_f32(cmp,pHalf,mHalf);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 125


 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vaddq_f32(inV, r);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cvt2 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pIn += 4;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     outV = vqmovn_s16(vcombine_s16(cvt1,cvt2));
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     vst1_s8(pDst, outV);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pDst += 8;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and then store the results in the destination buffer */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vld1q_f32(pIn);
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cvt1 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pIn += 4;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     inV = vld1q_f32(pIn);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     cvt2 = vqmovn_s32(vcvtq_n_s32_f32(inV,7));
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pIn += 4;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     outV = vqmovn_s16(vcombine_s16(cvt1,cvt2));
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     vst1_s8(pDst, outV);
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     pDst += 8;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Decrement the loop counter */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt--;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   }
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****    ** No loop unrolling is used. */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize & 7;
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   while (blkCnt > 0U)
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and then store the results in the destination buffer */
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = *pIn++;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (in * 128);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and then store the results in the destination buffer */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /*      #ifdef ARM_MATH_ROUNDING        */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Decrement the loop counter */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt--;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 126


 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** }
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** void arm_float_to_q7(
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   const float32_t * pSrc,
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         q7_t * pDst,
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         uint32_t blockSize)
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** {
 2322              		.loc 24 244 1 is_stmt 1 view -0
 2323              		.cfi_startproc
 2324              		@ args = 0, pretend = 0, frame = 0
 2325              		@ frame_needed = 0, uses_anonymous_args = 0
 2326              		@ link register save eliminated.
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         uint32_t blkCnt;                               /* Loop counter */
 2327              		.loc 24 245 9 view .LVU708
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   const float32_t *pIn = pSrc;                         /* Source pointer */
 2328              		.loc 24 246 3 view .LVU709
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****         float32_t in;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #if defined (ARM_MATH_LOOPUNROLL)
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize >> 2U;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   while (blkCnt > 0U)
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and store result in destination buffer */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pIn++ * 128);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pIn++ * 128);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pIn++ * 128);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pIn++ * 128);
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 127


 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Decrement loop counter */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt--;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   }
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   /* Loop unrolling: Compute remaining outputs */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize % 0x4U;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   /* Initialize blkCnt with number of samples */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   blkCnt = blockSize;
 2329              		.loc 24 299 3 view .LVU710
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   while (blkCnt > 0U)
 2330              		.loc 24 303 3 view .LVU711
 2331              		.loc 24 303 9 is_stmt 0 view .LVU712
 2332 0000 0AE0     		b	.L183
 2333              	.LVL252:
 2334              	.L184:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* C = A * 128 */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Convert from float to q7 and store result in destination buffer */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #ifdef ARM_MATH_ROUNDING
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in = (*pIn++ * 128);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     in += in > 0.0f ? 0.5f : -0.5f;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) (__SSAT((q15_t) (in), 8));
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #else
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     *pDst++ = (q7_t) __SSAT((q31_t) (*pIn++ * 128.0f), 8);
 2335              		.loc 24 316 5 is_stmt 1 view .LVU713
 2336              	.LBB9:
 2337              		.loc 24 316 22 view .LVU714
 2338              		.loc 24 316 22 is_stmt 0 view .LVU715
 2339 0002 F0EC017A 		vldmia.32	r0!, {s15}
 2340              	.LVL253:
 2341              		.loc 24 316 22 view .LVU716
 2342 0006 FEEEEC7A 		vcvt.s32.f32	s15, s15, #7
 2343              	.LVL254:
 2344              		.loc 24 316 22 is_stmt 1 view .LVU717
 2345 000a 17EE903A 		vmov	r3, s15	@ int
 2346              		.syntax unified
 2347              	@ 316 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c" 1
 2348 000e 03F30703 		ssat r3, #8, r3
 2349              	@ 0 "" 2
 2350              	.LVL255:
 2351              		.loc 24 316 22 view .LVU718
 2352              		.loc 24 316 22 is_stmt 0 view .LVU719
 2353              		.thumb
 2354              		.syntax unified
 2355              	.LBE9:
 2356              		.loc 24 316 13 view .LVU720
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 128


 2357 0012 01F8013B 		strb	r3, [r1], #1
 2358              	.LVL256:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** #endif /* #ifdef ARM_MATH_ROUNDING */
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     /* Decrement loop counter */
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****     blkCnt--;
 2359              		.loc 24 321 5 is_stmt 1 view .LVU721
 2360              		.loc 24 321 11 is_stmt 0 view .LVU722
 2361 0016 013A     		subs	r2, r2, #1
 2362              	.LVL257:
 2363              	.L183:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   {
 2364              		.loc 24 303 9 is_stmt 1 view .LVU723
 2365 0018 002A     		cmp	r2, #0
 2366 001a F2D1     		bne	.L184
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c ****   }
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_float_to_q7.c **** }
 2367              		.loc 24 324 1 is_stmt 0 view .LVU724
 2368 001c 7047     		bx	lr
 2369              		.cfi_endproc
 2370              	.LFE166:
 2372              		.section	.text.arm_q15_to_float,"ax",%progbits
 2373              		.align	1
 2374              		.global	arm_q15_to_float
 2375              		.syntax unified
 2376              		.thumb
 2377              		.thumb_func
 2379              	arm_q15_to_float:
 2380              	.LVL258:
 2381              	.LFB167:
 2382              		.file 25 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Title:        arm_q15_to_float.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Description:  Converts the elements of the Q15 vector to floating-point vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 129


  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  * @defgroup q15_to_x  Convert 16-bit Integer value
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @addtogroup q15_to_x
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @{
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @brief         Converts the elements of the Q15 vector to floating-point vector.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @param[in]     pSrc       points to the Q15 input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @param[out]    pDst       points to the floating-point output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @param[in]     blockSize  number of samples in each vector
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @return        none
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   @par           Details
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****                    The equation used for the conversion process is:
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   <pre>
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       pDst[n] = (float32_t) pSrc[n] / 32768;   0 <= n < blockSize.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   </pre>
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** void arm_q15_to_float(
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   const q15_t * pSrc,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   float32_t * pDst,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   uint32_t blockSize)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   uint32_t blkCnt;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   q15x8_t vecDst;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   q15_t const *pSrcVec;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   pSrcVec = (q15_t const *) pSrc;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize >> 2;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       /* C = (float32_t) A / 32768 */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       /* convert from q15 to float and then store the results in the destination buffer */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       vecDst = vldrhq_s32(pSrcVec); 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       pSrcVec += 4;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       vstrwq(pDst, vcvtq_n_f32_s32(vecDst, 15));  
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       pDst += 4;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       /*
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****        * Decrement the blockSize loop counter
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****        */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 130


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****       blkCnt--;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize & 3;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* C = (float32_t) A / 32768 */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Convert from q15 to float and store result in destination buffer */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) *pSrcVec++ / 32768.0f);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Decrement loop counter */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     blkCnt--;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #else
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** void arm_q15_to_float(
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   const q15_t * pSrc,
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   float32_t * pDst,
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   uint32_t blockSize)
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** {
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   const q15_t *pIn = pSrc;                             /* Src pointer */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   uint32_t blkCnt;                               /* loop counter */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   int16x8_t inV;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   int32x4_t inV0, inV1;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   float32x4_t outV;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize >> 3U;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   /* Compute 8 outputs at a time.
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****    ** a second loop below computes the remaining 1 to 7 samples. */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* C = (float32_t) A / 32768 */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* convert from q15 to float and then store the results in the destination buffer */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     inV = vld1q_s16(pIn);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     pIn += 8;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     inV0 = vmovl_s16(vget_low_s16(inV));
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     inV1 = vmovl_s16(vget_high_s16(inV));
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     outV = vcvtq_n_f32_s32(inV0,15);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     vst1q_f32(pDst, outV);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     pDst += 4;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     outV = vcvtq_n_f32_s32(inV1,15);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     vst1q_f32(pDst, outV);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     pDst += 4;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Decrement the loop counter */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     blkCnt--;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   /* If the blockSize is not a multiple of 8, compute any remaining output samples here.
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****    ** No loop unrolling is used. */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 131


 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize & 7;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* C = (float32_t) A / 32768 */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* convert from q15 to float and then store the results in the destination buffer */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 32768.0f);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Decrement the loop counter */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     blkCnt--;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** }
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #else
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** void arm_q15_to_float(
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   const q15_t * pSrc,
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****         float32_t * pDst,
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****         uint32_t blockSize)
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** {
 2383              		.loc 25 157 1 is_stmt 1 view -0
 2384              		.cfi_startproc
 2385              		@ args = 0, pretend = 0, frame = 0
 2386              		@ frame_needed = 0, uses_anonymous_args = 0
 2387              		@ link register save eliminated.
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****         uint32_t blkCnt;                               /* Loop counter */
 2388              		.loc 25 158 9 view .LVU726
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   const q15_t *pIn = pSrc;                             /* Source pointer */
 2389              		.loc 25 159 3 view .LVU727
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #if defined (ARM_MATH_LOOPUNROLL)
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize >> 2U;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* C = (float32_t) A / 32768 */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Convert from q15 to float and store result in destination buffer */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 32768.0f);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 32768.0f);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 32768.0f);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 32768.0f);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Decrement loop counter */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     blkCnt--;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   /* Loop unrolling: Compute remaining outputs */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize % 0x4U;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #else
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   /* Initialize blkCnt with number of samples */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   blkCnt = blockSize;
 2390              		.loc 25 186 3 view .LVU728
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 132


 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   while (blkCnt > 0U)
 2391              		.loc 25 190 3 view .LVU729
 2392              		.loc 25 190 9 is_stmt 0 view .LVU730
 2393 0000 0CE0     		b	.L186
 2394              	.LVL259:
 2395              	.L187:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* C = (float32_t) A / 32768 */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Convert from q15 to float and store result in destination buffer */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 32768.0f);
 2396              		.loc 25 195 5 is_stmt 1 view .LVU731
 2397              		.loc 25 195 28 is_stmt 0 view .LVU732
 2398 0002 30F9023B 		ldrsh	r3, [r0], #2
 2399              	.LVL260:
 2400              		.loc 25 195 28 view .LVU733
 2401 0006 07EE903A 		vmov	s15, r3	@ int
 2402              		.loc 25 195 16 view .LVU734
 2403 000a F8EEE77A 		vcvt.f32.s32	s15, s15
 2404              	.LVL261:
 2405              		.loc 25 195 35 view .LVU735
 2406 000e 9FED057A 		vldr.32	s14, .L188
 2407 0012 67EE877A 		vmul.f32	s15, s15, s14
 2408              		.loc 25 195 13 view .LVU736
 2409 0016 E1EC017A 		vstmia.32	r1!, {s15}
 2410              	.LVL262:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     /* Decrement loop counter */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****     blkCnt--;
 2411              		.loc 25 198 5 is_stmt 1 view .LVU737
 2412              		.loc 25 198 11 is_stmt 0 view .LVU738
 2413 001a 013A     		subs	r2, r2, #1
 2414              	.LVL263:
 2415              	.L186:
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   {
 2416              		.loc 25 190 9 is_stmt 1 view .LVU739
 2417 001c 002A     		cmp	r2, #0
 2418 001e F0D1     		bne	.L187
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c ****   }
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_float.c **** }
 2419              		.loc 25 201 1 is_stmt 0 view .LVU740
 2420 0020 7047     		bx	lr
 2421              	.L189:
 2422 0022 00BF     		.align	2
 2423              	.L188:
 2424 0024 00000038 		.word	939524096
 2425              		.cfi_endproc
 2426              	.LFE167:
 2428              		.section	.text.arm_q15_to_q31,"ax",%progbits
 2429              		.align	1
 2430              		.global	arm_q15_to_q31
 2431              		.syntax unified
 2432              		.thumb
 2433              		.thumb_func
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 133


 2435              	arm_q15_to_q31:
 2436              	.LVL264:
 2437              	.LFB168:
 2438              		.file 26 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Title:        arm_q15_to_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Description:  Converts the elements of the Q15 vector to Q31 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @addtogroup q15_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @brief         Converts the elements of the Q15 vector to Q31 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @param[in]     pSrc       points to the Q15 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @param[out]    pDst       points to the Q31 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****       pDst[n] = (q31_t) pSrc[n] << 16;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 134


  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** void arm_q15_to_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   const q15_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         q31_t * pDst,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         uint32_t blockSize)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   uint32_t blkCnt;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   q31x4_t         vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   blkCnt = blockSize>> 2;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   while (blkCnt > 0U)
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   {
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         /* C = (q31_t)A << 16 */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         /* convert from q15 to q31 and then store the results in the destination buffer */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         /* load q15 + 32-bit widening */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         vecDst = vldrhq_s32((q15_t const *) pSrc);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         vecDst = vshlq_n(vecDst, 16);
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         vstrwq_s32(pDst, vecDst);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         /*
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****          * Decrement the blockSize loop counter
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****          * Advance vector source and destination pointers
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****          */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         pDst += 4;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         pSrc += 4;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         blkCnt --;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     }
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   blkCnt = blockSize & 3;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   while (blkCnt > 0U)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* C = (q31_t) A << 16 */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Convert from q15 to q31 and store result in destination buffer */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = (q31_t) *pSrc++ << 16;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Decrement loop counter */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     blkCnt--;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #else
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** void arm_q15_to_q31(
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   const q15_t * pSrc,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         q31_t * pDst,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         uint32_t blockSize)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** {
 2439              		.loc 26 101 1 is_stmt 1 view -0
 2440              		.cfi_startproc
 2441              		@ args = 0, pretend = 0, frame = 0
 2442              		@ frame_needed = 0, uses_anonymous_args = 0
 2443              		@ link register save eliminated.
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         uint32_t blkCnt;                               /* Loop counter */
 2444              		.loc 26 102 9 view .LVU742
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   const q15_t *pIn = pSrc;                             /* Source pointer */
 2445              		.loc 26 103 3 view .LVU743
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 135


 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         q31_t in1, in2;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****         q31_t out1, out2, out3, out4;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #endif
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   blkCnt = blockSize >> 2U;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   while (blkCnt > 0U)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* C = (q31_t)A << 16 */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Convert from q15 to q31 and store result in destination buffer */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     in1 = read_q15x2_ia ((q15_t **) &pIn);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     in2 = read_q15x2_ia ((q15_t **) &pIn);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #ifndef ARM_MATH_BIG_ENDIAN
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract lower 16 bits to 32 bit result */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out1 = in1 << 16U;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract upper 16 bits to 32 bit result */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out2 = in1 & 0xFFFF0000;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract lower 16 bits to 32 bit result */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out3 = in2 << 16U;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract upper 16 bits to 32 bit result */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out4 = in2 & 0xFFFF0000;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #else
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract upper 16 bits to 32 bit result */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out1 = in1 & 0xFFFF0000;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract lower 16 bits to 32 bit result */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out2 = in1 << 16U;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract upper 16 bits to 32 bit result */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out3 = in2 & 0xFFFF0000;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* extract lower 16 bits to 32 bit result */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     out4 = in2 << 16U;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = out1;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = out2;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = out3;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = out4;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Decrement loop counter */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     blkCnt--;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   }
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   /* Loop unrolling: Compute remaining outputs */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   blkCnt = blockSize % 0x4U;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #else
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 136


 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   /* Initialize blkCnt with number of samples */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   blkCnt = blockSize;
 2446              		.loc 26 162 3 view .LVU744
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   while (blkCnt > 0U)
 2447              		.loc 26 166 3 view .LVU745
 2448              		.loc 26 166 9 is_stmt 0 view .LVU746
 2449 0000 05E0     		b	.L191
 2450              	.LVL265:
 2451              	.L192:
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   {
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* C = (q31_t) A << 16 */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Convert from q15 to q31 and store result in destination buffer */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     *pDst++ = (q31_t) *pIn++ << 16;
 2452              		.loc 26 171 5 is_stmt 1 view .LVU747
 2453              		.loc 26 171 23 is_stmt 0 view .LVU748
 2454 0002 30F9023B 		ldrsh	r3, [r0], #2
 2455              	.LVL266:
 2456              		.loc 26 171 30 view .LVU749
 2457 0006 1B04     		lsls	r3, r3, #16
 2458              		.loc 26 171 13 view .LVU750
 2459 0008 41F8043B 		str	r3, [r1], #4
 2460              	.LVL267:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     /* Decrement loop counter */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****     blkCnt--;
 2461              		.loc 26 174 5 is_stmt 1 view .LVU751
 2462              		.loc 26 174 11 is_stmt 0 view .LVU752
 2463 000c 013A     		subs	r2, r2, #1
 2464              	.LVL268:
 2465              	.L191:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   {
 2466              		.loc 26 166 9 is_stmt 1 view .LVU753
 2467 000e 002A     		cmp	r2, #0
 2468 0010 F7D1     		bne	.L192
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c ****   }
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q31.c **** }
 2469              		.loc 26 177 1 is_stmt 0 view .LVU754
 2470 0012 7047     		bx	lr
 2471              		.cfi_endproc
 2472              	.LFE168:
 2474              		.section	.text.arm_q15_to_q7,"ax",%progbits
 2475              		.align	1
 2476              		.global	arm_q15_to_q7
 2477              		.syntax unified
 2478              		.thumb
 2479              		.thumb_func
 2481              	arm_q15_to_q7:
 2482              	.LVL269:
 2483              	.LFB169:
 2484              		.file 27 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Project:      CMSIS DSP Library
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 137


   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Title:        arm_q15_to_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Description:  Converts the elements of the Q15 vector to Q7 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @addtogroup q15_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @brief         Converts the elements of the Q15 vector to Q7 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @param[in]     pSrc       points to the Q15 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @param[out]    pDst       points to the Q7 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****       pDst[n] = (q7_t) pSrc[n] >> 8;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** void arm_q15_to_q7(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   const q15_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         q7_t * pDst,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         uint32_t blockSize)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 138


  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     uint32_t  blkCnt;           /* loop counters */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     q15x8x2_t tmp;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     q15_t const *pSrcVec;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     q7x16_t vecDst;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     pSrcVec = (q15_t const *) pSrc;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     blkCnt = blockSize >> 4;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     while (blkCnt > 0U)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         /* C = (q7_t) A >> 8 */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         /* convert from q15 to q7 and then store the results in the destination buffer */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         tmp = vld2q(pSrcVec);   
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         pSrcVec += 16;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         vecDst = vqshrnbq_n_s16(vecDst, tmp.val[0], 8);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         vecDst = vqshrntq_n_s16(vecDst, tmp.val[1], 8);
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         vst1q(pDst, vecDst);    
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         pDst += 16;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         /*
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****          * Decrement the blockSize loop counter
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****          */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         blkCnt--;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     }
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   blkCnt = blockSize & 0xF;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   while (blkCnt > 0U)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* C = (q7_t) A >> 8 */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Convert from q15 to q7 and store result in destination buffer */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pSrcVec++ >> 8);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Decrement loop counter */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     blkCnt--;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #else
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** void arm_q15_to_q7(
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   const q15_t * pSrc,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         q7_t * pDst,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         uint32_t blockSize)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** {
 2485              		.loc 27 101 1 is_stmt 1 view -0
 2486              		.cfi_startproc
 2487              		@ args = 0, pretend = 0, frame = 0
 2488              		@ frame_needed = 0, uses_anonymous_args = 0
 2489              		@ link register save eliminated.
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         uint32_t blkCnt;                               /* Loop counter */
 2490              		.loc 27 102 9 view .LVU756
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   const q15_t *pIn = pSrc;                             /* Source pointer */
 2491              		.loc 27 103 3 view .LVU757
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         q31_t in1, in2;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****         q31_t out1, out2;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #endif
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 139


 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #if defined (ARM_MATH_LOOPUNROLL)
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   blkCnt = blockSize >> 2U;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   while (blkCnt > 0U)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* C = (q7_t) A >> 8 */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Convert from q15 to q7 and store result in destination buffer */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #if defined (ARM_MATH_DSP)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     in1 = read_q15x2_ia ((q15_t **) &pIn);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     in2 = read_q15x2_ia ((q15_t **) &pIn);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #ifndef ARM_MATH_BIG_ENDIAN
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out1 = __PKHTB(in2, in1, 16);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out2 = __PKHBT(in2, in1, 16);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #else
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out1 = __PKHTB(in1, in2, 16);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out2 = __PKHBT(in1, in2, 16);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* rotate packed value by 24 */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out2 = ((uint32_t) out2 << 8) | ((uint32_t) out2 >> 24);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* anding with 0xff00ff00 to get two 8 bit values */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out1 = out1 & 0xFF00FF00;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* anding with 0x00ff00ff to get two 8 bit values */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out2 = out2 & 0x00FF00FF;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* oring two values(contains two 8 bit values) to get four packed 8 bit values */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     out1 = out1 | out2;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* store 4 samples at a time to destiantion buffer */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     write_q7x4_ia (&pDst, out1);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #else
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 8);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 8);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 8);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 8);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #endif /* #if defined (ARM_MATH_DSP) */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Decrement loop counter */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     blkCnt--;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   /* Loop unrolling: Compute remaining outputs */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   blkCnt = blockSize % 0x4U;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 140


 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #else
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   /* Initialize blkCnt with number of samples */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   blkCnt = blockSize;
 2492              		.loc 27 170 3 view .LVU758
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   while (blkCnt > 0U)
 2493              		.loc 27 174 3 view .LVU759
 2494              		.loc 27 174 9 is_stmt 0 view .LVU760
 2495 0000 05E0     		b	.L194
 2496              	.LVL270:
 2497              	.L195:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   {
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* C = (q7_t) A >> 8 */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Convert from q15 to q7 and store result in destination buffer */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 8);
 2498              		.loc 27 179 5 is_stmt 1 view .LVU761
 2499              		.loc 27 179 23 is_stmt 0 view .LVU762
 2500 0002 30F9023B 		ldrsh	r3, [r0], #2
 2501              	.LVL271:
 2502              		.loc 27 179 15 view .LVU763
 2503 0006 1B12     		asrs	r3, r3, #8
 2504              		.loc 27 179 13 view .LVU764
 2505 0008 01F8013B 		strb	r3, [r1], #1
 2506              	.LVL272:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     /* Decrement loop counter */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****     blkCnt--;
 2507              		.loc 27 182 5 is_stmt 1 view .LVU765
 2508              		.loc 27 182 11 is_stmt 0 view .LVU766
 2509 000c 013A     		subs	r2, r2, #1
 2510              	.LVL273:
 2511              	.L194:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   {
 2512              		.loc 27 174 9 is_stmt 1 view .LVU767
 2513 000e 002A     		cmp	r2, #0
 2514 0010 F7D1     		bne	.L195
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c ****   }
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q15_to_q7.c **** }
 2515              		.loc 27 185 1 is_stmt 0 view .LVU768
 2516 0012 7047     		bx	lr
 2517              		.cfi_endproc
 2518              	.LFE169:
 2520              		.section	.text.arm_q31_to_float,"ax",%progbits
 2521              		.align	1
 2522              		.global	arm_q31_to_float
 2523              		.syntax unified
 2524              		.thumb
 2525              		.thumb_func
 2527              	arm_q31_to_float:
 2528              	.LVL274:
 2529              	.LFB170:
 2530              		.file 28 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 141


   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Title:        arm_q31_to_float.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Description:  Converts the elements of the Q31 vector to floating-point vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  * @defgroup q31_to_x  Convert 32-bit Integer value
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @addtogroup q31_to_x
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @{
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @brief         Converts the elements of the Q31 vector to floating-point vector.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @param[in]     pSrc       points to the Q31 input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @param[out]    pDst       points to the floating-point output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @param[in]     blockSize  number of samples in each vector
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @return        none
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   @par           Details
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****                    The equation used for the conversion process is:
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   <pre>
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       pDst[n] = (float32_t) pSrc[n] / 2147483648;   0 <= n < blockSize.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   </pre>
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 142


  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** void arm_q31_to_float(
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   const q31_t * pSrc,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         float32_t * pDst,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         uint32_t blockSize)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     uint32_t  blkCnt;           /* loop counters */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     q31x4_t vecDst;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     q31_t const *pSrcVec;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     pSrcVec = (q31_t const *) pSrc;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt = blockSize >> 2;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     while (blkCnt > 0U)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         /* C = (float32_t) A / 2147483648 */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         /* convert from q31 to float and then store the results in the destination buffer */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         vecDst = vld1q(pSrcVec);   
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         pSrcVec += 4;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         vstrwq(pDst, vcvtq_n_f32_s32(vecDst, 31));  
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         pDst += 4;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         /*
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****          * Decrement the blockSize loop counter
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****          */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         blkCnt--;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /*
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****      * tail
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****      * (will be merged thru tail predication)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****      */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt = blockSize & 3;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     while (blkCnt > 0U)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     {
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       /* C = (float32_t) A / 2147483648 */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       /* Convert from q31 to float and store result in destination buffer */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       *pDst++ = ((float32_t) *pSrcVec++ / 2147483648.0f);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       /* Decrement loop counter */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****       blkCnt--;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #else
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** void arm_q31_to_float(
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   const q31_t * pSrc,
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         float32_t * pDst,
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****         uint32_t blockSize)
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** {
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   const q31_t *pIn = pSrc;                             /* Src pointer */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   uint32_t blkCnt;                               /* loop counter */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   int32x4_t inV;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   float32x4_t outV;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   blkCnt = blockSize >> 2U;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   /* Compute 4 outputs at a time.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 143


 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****    ** a second loop below computes the remaining 1 to 3 samples. */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   while (blkCnt > 0U)
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* C = (float32_t) A / 2147483648 */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Convert from q31 to float and then store the results in the destination buffer */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     inV = vld1q_s32(pIn);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     pIn += 4;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     outV = vcvtq_n_f32_s32(inV,31);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     vst1q_f32(pDst, outV);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     pDst += 4;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Decrement the loop counter */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt--;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   }
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****    ** No loop unrolling is used. */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   blkCnt = blockSize & 3;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   while (blkCnt > 0U)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* C = (float32_t) A / 2147483648 */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Convert from q31 to float and then store the results in the destination buffer */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 2147483648.0f);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Decrement the loop counter */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt--;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   }
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** }
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #else
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** void arm_q31_to_float(
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   const q31_t * pSrc,
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   float32_t * pDst,
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   uint32_t blockSize)
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** {
 2531              		.loc 28 152 1 is_stmt 1 view -0
 2532              		.cfi_startproc
 2533              		@ args = 0, pretend = 0, frame = 0
 2534              		@ frame_needed = 0, uses_anonymous_args = 0
 2535              		@ link register save eliminated.
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   const q31_t *pIn = pSrc;                             /* Src pointer */
 2536              		.loc 28 153 3 view .LVU770
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   uint32_t blkCnt;                               /* loop counter */
 2537              		.loc 28 154 3 view .LVU771
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #if defined (ARM_MATH_LOOPUNROLL)
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   /* Loop unrolling */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   blkCnt = blockSize >> 2U;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   while (blkCnt > 0U)
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   {
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* C = (float32_t) A / 2147483648 */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 144


 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Convert from q31 to float and store result in destination buffer */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Decrement loop counter */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt--;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   }
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   /* Loop unrolling: Compute remaining outputs */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   blkCnt = blockSize % 0x4U;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #else
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   /* Initialize blkCnt with number of samples */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   blkCnt = blockSize;
 2538              		.loc 28 181 3 view .LVU772
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   while (blkCnt > 0U)
 2539              		.loc 28 185 3 view .LVU773
 2540              		.loc 28 185 9 is_stmt 0 view .LVU774
 2541 0000 0AE0     		b	.L197
 2542              	.LVL275:
 2543              	.L198:
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   {
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* C = (float32_t) A / 2147483648 */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Convert from q31 to float and store result in destination buffer */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     *pDst++ = ((float32_t) *pIn++ / 2147483648.0f);
 2544              		.loc 28 190 5 is_stmt 1 view .LVU775
 2545              		.loc 28 190 28 is_stmt 0 view .LVU776
 2546 0002 F0EC017A 		vldmia.32	r0!, {s15}	@ int
 2547              	.LVL276:
 2548              		.loc 28 190 16 view .LVU777
 2549 0006 F8EEE77A 		vcvt.f32.s32	s15, s15
 2550              	.LVL277:
 2551              		.loc 28 190 35 view .LVU778
 2552 000a 9FED057A 		vldr.32	s14, .L199
 2553 000e 67EE877A 		vmul.f32	s15, s15, s14
 2554              		.loc 28 190 13 view .LVU779
 2555 0012 E1EC017A 		vstmia.32	r1!, {s15}
 2556              	.LVL278:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     /* Decrement loop counter */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****     blkCnt--;
 2557              		.loc 28 193 5 is_stmt 1 view .LVU780
 2558              		.loc 28 193 11 is_stmt 0 view .LVU781
 2559 0016 013A     		subs	r2, r2, #1
 2560              	.LVL279:
 2561              	.L197:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   {
 2562              		.loc 28 185 9 is_stmt 1 view .LVU782
 2563 0018 002A     		cmp	r2, #0
 2564 001a F2D1     		bne	.L198
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 145


 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c ****   }
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_float.c **** }
 2565              		.loc 28 196 1 is_stmt 0 view .LVU783
 2566 001c 7047     		bx	lr
 2567              	.L200:
 2568 001e 00BF     		.align	2
 2569              	.L199:
 2570 0020 00000030 		.word	805306368
 2571              		.cfi_endproc
 2572              	.LFE170:
 2574              		.section	.text.arm_q31_to_q15,"ax",%progbits
 2575              		.align	1
 2576              		.global	arm_q31_to_q15
 2577              		.syntax unified
 2578              		.thumb
 2579              		.thumb_func
 2581              	arm_q31_to_q15:
 2582              	.LVL280:
 2583              	.LFB171:
 2584              		.file 29 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Title:        arm_q31_to_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Description:  Converts the elements of the Q31 vector to Q15 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @addtogroup q31_to_x
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 146


  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @brief         Converts the elements of the Q31 vector to Q15 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @param[in]     pSrc       points to the Q31 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @param[out]    pDst       points to the Q15 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       pDst[n] = (q15_t) pSrc[n] >> 16;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** void arm_q31_to_q15(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   const q31_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         q15_t * pDst,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         uint32_t blockSize)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     uint32_t  blkCnt;           /* loop counters */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     q31x4x2_t tmp;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     q15x8_t vecDst;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     q31_t const *pSrcVec;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     pSrcVec = (q31_t const *) pSrc;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     blkCnt = blockSize >> 3;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     while (blkCnt > 0U)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         /* C = (q15_t) A >> 16 */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         /* convert from q31 to q15 and then store the results in the destination buffer */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         tmp = vld2q(pSrcVec);   
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         pSrcVec += 8;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         vecDst = vshrnbq_n_s32(vecDst, tmp.val[0], 16);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         vecDst = vshrntq_n_s32(vecDst, tmp.val[1], 16);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         vst1q(pDst, vecDst);    
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         pDst += 8;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         /*
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****          * Decrement the blockSize loop counter
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****          */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         blkCnt--;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /*
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****      * tail
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****      */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     blkCnt = blockSize & 7;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     while (blkCnt > 0U)
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     {
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       /* C = (q15_t) (A >> 16) */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       /* Convert from q31 to q15 and store result in destination buffer */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       *pDst++ = (q15_t) (*pSrcVec++ >> 16);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 147


  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       /* Decrement loop counter */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****       blkCnt--;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #else
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** void arm_q31_to_q15(
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   const q31_t * pSrc,
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         q15_t * pDst,
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         uint32_t blockSize)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** {
 2585              		.loc 29 104 1 is_stmt 1 view -0
 2586              		.cfi_startproc
 2587              		@ args = 0, pretend = 0, frame = 0
 2588              		@ frame_needed = 0, uses_anonymous_args = 0
 2589              		@ link register save eliminated.
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         uint32_t blkCnt;                               /* Loop counter */
 2590              		.loc 29 105 9 view .LVU785
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   const q31_t *pIn = pSrc;                             /* Source pointer */
 2591              		.loc 29 106 3 view .LVU786
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         q31_t in1, in2, in3, in4;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****         q31_t out1, out2;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #endif
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   blkCnt = blockSize >> 2U;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   while (blkCnt > 0U)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* C = (q15_t) (A >> 16) */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* Convert from q31 to q15 and store result in destination buffer */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #if defined (ARM_MATH_DSP)
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     in1 = *pIn++;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     in2 = *pIn++;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     in3 = *pIn++;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     in4 = *pIn++;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* pack two higher 16-bit values from two 32-bit values */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     out1 = __PKHTB(in2, in1, 16);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     out2 = __PKHTB(in4, in3, 16);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #else
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     out1 = __PKHTB(in1, in2, 16);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     out2 = __PKHTB(in3, in4, 16);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #endif /* #ifdef ARM_MATH_BIG_ENDIAN */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     write_q15x2_ia (&pDst, out1);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     write_q15x2_ia (&pDst, out2);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #else
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 148


 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     *pDst++ = (q15_t) (*pIn++ >> 16);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     *pDst++ = (q15_t) (*pIn++ >> 16);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     *pDst++ = (q15_t) (*pIn++ >> 16);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     *pDst++ = (q15_t) (*pIn++ >> 16);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* Decrement loop counter */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     blkCnt--;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   }
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   /* Loop unrolling: Compute remaining outputs */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   blkCnt = blockSize % 0x4U;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #else
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   /* Initialize blkCnt with number of samples */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   blkCnt = blockSize;
 2592              		.loc 29 161 3 view .LVU787
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   while (blkCnt > 0U)
 2593              		.loc 29 165 3 view .LVU788
 2594              		.loc 29 165 9 is_stmt 0 view .LVU789
 2595 0000 05E0     		b	.L202
 2596              	.LVL281:
 2597              	.L203:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   {
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* C = (q15_t) (A >> 16) */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* Convert from q31 to q15 and store result in destination buffer */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     *pDst++ = (q15_t) (*pIn++ >> 16);
 2598              		.loc 29 170 5 is_stmt 1 view .LVU790
 2599              		.loc 29 170 24 is_stmt 0 view .LVU791
 2600 0002 50F8043B 		ldr	r3, [r0], #4
 2601              	.LVL282:
 2602              		.loc 29 170 15 view .LVU792
 2603 0006 1B14     		asrs	r3, r3, #16
 2604              		.loc 29 170 13 view .LVU793
 2605 0008 21F8023B 		strh	r3, [r1], #2	@ movhi
 2606              	.LVL283:
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     /* Decrement loop counter */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****     blkCnt--;
 2607              		.loc 29 173 5 is_stmt 1 view .LVU794
 2608              		.loc 29 173 11 is_stmt 0 view .LVU795
 2609 000c 013A     		subs	r2, r2, #1
 2610              	.LVL284:
 2611              	.L202:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   {
 2612              		.loc 29 165 9 is_stmt 1 view .LVU796
 2613 000e 002A     		cmp	r2, #0
 2614 0010 F7D1     		bne	.L203
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c ****   }
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q15.c **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 149


 2615              		.loc 29 176 1 is_stmt 0 view .LVU797
 2616 0012 7047     		bx	lr
 2617              		.cfi_endproc
 2618              	.LFE171:
 2620              		.section	.text.arm_q31_to_q7,"ax",%progbits
 2621              		.align	1
 2622              		.global	arm_q31_to_q7
 2623              		.syntax unified
 2624              		.thumb
 2625              		.thumb_func
 2627              	arm_q31_to_q7:
 2628              	.LVL285:
 2629              	.LFB172:
 2630              		.file 30 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Title:        arm_q31_to_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Description:  Converts the elements of the Q31 vector to Q7 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @addtogroup q31_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @brief         Converts the elements of the Q31 vector to Q7 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @param[in]     pSrc       points to the Q31 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @param[out]    pDst       points to the Q7 output vector
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 150


  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       pDst[n] = (q7_t) pSrc[n] >> 24;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** void arm_q31_to_q7(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   const q31_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         q7_t * pDst,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         uint32_t blockSize)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     uint32_t  blkCnt;           /* loop counters */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     q31x4x4_t tmp;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     q15x8_t evVec, oddVec;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     q7x16_t  vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     q31_t const *pSrcVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     pSrcVec = (q31_t const *) pSrc;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     blkCnt = blockSize >> 4;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     while (blkCnt > 0U)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         tmp = vld4q(pSrcVec);  
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         pSrcVec += 16;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /* C = (q7_t) A >> 24 */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /* convert from q31 to q7 and then store the results in the destination buffer */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /*
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          * narrow and pack evens
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         evVec = vshrnbq_n_s32(evVec, tmp.val[0], 16);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         evVec = vshrntq_n_s32(evVec, tmp.val[2], 16);
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /*
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          * narrow and pack odds
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         oddVec = vshrnbq_n_s32(oddVec, tmp.val[1], 16);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         oddVec = vshrntq_n_s32(oddVec, tmp.val[3], 16);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /*
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          * narrow & merge
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         vecDst = vshrnbq_n_s16(vecDst, evVec, 8);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         vecDst = vshrntq_n_s16(vecDst, oddVec, 8);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         vst1q(pDst, vecDst);    
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         pDst += 16;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         /*
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          * Decrement the blockSize loop counter
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****          */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         blkCnt--;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /*
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****      * tail
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****      */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     blkCnt = blockSize & 0xF;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     while (blkCnt > 0U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 151


 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       /* C = (q7_t) (A >> 24) */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       /* Convert from q31 to q7 and store result in destination buffer */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       *pDst++ = (q7_t) (*pSrcVec++ >> 24);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       /* Decrement loop counter */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****       blkCnt--;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** }
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #else
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** void arm_q31_to_q7(
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   const q31_t * pSrc,
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         q7_t * pDst,
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         uint32_t blockSize)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** {
 2631              		.loc 30 116 1 is_stmt 1 view -0
 2632              		.cfi_startproc
 2633              		@ args = 0, pretend = 0, frame = 0
 2634              		@ frame_needed = 0, uses_anonymous_args = 0
 2635              		@ link register save eliminated.
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****         uint32_t blkCnt;                               /* Loop counter */
 2636              		.loc 30 117 9 view .LVU799
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   const q31_t *pIn = pSrc;                             /* Source pointer */
 2637              		.loc 30 118 3 view .LVU800
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #if defined (ARM_MATH_LOOPUNROLL)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   q7_t out1, out2, out3, out4;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   blkCnt = blockSize >> 2U;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   while (blkCnt > 0U)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* C = (q7_t) (A >> 24) */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* Convert from q31 to q7 and store result in destination buffer */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     out1 = (q7_t) (*pIn++ >> 24);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     out2 = (q7_t) (*pIn++ >> 24);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     out3 = (q7_t) (*pIn++ >> 24);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     out4 = (q7_t) (*pIn++ >> 24);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     write_q7x4_ia (&pDst, __PACKq7(out1, out2, out3, out4));
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* Decrement loop counter */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     blkCnt--;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   /* Loop unrolling: Compute remaining outputs */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   blkCnt = blockSize % 0x4U;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #else
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   /* Initialize blkCnt with number of samples */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   blkCnt = blockSize;
 2638              		.loc 30 149 3 view .LVU801
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 152


 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   while (blkCnt > 0U)
 2639              		.loc 30 153 3 view .LVU802
 2640              		.loc 30 153 9 is_stmt 0 view .LVU803
 2641 0000 05E0     		b	.L205
 2642              	.LVL286:
 2643              	.L206:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* C = (q7_t) (A >> 24) */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* Convert from q31 to q7 and store result in destination buffer */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     *pDst++ = (q7_t) (*pIn++ >> 24);
 2644              		.loc 30 158 5 is_stmt 1 view .LVU804
 2645              		.loc 30 158 23 is_stmt 0 view .LVU805
 2646 0002 50F8043B 		ldr	r3, [r0], #4
 2647              	.LVL287:
 2648              		.loc 30 158 15 view .LVU806
 2649 0006 1B16     		asrs	r3, r3, #24
 2650              		.loc 30 158 13 view .LVU807
 2651 0008 01F8013B 		strb	r3, [r1], #1
 2652              	.LVL288:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     /* Decrement loop counter */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****     blkCnt--;
 2653              		.loc 30 161 5 is_stmt 1 view .LVU808
 2654              		.loc 30 161 11 is_stmt 0 view .LVU809
 2655 000c 013A     		subs	r2, r2, #1
 2656              	.LVL289:
 2657              	.L205:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   {
 2658              		.loc 30 153 9 is_stmt 1 view .LVU810
 2659 000e 002A     		cmp	r2, #0
 2660 0010 F7D1     		bne	.L206
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c ****   }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q31_to_q7.c **** }
 2661              		.loc 30 164 1 is_stmt 0 view .LVU811
 2662 0012 7047     		bx	lr
 2663              		.cfi_endproc
 2664              	.LFE172:
 2666              		.section	.text.arm_q7_to_float,"ax",%progbits
 2667              		.align	1
 2668              		.global	arm_q7_to_float
 2669              		.syntax unified
 2670              		.thumb
 2671              		.thumb_func
 2673              	arm_q7_to_float:
 2674              	.LVL290:
 2675              	.LFB173:
 2676              		.file 31 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Title:        arm_q7_to_float.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Description:  Converts the elements of the Q7 vector to floating-point vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 153


   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  * @defgroup q7_to_x  Convert 8-bit Integer value
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  */
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /**
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @addtogroup q7_to_x
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @{
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @brief         Converts the elements of the Q7 vector to floating-point vector.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @param[in]     pSrc       points to the Q7 input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @param[out]    pDst       points to the floating-point output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @param[in]     blockSize  number of samples in each vector
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   @return        none
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  @par            Details
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****                    The equation used for the conversion process is:
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   <pre>
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****       pDst[n] = (float32_t) pSrc[n] / 128;   0 <= n < blockSize.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   </pre>
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** void arm_q7_to_float(
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   const q7_t * pSrc,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   float32_t * pDst,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   uint32_t blockSize)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 154


  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     uint32_t  blkCnt;           /* loop counters */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     q7x16_t vecDst;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     q7_t const *pSrcVec;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pSrcVec = (q7_t const *) pSrc;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt = blockSize >> 2;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     while (blkCnt > 0U)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         /* C = (float32_t) A / 32768 */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         /* convert from q7 to float and then store the results in the destination buffer */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         vecDst = vldrbq_s32(pSrcVec);    
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         pSrcVec += 4;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         vstrwq(pDst, vcvtq_n_f32_s32(vecDst, 7));   
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         pDst += 4;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         /*
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****          * Decrement the blockSize loop counter
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****          */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         blkCnt--;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize & 3;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   while (blkCnt > 0U)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* C = (float32_t) A / 128 */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Convert from q7 to float and store result in destination buffer */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pSrcVec++ / 128.0f);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Decrement loop counter */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt--;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #else
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #if defined(ARM_MATH_NEON)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** void arm_q7_to_float(
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   const q7_t * pSrc,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   float32_t * pDst,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   uint32_t blockSize)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   const q7_t *pIn = pSrc;                              /* Src pointer */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   uint32_t blkCnt;                               /* loop counter */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   int8x16_t inV;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   int16x8_t inVLO, inVHI;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   int32x4_t inVLL, inVLH, inVHL, inVHH;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   float32x4_t outV;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize >> 4U;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   /* Compute 16 outputs at a time.
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****    ** a second loop below computes the remaining 1 to 15 samples. */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   while (blkCnt > 0U)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* C = (float32_t) A / 128 */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Convert from q7 to float and then store the results in the destination buffer */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inV = vld1q_s8(pIn);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pIn += 16;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 155


 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVLO = vmovl_s8(vget_low_s8(inV));
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVHI = vmovl_s8(vget_high_s8(inV));
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVLL = vmovl_s16(vget_low_s16(inVLO));
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVLH = vmovl_s16(vget_high_s16(inVLO));
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVHL = vmovl_s16(vget_low_s16(inVHI));
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     inVHH = vmovl_s16(vget_high_s16(inVHI));
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     outV = vcvtq_n_f32_s32(inVLL,7);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     vst1q_f32(pDst, outV);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pDst += 4;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     outV = vcvtq_n_f32_s32(inVLH,7);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     vst1q_f32(pDst, outV);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pDst += 4;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     outV = vcvtq_n_f32_s32(inVHL,7);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     vst1q_f32(pDst, outV);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pDst += 4;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     outV = vcvtq_n_f32_s32(inVHH,7);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     vst1q_f32(pDst, outV);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     pDst += 4;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Decrement the loop counter */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt--;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   }
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   /* If the blockSize is not a multiple of 16, compute any remaining output samples here.
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****    ** No loop unrolling is used. */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize & 0xF;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   while (blkCnt > 0U)
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* C = (float32_t) A / 128 */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Convert from q7 to float and then store the results in the destination buffer */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Decrement the loop counter */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt--;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   }
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #else
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** void arm_q7_to_float(
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   const q7_t * pSrc,
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         float32_t * pDst,
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         uint32_t blockSize)
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** {
 2677              		.loc 31 168 1 is_stmt 1 view -0
 2678              		.cfi_startproc
 2679              		@ args = 0, pretend = 0, frame = 0
 2680              		@ frame_needed = 0, uses_anonymous_args = 0
 2681              		@ link register save eliminated.
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****         uint32_t blkCnt;                               /* Loop counter */
 2682              		.loc 31 169 9 view .LVU813
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   const q7_t *pIn = pSrc;                              /* Source pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 156


 2683              		.loc 31 170 3 view .LVU814
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #if defined (ARM_MATH_LOOPUNROLL)
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize >> 2U;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   while (blkCnt > 0U)
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* C = (float32_t) A / 128 */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Convert from q7 to float and store result in destination buffer */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Decrement loop counter */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt--;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   /* Loop unrolling: Compute remaining outputs */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize % 0x4U;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #else
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   /* Initialize blkCnt with number of samples */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   blkCnt = blockSize;
 2684              		.loc 31 197 3 view .LVU815
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   while (blkCnt > 0U)
 2685              		.loc 31 201 3 view .LVU816
 2686              		.loc 31 201 9 is_stmt 0 view .LVU817
 2687 0000 0CE0     		b	.L208
 2688              	.LVL291:
 2689              	.L209:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* C = (float32_t) A / 128 */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Convert from q7 to float and store result in destination buffer */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     *pDst++ = ((float32_t) * pIn++ / 128.0f);
 2690              		.loc 31 206 5 is_stmt 1 view .LVU818
 2691              		.loc 31 206 28 is_stmt 0 view .LVU819
 2692 0002 10F9013B 		ldrsb	r3, [r0], #1
 2693              	.LVL292:
 2694              		.loc 31 206 28 view .LVU820
 2695 0006 07EE903A 		vmov	s15, r3	@ int
 2696              		.loc 31 206 16 view .LVU821
 2697 000a F8EEE77A 		vcvt.f32.s32	s15, s15
 2698              	.LVL293:
 2699              		.loc 31 206 36 view .LVU822
 2700 000e 9FED057A 		vldr.32	s14, .L210
 2701 0012 67EE877A 		vmul.f32	s15, s15, s14
 2702              		.loc 31 206 13 view .LVU823
 2703 0016 E1EC017A 		vstmia.32	r1!, {s15}
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 157


 2704              	.LVL294:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     /* Decrement loop counter */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****     blkCnt--;
 2705              		.loc 31 209 5 is_stmt 1 view .LVU824
 2706              		.loc 31 209 11 is_stmt 0 view .LVU825
 2707 001a 013A     		subs	r2, r2, #1
 2708              	.LVL295:
 2709              	.L208:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   {
 2710              		.loc 31 201 9 is_stmt 1 view .LVU826
 2711 001c 002A     		cmp	r2, #0
 2712 001e F0D1     		bne	.L209
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c ****   }
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_float.c **** }
 2713              		.loc 31 212 1 is_stmt 0 view .LVU827
 2714 0020 7047     		bx	lr
 2715              	.L211:
 2716 0022 00BF     		.align	2
 2717              	.L210:
 2718 0024 0000003C 		.word	1006632960
 2719              		.cfi_endproc
 2720              	.LFE173:
 2722              		.section	.text.arm_q7_to_q15,"ax",%progbits
 2723              		.align	1
 2724              		.global	arm_q7_to_q15
 2725              		.syntax unified
 2726              		.thumb
 2727              		.thumb_func
 2729              	arm_q7_to_q15:
 2730              	.LVL296:
 2731              	.LFB174:
 2732              		.file 32 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Title:        arm_q7_to_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Description:  Converts the elements of the Q7 vector to Q15 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 158


  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @addtogroup q7_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @brief         Converts the elements of the Q7 vector to Q15 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @param[in]     pSrc       points to the Q7 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @param[out]    pDst       points to the Q15 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****       pDst[n] = (q15_t) pSrc[n] << 8;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** void arm_q7_to_q15(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   const q7_t * pSrc,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         q15_t * pDst,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         uint32_t blockSize)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** {
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     uint32_t  blkCnt;           /* loop counters */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     q15x8_t vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     q7_t const *pSrcVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     pSrcVec = (q7_t const *) pSrc;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     blkCnt = blockSize >> 3;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     while (blkCnt > 0U)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         /* C = (q15_t) A << 8 */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         /* convert from q7 to q15 and then store the results in the destination buffer */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         /* load q7 + 32-bit widening */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         vecDst = vldrbq_s16(pSrcVec);    
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         pSrcVec += 8;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         vecDst = vecDst << 8;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         vstrhq(pDst, vecDst);   
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         pDst += 8;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         /*
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****          * Decrement the blockSize loop counter
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****          */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 159


  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         blkCnt--;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     }
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   blkCnt = blockSize & 7;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   while (blkCnt > 0U)
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* C = (q15_t) A << 8 */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Convert from q7 to q15 and store result in destination buffer */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) * pSrcVec++ << 8;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Decrement loop counter */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     blkCnt--;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #else
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** void arm_q7_to_q15(
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   const q7_t * pSrc,
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         q15_t * pDst,
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         uint32_t blockSize)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** {
 2733              		.loc 32 102 1 is_stmt 1 view -0
 2734              		.cfi_startproc
 2735              		@ args = 0, pretend = 0, frame = 0
 2736              		@ frame_needed = 0, uses_anonymous_args = 0
 2737              		@ link register save eliminated.
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         uint32_t blkCnt;                               /* Loop counter */
 2738              		.loc 32 103 9 view .LVU829
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   const q7_t *pIn = pSrc;                              /* Source pointer */
 2739              		.loc 32 104 3 view .LVU830
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         q31_t in;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         q31_t in1, in2;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****         q31_t out1, out2;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #endif
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   blkCnt = blockSize >> 2U;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   while (blkCnt > 0U)
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   {
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* C = (q15_t) A << 8 */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Convert from q7 to q15 and store result in destination buffer */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #if defined (ARM_MATH_DSP)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in = read_q7x4_ia ((q7_t **) &pIn);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* rotatate in by 8 and extend two q7_t values to q15_t values */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in1 = __SXTB16(__ROR(in, 8));
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* extend remainig two q7_t values to q15_t values */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in2 = __SXTB16(in);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 160


 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in1 = in1 << 8U;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in2 = in2 << 8U;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in1 = in1 & 0xFF00FF00;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     in2 = in2 & 0xFF00FF00;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     out2 = __PKHTB(in1, in2, 16);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     out1 = __PKHBT(in2, in1, 16);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #else
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     out1 = __PKHTB(in1, in2, 16);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     out2 = __PKHBT(in2, in1, 16);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #endif
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     write_q15x2_ia (&pDst, out1);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     write_q15x2_ia (&pDst, out2);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #else
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) *pIn++ << 8;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) *pIn++ << 8;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) *pIn++ << 8;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) *pIn++ << 8;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Decrement loop counter */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     blkCnt--;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   }
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   /* Loop unrolling: Compute remaining outputs */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   blkCnt = blockSize % 0x4U;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #else
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   /* Initialize blkCnt with number of samples */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   blkCnt = blockSize;
 2740              		.loc 32 168 3 view .LVU831
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   while (blkCnt > 0U)
 2741              		.loc 32 172 3 view .LVU832
 2742              		.loc 32 172 9 is_stmt 0 view .LVU833
 2743 0000 05E0     		b	.L213
 2744              	.LVL297:
 2745              	.L214:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   {
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* C = (q15_t) A << 8 */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Convert from q7 to q15 and store result in destination buffer */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     *pDst++ = (q15_t) * pIn++ << 8;
 2746              		.loc 32 177 5 is_stmt 1 view .LVU834
 2747              		.loc 32 177 23 is_stmt 0 view .LVU835
 2748 0002 10F9013B 		ldrsb	r3, [r0], #1
 2749              	.LVL298:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 161


 2750              		.loc 32 177 31 view .LVU836
 2751 0006 1B02     		lsls	r3, r3, #8
 2752              	.LVL299:
 2753              		.loc 32 177 13 view .LVU837
 2754 0008 21F8023B 		strh	r3, [r1], #2	@ movhi
 2755              	.LVL300:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     /* Decrement loop counter */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****     blkCnt--;
 2756              		.loc 32 180 5 is_stmt 1 view .LVU838
 2757              		.loc 32 180 11 is_stmt 0 view .LVU839
 2758 000c 013A     		subs	r2, r2, #1
 2759              	.LVL301:
 2760              	.L213:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   {
 2761              		.loc 32 172 9 is_stmt 1 view .LVU840
 2762 000e 002A     		cmp	r2, #0
 2763 0010 F7D1     		bne	.L214
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c ****   }
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q15.c **** }
 2764              		.loc 32 183 1 is_stmt 0 view .LVU841
 2765 0012 7047     		bx	lr
 2766              		.cfi_endproc
 2767              	.LFE174:
 2769              		.section	.text.arm_q7_to_q31,"ax",%progbits
 2770              		.align	1
 2771              		.global	arm_q7_to_q31
 2772              		.syntax unified
 2773              		.thumb
 2774              		.thumb_func
 2776              	arm_q7_to_q31:
 2777              	.LVL302:
 2778              	.LFB175:
 2779              		.file 33 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Title:        arm_q7_to_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Description:  Converts the elements of the Q7 vector to Q31 vector
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 162


  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #include "dsp/support_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @ingroup groupSupport
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @addtogroup q7_to_x
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @brief         Converts the elements of the Q7 vector to Q31 vector.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @param[in]     pSrc       points to the Q7 input vector
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @param[out]    pDst       points to the Q31 output vector
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @param[in]     blockSize  number of samples in each vector
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @return        none
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   @par           Details
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****                    The equation used for the conversion process is:
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   <pre>
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****       pDst[n] = (q31_t) pSrc[n] << 24;   0 <= n < blockSize.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   </pre>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** void arm_q7_to_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   const q7_t * pSrc,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         q31_t * pDst,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         uint32_t blockSize)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     uint32_t blkCnt;   
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     q31x4_t         vecDst;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt = blockSize >> 2;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     while (blkCnt > 0U)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         /* C = (q31_t)A << 16 */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         /* convert from q15 to q31 and then store the results in the destination buffer */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         /* load q15 + 32-bit widening */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         vecDst = vldrbq_s32((q7_t const *) pSrc);
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         vecDst = vshlq_n(vecDst, 24);
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         vstrwq_s32(pDst, vecDst);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         /*
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****          * Decrement the blockSize loop counter
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****          * Advance vector source and destination pointers
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****          */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         pDst += 4;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         pSrc += 4;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         blkCnt --;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 163


  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****      }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize & 3;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   while (blkCnt > 0U)
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* C = (q31_t) A << 24 */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Convert from q7 to q31 and store result in destination buffer */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (q31_t) *pSrc++ << 24;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Decrement loop counter */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt--;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #else
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** void arm_q7_to_q31(
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   const q7_t * pSrc,
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         q31_t * pDst,
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         uint32_t blockSize)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** {
 2780              		.loc 33 100 1 is_stmt 1 view -0
 2781              		.cfi_startproc
 2782              		@ args = 0, pretend = 0, frame = 0
 2783              		@ frame_needed = 0, uses_anonymous_args = 0
 2784              		@ link register save eliminated.
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         uint32_t blkCnt;                               /* Loop counter */
 2785              		.loc 33 101 9 view .LVU843
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   const q7_t *pIn = pSrc;                              /* Source pointer */
 2786              		.loc 33 102 3 view .LVU844
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****         q31_t in;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Loop unrolling: Compute 4 outputs at a time */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize >> 2U;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   while (blkCnt > 0U)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* C = (q31_t) A << 24 */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Convert from q7 to q31 and store result in destination buffer */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     in = read_q7x4_ia ((q7_t **) &pIn);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #ifndef ARM_MATH_BIG_ENDIAN
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 8)) & 0xFF000000;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 16)) & 0xFF000000;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 24)) & 0xFF000000;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (in & 0xFF000000);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #else
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (in & 0xFF000000);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 24)) & 0xFF000000;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 16)) & 0xFF000000;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 164


 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (__ROR(in, 8)) & 0xFF000000;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Decrement loop counter */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt--;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   }
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Loop unrolling: Compute remaining outputs */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize % 0x4U;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #else
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   /* Initialize blkCnt with number of samples */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   blkCnt = blockSize;
 2787              		.loc 33 144 3 view .LVU845
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   while (blkCnt > 0U)
 2788              		.loc 33 148 3 view .LVU846
 2789              		.loc 33 148 9 is_stmt 0 view .LVU847
 2790 0000 05E0     		b	.L216
 2791              	.LVL303:
 2792              	.L217:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* C = (q31_t) A << 24 */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Convert from q7 to q31 and store result in destination buffer */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     *pDst++ = (q31_t) * pIn++ << 24;
 2793              		.loc 33 153 5 is_stmt 1 view .LVU848
 2794              		.loc 33 153 23 is_stmt 0 view .LVU849
 2795 0002 10F9013B 		ldrsb	r3, [r0], #1
 2796              	.LVL304:
 2797              		.loc 33 153 31 view .LVU850
 2798 0006 1B06     		lsls	r3, r3, #24
 2799              		.loc 33 153 13 view .LVU851
 2800 0008 41F8043B 		str	r3, [r1], #4
 2801              	.LVL305:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     /* Decrement loop counter */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****     blkCnt--;
 2802              		.loc 33 156 5 is_stmt 1 view .LVU852
 2803              		.loc 33 156 11 is_stmt 0 view .LVU853
 2804 000c 013A     		subs	r2, r2, #1
 2805              	.LVL306:
 2806              	.L216:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   {
 2807              		.loc 33 148 9 is_stmt 1 view .LVU854
 2808 000e 002A     		cmp	r2, #0
 2809 0010 F7D1     		bne	.L217
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c ****   }
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/SupportFunctions/arm_q7_to_q31.c **** }
 2810              		.loc 33 159 1 is_stmt 0 view .LVU855
 2811 0012 7047     		bx	lr
 2812              		.cfi_endproc
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 165


 2813              	.LFE175:
 2815              		.text
 2816              	.Letext0:
 2817              		.file 34 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 2818              		.file 35 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 2819              		.file 36 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_types.h"
 2820              		.file 37 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/support_functions.h"
 2821              		.file 38 "<built-in>"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 166


DEFINED SYMBOLS
                            *ABS*:00000000 SupportFunctions.c
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:20     .text.arm_bitonic_sort_core_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:25     .text.arm_bitonic_sort_core_f32:00000000 arm_bitonic_sort_core_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:203    .text.arm_heapify:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:208    .text.arm_heapify:00000000 arm_heapify
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:336    .text.topDownMerge:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:341    .text.topDownMerge:00000000 topDownMerge
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:440    .text.arm_merge_sort_core_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:445    .text.arm_merge_sort_core_f32:00000000 arm_merge_sort_core_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:534    .text.arm_quick_sort_partition_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:539    .text.arm_quick_sort_partition_f32:00000000 arm_quick_sort_partition_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:679    .text.arm_quick_sort_core_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:684    .text.arm_quick_sort_core_f32:00000000 arm_quick_sort_core_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:744    .text.arm_barycenter_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:750    .text.arm_barycenter_f32:00000000 arm_barycenter_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:882    .text.arm_barycenter_f32:00000064 $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:887    .text.arm_bitonic_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:893    .text.arm_bitonic_sort_f32:00000000 arm_bitonic_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:994    .text.arm_bubble_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1000   .text.arm_bubble_sort_f32:00000000 arm_bubble_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1111   .text.arm_copy_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1117   .text.arm_copy_f32:00000000 arm_copy_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1154   .text.arm_copy_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1160   .text.arm_copy_q15:00000000 arm_copy_q15
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1197   .text.arm_copy_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1203   .text.arm_copy_q31:00000000 arm_copy_q31
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1240   .text.arm_copy_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1246   .text.arm_copy_q7:00000000 arm_copy_q7
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1283   .text.arm_fill_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1289   .text.arm_fill_f32:00000000 arm_fill_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1323   .text.arm_fill_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1329   .text.arm_fill_q15:00000000 arm_fill_q15
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1363   .text.arm_fill_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1369   .text.arm_fill_q31:00000000 arm_fill_q31
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1403   .text.arm_fill_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1409   .text.arm_fill_q7:00000000 arm_fill_q7
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1443   .text.arm_heap_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1449   .text.arm_heap_sort_f32:00000000 arm_heap_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1563   .text.arm_insertion_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1569   .text.arm_insertion_sort_f32:00000000 arm_insertion_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1672   .text.arm_merge_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1678   .text.arm_merge_sort_f32:00000000 arm_merge_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1752   .text.arm_merge_sort_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1758   .text.arm_merge_sort_init_f32:00000000 arm_merge_sort_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1779   .text.arm_quick_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1785   .text.arm_quick_sort_f32:00000000 arm_quick_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1836   .text.arm_selection_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1842   .text.arm_selection_sort_f32:00000000 arm_selection_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1979   .text.arm_sort_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:1985   .text.arm_sort_f32:00000000 arm_sort_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2007   .text.arm_sort_f32:00000010 $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2013   .text.arm_sort_f32:00000016 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2062   .text.arm_sort_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2068   .text.arm_sort_init_f32:00000000 arm_sort_init_f32
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2089   .text.arm_weighted_sum_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2095   .text.arm_weighted_sum_f32:00000000 arm_weighted_sum_f32
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s 			page 167


C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2154   .text.arm_weighted_sum_f32:0000002c $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2159   .text.arm_float_to_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2165   .text.arm_float_to_q15:00000000 arm_float_to_q15
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2221   .text.arm_float_to_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2227   .text.arm_float_to_q31:00000000 arm_float_to_q31
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2307   .text.arm_float_to_q31:0000003c $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2312   .text.arm_float_to_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2318   .text.arm_float_to_q7:00000000 arm_float_to_q7
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2373   .text.arm_q15_to_float:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2379   .text.arm_q15_to_float:00000000 arm_q15_to_float
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2424   .text.arm_q15_to_float:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2429   .text.arm_q15_to_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2435   .text.arm_q15_to_q31:00000000 arm_q15_to_q31
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2475   .text.arm_q15_to_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2481   .text.arm_q15_to_q7:00000000 arm_q15_to_q7
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2521   .text.arm_q31_to_float:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2527   .text.arm_q31_to_float:00000000 arm_q31_to_float
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2570   .text.arm_q31_to_float:00000020 $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2575   .text.arm_q31_to_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2581   .text.arm_q31_to_q15:00000000 arm_q31_to_q15
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2621   .text.arm_q31_to_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2627   .text.arm_q31_to_q7:00000000 arm_q31_to_q7
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2667   .text.arm_q7_to_float:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2673   .text.arm_q7_to_float:00000000 arm_q7_to_float
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2718   .text.arm_q7_to_float:00000024 $d
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2723   .text.arm_q7_to_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2729   .text.arm_q7_to_q15:00000000 arm_q7_to_q15
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2770   .text.arm_q7_to_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\ccIWThgb.s:2776   .text.arm_q7_to_q31:00000000 arm_q7_to_q31

UNDEFINED SYMBOLS
memcpy
__aeabi_f2lz
