# system info maoin on 2025.01.14.10:33:21
system_info:
name,value
DEVICE,10M50DAF484C7G
DEVICE_FAMILY,MAX 10
GENERATION_ID,1736847198
#
#
# Files generated for maoin on 2025.01.14.10:33:21
files:
filepath,kind,attributes,module,is_top
simulation/maoin.vhd,VHDL,,maoin,true
simulation/maoin_rst_controller.vhd,VHDL,,maoin,false
simulation/maoin_rst_controller_001.vhd,VHDL,,maoin,false
simulation/submodules/AV2SEGM3.vhd,VHDL,,AV2SEGM3,false
simulation/submodules/maoin_btn0.vhd,VHDL,,maoin_btn0,false
simulation/submodules/maoin_cpu.v,VERILOG,,maoin_cpu,false
simulation/submodules/maoin_jtag_uart_0.vhd,VHDL,,maoin_jtag_uart_0,false
simulation/submodules/maoin_ram.vhd,VHDL,,maoin_ram,false
simulation/submodules/maoin_timer_0.vhd,VHDL,,maoin_timer_0,false
simulation/submodules/maoin_mm_interconnect_0.v,VERILOG,,maoin_mm_interconnect_0,false
simulation/submodules/maoin_irq_mapper.sv,SYSTEM_VERILOG,,maoin_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/maoin_cpu_cpu_rf_ram_a.mif,MIF,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_rf_ram_a.dat,DAT,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_rf_ram_a.hex,HEX,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_rf_ram_b.mif,MIF,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_rf_ram_b.dat,DAT,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_rf_ram_b.hex,HEX,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_ociram_default_contents.mif,MIF,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_ociram_default_contents.dat,DAT,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_ociram_default_contents.hex,HEX,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu.sdc,SDC,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_nios2_waves.do,OTHER,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_test_bench.v,VERILOG,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_debug_slave_tck.v,VERILOG,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_debug_slave_sysclk.v,VERILOG,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu_debug_slave_wrapper.v,VERILOG,,maoin_cpu_cpu,false
simulation/submodules/maoin_cpu_cpu.v,VERILOG,,maoin_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/maoin_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_router,false
simulation/submodules/maoin_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_router_001,false
simulation/submodules/maoin_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_router_002,false
simulation/submodules/maoin_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_router_003,false
simulation/submodules/maoin_mm_interconnect_0_router_004.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_router_004,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/maoin_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_demux,false
simulation/submodules/maoin_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/maoin_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_mux,false
simulation/submodules/maoin_mm_interconnect_0_cmd_mux_002.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_cmd_mux_002,false
simulation/submodules/maoin_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_rsp_demux,false
simulation/submodules/maoin_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_rsp_mux,false
simulation/submodules/maoin_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_width_adapter.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_width_adapter,false
simulation/submodules/maoin_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,maoin_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/maoin_mm_interconnect_0_avalon_st_adapter_001.vhd,VHDL,,maoin_mm_interconnect_0_avalon_st_adapter_001,false
simulation/submodules/maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
simulation/submodules/maoin_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv,SYSTEM_VERILOG,,maoin_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
maoin.AV2SEGM3_0,AV2SEGM3
maoin.btn0,maoin_btn0
maoin.cpu,maoin_cpu
maoin.cpu.cpu,maoin_cpu_cpu
maoin.jtag_uart_0,maoin_jtag_uart_0
maoin.ram,maoin_ram
maoin.timer_0,maoin_timer_0
maoin.mm_interconnect_0,maoin_mm_interconnect_0
maoin.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
maoin.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
maoin.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.ram_s1_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.btn0_s1_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.timer_0_s1_translator,altera_merlin_slave_translator
maoin.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
maoin.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
maoin.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.ram_s1_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.btn0_s1_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.timer_0_s1_agent,altera_merlin_slave_agent
maoin.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.ram_s1_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.btn0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.timer_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
maoin.mm_interconnect_0.router,maoin_mm_interconnect_0_router
maoin.mm_interconnect_0.router_001,maoin_mm_interconnect_0_router_001
maoin.mm_interconnect_0.router_002,maoin_mm_interconnect_0_router_002
maoin.mm_interconnect_0.router_006,maoin_mm_interconnect_0_router_002
maoin.mm_interconnect_0.router_007,maoin_mm_interconnect_0_router_002
maoin.mm_interconnect_0.router_003,maoin_mm_interconnect_0_router_003
maoin.mm_interconnect_0.router_004,maoin_mm_interconnect_0_router_004
maoin.mm_interconnect_0.router_005,maoin_mm_interconnect_0_router_004
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_burst_adapter,altera_merlin_burst_adapter
maoin.mm_interconnect_0.cmd_demux,maoin_mm_interconnect_0_cmd_demux
maoin.mm_interconnect_0.cmd_demux_001,maoin_mm_interconnect_0_cmd_demux_001
maoin.mm_interconnect_0.rsp_demux_002,maoin_mm_interconnect_0_cmd_demux_001
maoin.mm_interconnect_0.rsp_demux_003,maoin_mm_interconnect_0_cmd_demux_001
maoin.mm_interconnect_0.cmd_mux,maoin_mm_interconnect_0_cmd_mux
maoin.mm_interconnect_0.cmd_mux_001,maoin_mm_interconnect_0_cmd_mux
maoin.mm_interconnect_0.cmd_mux_004,maoin_mm_interconnect_0_cmd_mux
maoin.mm_interconnect_0.cmd_mux_005,maoin_mm_interconnect_0_cmd_mux
maoin.mm_interconnect_0.cmd_mux_002,maoin_mm_interconnect_0_cmd_mux_002
maoin.mm_interconnect_0.cmd_mux_003,maoin_mm_interconnect_0_cmd_mux_002
maoin.mm_interconnect_0.rsp_demux,maoin_mm_interconnect_0_rsp_demux
maoin.mm_interconnect_0.rsp_demux_001,maoin_mm_interconnect_0_rsp_demux
maoin.mm_interconnect_0.rsp_demux_004,maoin_mm_interconnect_0_rsp_demux
maoin.mm_interconnect_0.rsp_demux_005,maoin_mm_interconnect_0_rsp_demux
maoin.mm_interconnect_0.rsp_mux,maoin_mm_interconnect_0_rsp_mux
maoin.mm_interconnect_0.rsp_mux_001,maoin_mm_interconnect_0_rsp_mux_001
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_rsp_width_adapter,altera_merlin_width_adapter
maoin.mm_interconnect_0.AV2SEGM3_0_avalon_slave_cmd_width_adapter,altera_merlin_width_adapter
maoin.mm_interconnect_0.avalon_st_adapter,maoin_mm_interconnect_0_avalon_st_adapter
maoin.mm_interconnect_0.avalon_st_adapter.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0
maoin.mm_interconnect_0.avalon_st_adapter_002,maoin_mm_interconnect_0_avalon_st_adapter
maoin.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0
maoin.mm_interconnect_0.avalon_st_adapter_003,maoin_mm_interconnect_0_avalon_st_adapter
maoin.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0
maoin.mm_interconnect_0.avalon_st_adapter_004,maoin_mm_interconnect_0_avalon_st_adapter
maoin.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0
maoin.mm_interconnect_0.avalon_st_adapter_005,maoin_mm_interconnect_0_avalon_st_adapter
maoin.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_error_adapter_0
maoin.mm_interconnect_0.avalon_st_adapter_001,maoin_mm_interconnect_0_avalon_st_adapter_001
maoin.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,maoin_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
maoin.irq_mapper,maoin_irq_mapper
maoin.rst_controller,altera_reset_controller
maoin.rst_controller_001,altera_reset_controller
maoin.rst_controller,altera_reset_controller
maoin.rst_controller_001,altera_reset_controller
