 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MatrixMultiplier
Version: T-2022.03-SP4
Date   : Wed Apr 17 18:20:35 2024
****************************************

Operating Conditions: PVT_0P9V_125C   Library: slow_vdd1v0
Wire Load Model Mode: top

  Startpoint: loaded_num_b0[0]
              (input port clocked by clk)
  Endpoint: result1_reg_reg[13]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  input external delay                   0.1000     0.1000 r
  loaded_num_b0[0] (in)                  0.0137     0.1137 r
  U4080/Y (INVX3)                        0.0471     0.1608 f
  U8090/Y (NAND2BX1)                     0.0970     0.2578 f
  U6459/Y (INVXL)                        0.0590     0.3168 r
  U4738/Y (NAND2BX1)                     0.0673     0.3841 f
  U4403/Y (OAI2BB1X1)                    0.0620     0.4461 r
  U4246/Y (INVX1)                        0.0408     0.4868 f
  U4249/Y (XNOR2XL)                      0.1051     0.5920 f
  U6184/Y (XNOR2X1)                      0.1661     0.7580 r
  U5959/Y (INVX1)                        0.0359     0.7939 f
  U8093/Y (XOR2XL)                       0.1761     0.9700 r
  U8094/Y (XOR2XL)                       0.1361     1.1061 f
  U6021/Y (XNOR2XL)                      0.1487     1.2548 r
  U6020/Y (XNOR2XL)                      0.1425     1.3973 r
  U4524/Y (NAND2BXL)                     0.0607     1.4580 r
  U8147/Y (AND4XL)                       0.2983     1.7563 r
  U5140/Y (NOR3X1)                       0.0397     1.7960 f
  U4165/Y (NAND3BX1)                     0.1648     1.9609 f
  U4642/Y (NAND3X1)                      0.0970     2.0579 r
  U4155/Y (AND3XL)                       0.1765     2.2344 r
  U4148/Y (NAND2BX1)                     0.0677     2.3021 r
  U4147/Y (NAND2XL)                      0.0643     2.3664 f
  U7072/Y (NAND2BXL)                     0.0539     2.4203 r
  U5087/Y (NAND4X1)                      0.1194     2.5397 f
  U4833/Y (NAND2XL)                      0.1078     2.6475 r
  result1_reg_reg[13]/D (DFFRHQX1)       0.0000     2.6475 r
  data arrival time                                 2.6475

  clock clk (rise edge)                  1.0000     1.0000
  clock network delay (ideal)            0.0000     1.0000
  clock uncertainty                     -0.0500     0.9500
  result1_reg_reg[13]/CK (DFFRHQX1)      0.0000     0.9500 r
  library setup time                    -0.1315     0.8185
  data required time                                0.8185
  -----------------------------------------------------------
  data required time                                0.8185
  data arrival time                                -2.6475
  -----------------------------------------------------------
  slack (VIOLATED)                                 -1.8290


1
