#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Wed Jul 19 18:44:18 2017
# Process ID: 14976
# Current directory: C:/College/Thesis/VivadoProjects/SHA1_BRAM_10
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15744 C:\College\Thesis\VivadoProjects\SHA1_BRAM_10\SHA1_BRAM.xpr
# Log file: C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/vivado.log
# Journal file: C:/College/Thesis/VivadoProjects/SHA1_BRAM_10\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.xpr
reset_run blk_mem_gen_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
generate_target Simulation [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files C:/College/Thesis/VivadoProjects/SHA1_BRAM_10/SHA1_BRAM.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -force -quiet
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
launch_simulation
source tb.tcl
close_sim
launch_simulation -mode post-synthesis -type timing
source tb.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
launch_simulation -mode post-synthesis -type timing
source tb.tcl
close_sim
close_sim
launch_simulation
source tb.tcl
launch_simulation -mode post-synthesis -type functional
source tb.tcl
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
close_sim
close_sim
refresh_design
launch_simulation
source tb.tcl
launch_simulation -mode post-synthesis -type functional
source tb.tcl
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 2
wait_on_run synth_1
refresh_design
launch_simulation -mode post-synthesis -type functional
source tb.tcl
launch_simulation -mode post-synthesis -type timing
source tb.tcl
