
Efinix Static Timing Analysis Report
Version: 2023.2.307.5.10
Date: Fri Nov 08 18:05:33 2024

Copyright (C) 2013 - 2023  All rights reserved.

Top-level Entity Name: Ti60_Demo

SDC Filename: C:/Users/Administrator/Desktop/wujisuofang/Ti60F225_ADV7611_HDMI_480P/Ti60_ADV7611_HDMI_640x480_EDID/Ti60_Demo.pt.sdc

Timing Model: C4
	process : typical
	temperature : 0C to 85C
	voltage : 0.95 +/-30mV
	speedgrade : 4
	technology : t16ff
	status : final

---------- Table of Contents (begin) ----------
   1. Clock Frequency Summary
   2. Clock Relationship Summary
   3. Path Details for Max Critical Paths
   4. Path Details for Min Critical Paths
---------- Table of Contents (end) ------------

---------- 1. Clock Frequency Summary (begin) ----------

User target constrained clocks
 Clock Name   Period (ns)  Frequency (MHz)    Waveform        Targets
dsi_byteclk_i    23.809         42.001     {0.000 11.904} {dsi_byteclk_i}
dsi_txcclk_i      5.952        168.011     {2.232 5.208}  {dsi_txcclk_i} 
dsi_serclk_i      5.952        168.011     {0.744 3.720}  {dsi_serclk_i} 
tdqss_clk         2.604        384.025     {0.000 1.302}  {tdqss_clk}    
core_clk          5.208        192.012     {0.000 2.604}  {core_clk}     
tac_clk           2.604        384.025     {0.000 1.302}  {tac_clk}      
twd_clk           2.604        384.025     {0.651 1.953}  {twd_clk}      
clk_sys          10.417         95.997     {0.000 5.208}  {clk_sys}      
clk_pixel        13.441         74.399     {0.000 6.720}  {clk_pixel}    
clk_pixel_10x     1.344        744.048     {0.336 1.008}  {clk_pixel_10x}
clk_lvds_1x      20.833         48.001     {0.000 10.416} {clk_lvds_1x}  
clk_lvds_7x       2.976        336.022     {0.744 2.232}  {clk_lvds_7x}  
clk_27m          62.500         16.000     {0.000 31.250} {clk_27m}      
cmos_pclk        10.000        100.000     {0.000 5.000}  {cmos_pclk}    

Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 tdqss_clk      2.208        452.899         (R-R)
 core_clk       4.185        238.949         (R-R)
 tac_clk        2.107        474.608         (R-R)
 twd_clk        1.998        500.501         (R-R)
 clk_sys        7.175        139.373         (R-R)
 clk_pixel      5.602        178.508         (R-R)
 cmos_pclk      4.384        228.102         (F-R)

Geomean max period: 3.532

---------- Clock Frequency Summary (end) ---------------

---------- 2. Clock Relationship Summary (begin) ----------

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           2.604           0.396            (R-R)
   tdqss_clk        core_clk            2.604           1.868            (R-R)
   core_clk         tdqss_clk           2.604           1.377            (R-R)
   core_clk         core_clk            5.208           1.023            (R-R)
   core_clk         tac_clk             2.604           1.802            (R-R)
   core_clk         twd_clk             0.651           0.376            (R-R)
   core_clk         clk_sys             4.500           2.832            (R-R)
   tac_clk          core_clk            2.604           1.607            (R-R)
   tac_clk          tac_clk             2.604           0.497            (R-R)
   twd_clk          twd_clk             2.604           0.606            (R-R)
   clk_sys          core_clk            4.500           2.810            (R-R)
   clk_sys          clk_sys            10.417           3.242            (R-R)
   clk_pixel        clk_pixel          13.441           7.839            (R-R)
   cmos_pclk        cmos_pclk          10.000           7.270            (R-R)
   cmos_pclk        cmos_pclk           5.000           2.808            (F-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   tdqss_clk        tdqss_clk           0.000           0.090            (R-R)
   tdqss_clk        core_clk            0.000           0.173            (R-R)
   core_clk         tdqss_clk           0.000           0.054            (R-R)
   core_clk         core_clk            0.000           0.034            (R-R)
   core_clk         tac_clk             0.000           0.151            (R-R)
   core_clk         twd_clk            -1.953           1.964            (R-R)
   tac_clk          core_clk            0.000           0.286            (R-R)
   tac_clk          tac_clk             0.000           0.029            (R-R)
   twd_clk          twd_clk             0.000           0.033            (R-R)
   clk_sys          clk_sys             0.000           0.035            (R-R)
   clk_pixel        clk_pixel           0.000           0.047            (R-R)
   cmos_pclk        cmos_pclk           0.000           0.046            (R-R)
   cmos_pclk        cmos_pclk          -5.000           6.265            (F-R)

NOTE: Values are in nanoseconds.

---------- Clock Relationship Summary (end) ---------------

---------- 3. Path Details for Max Critical Paths (begin) ----------

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 0.376 (required time - arrival time)                                                                                   
Delay         : 0.177                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.293
--------------------------------------
End-of-path arrival time       : 2.080

Constraint                     : 0.651
+ Capture Clock Path Delay     : 1.915
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 2.456

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.787             743       (133,42) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff         0.290             0.290              2         (133,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         0.003             0.293              2         (133,37)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                    net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.915             554       (133,37) 

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : addr[3]~FF|CLK                      
Path End      : addr[3]                             
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.396 (required time - arrival time)
Delay         : 1.212                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.325
--------------------------------------
End-of-path arrival time       : 3.169

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
     name       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================
tdqss_clk         inpad        0.000             0.000               0        (110,0) 
tdqss_clk         inpad        0.110             0.110             124        (110,0) 
tdqss_clk         net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:90
addr[3]~FF|CLK    ff           0.000             1.844             124        (162,90)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
addr[3]~FF|Q    ff           0.113             0.113              2         (162,90)
addr[3]         net          1.168             1.281              2         (162,90)
   Routing elements:
      Manhattan distance of X:111, Y:90
addr[3]         outpad       0.044             1.325              2         (51,0)  
addr[3]         outpad       0.000             1.325              0         (51,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:60, Y:0
tdqss_clk~CLKOUT~50~1    outpad       0.044             1.834             124        (50,0) 
tdqss_clk~CLKOUT~50~1    outpad       0.000             1.834               0        (50,0) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ba[0]~FF|CLK                        
Path End      : ba[0]                               
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.433 (required time - arrival time)
Delay         : 1.120                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.238
--------------------------------------
End-of-path arrival time       : 3.132

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:73
ba[0]~FF|CLK    ff           0.000             1.894             124        (175,73)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 ba[0]~FF|Q     ff           0.118             0.118              2         (175,73)
 ba[0]          net          1.076             1.194              2         (175,73)
   Routing elements:
      Manhattan distance of X:102, Y:73
 ba[0]          outpad       0.044             1.238              2         (73,0)  
 ba[0]          outpad       0.000             1.238              0         (73,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:36, Y:0
tdqss_clk~CLKOUT~74~1    outpad       0.044             1.834             124        (74,0) 
tdqss_clk~CLKOUT~74~1    outpad       0.000             1.834               0        (74,0) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_oe[1]                         
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.486 (required time - arrival time)
Delay         : 1.122                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.235
--------------------------------------
End-of-path arrival time       : 3.079

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             124        (110,0) 
tdqss_clk             net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:42
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             124        (178,42)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (178,42)
o_dqs_n_oe[0]       net          1.078             1.191              5         (178,42)
   Routing elements:
      Manhattan distance of X:149, Y:42
o_dqs_oe[1]         outpad       0.044             1.235              5         (29,0)  
o_dqs_oe[1]         outpad       0.000             1.235              0         (29,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
tdqss_clk~CLKOUT~32~1    outpad       0.044             1.834             124        (32,0) 
tdqss_clk~CLKOUT~32~1    outpad       0.000             1.834               0        (32,0) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : o_dqs_oe[1]~FF|CLK                  
Path End      : o_dqs_n_oe[1]                       
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.487 (required time - arrival time)
Delay         : 1.121                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.234
--------------------------------------
End-of-path arrival time       : 3.078

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
       name         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================
tdqss_clk             inpad        0.000             0.000               0        (110,0) 
tdqss_clk             inpad        0.110             0.110             124        (110,0) 
tdqss_clk             net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:42
o_dqs_oe[1]~FF|CLK    ff           0.000             1.844             124        (178,42)

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
o_dqs_oe[1]~FF|Q    ff           0.113             0.113              5         (178,42)
o_dqs_n_oe[0]       net          1.077             1.190              5         (178,42)
   Routing elements:
      Manhattan distance of X:148, Y:42
o_dqs_n_oe[1]       outpad       0.044             1.234              5         (30,0)  
o_dqs_n_oe[1]       outpad       0.000             1.234              0         (30,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:77, Y:0
tdqss_clk~CLKOUT~33~1    outpad       0.044             1.834             124        (33,0) 
tdqss_clk~CLKOUT~33~1    outpad       0.000             1.834               0        (33,0) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : odt~FF|CLK                          
Path End      : odt                                 
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.525 (required time - arrival time)
Delay         : 1.083                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.196
--------------------------------------
End-of-path arrival time       : 3.040

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:73
 odt~FF|CLK     ff           0.000             1.844             124        (178,73)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
  odt~FF|Q      ff           0.113             0.113              2         (178,73)
  odt           net          1.039             1.152              2         (178,73)
   Routing elements:
      Manhattan distance of X:107, Y:73
  odt           outpad       0.044             1.196              2         (71,0)  
  odt           outpad       0.000             1.196              0         (71,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:37, Y:0
tdqss_clk~CLKOUT~73~1    outpad       0.044             1.834             124        (73,0) 
tdqss_clk~CLKOUT~73~1    outpad       0.000             1.834               0        (73,0) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cs~FF|CLK                           
Path End      : cs                                  
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.641 (required time - arrival time)
Delay         : 0.912                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 1.030
--------------------------------------
End-of-path arrival time       : 2.924

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:68
 cs~FF|CLK      ff           0.000             1.894             124        (175,68)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
  cs~FF|Q       ff           0.118             0.118              2         (175,68)
  cs            net          0.868             0.986              2         (175,68)
   Routing elements:
      Manhattan distance of X:80, Y:68
  cs            outpad       0.044             1.030              2         (95,0)  
  cs            outpad       0.000             1.030              0         (95,0)  

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
tdqss_clk                inpad        0.000             0.000               0        (110,0)
tdqss_clk                inpad        0.110             0.110             124        (110,0)
tdqss_clk                net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:15, Y:0
tdqss_clk~CLKOUT~95~1    outpad       0.044             1.834             124        (95,0) 
tdqss_clk~CLKOUT~95~1    outpad       0.000             1.834               0        (95,0) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : cke~FF|D                                                                                                 
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.663 (required time - arrival time)                                                                     
Delay         : 0.640                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.831
--------------------------------------
End-of-path arrival time       : 3.675

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,82)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[14] ram_8192x20     1.188             1.188              2         (156,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[46]                net             0.586             1.774              2         (156,82)
   Routing elements:
      Manhattan distance of X:22, Y:8
LUT__30280|in[1]                                                                                               lut             0.054             1.828              2         (178,74)
LUT__30280|out                                                                                                 lut             0.000             1.828              2         (178,74)
cke~FF|D                                                                                                       ff              0.003             1.831              2         (178,74)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:74
 cke~FF|CLK     ff           0.000             1.844             124        (178,74)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ba[1]~FF|CLK                        
Path End      : ba[1]                               
Launch Clock  : tdqss_clk (RISE)                    
Capture Clock : tdqss_clk (RISE)                    
Slack         : 0.683 (required time - arrival time)
Delay         : 0.870                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.894
+ Clock To Q + Data Path Delay : 0.988
--------------------------------------
End-of-path arrival time       : 2.882

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.834
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.565

Launch Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:80
ba[1]~FF|CLK    ff           0.000             1.894             124        (175,80)

Data Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 ba[1]~FF|Q     ff           0.118             0.118              2         (175,80)
 ba[1]          net          0.826             0.944              2         (175,80)
   Routing elements:
      Manhattan distance of X:41, Y:80
 ba[1]          outpad       0.044             0.988              2         (134,0) 
 ba[1]          outpad       0.000             0.988              0         (134,0) 

Capture Clock Path
         name           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================
tdqss_clk                 inpad        0.000             0.000               0        (110,0)
tdqss_clk                 inpad        0.110             0.110             124        (110,0)
tdqss_clk                 net          1.680             1.790             124        (110,0)
   Routing elements:
      Manhattan distance of X:22, Y:0
tdqss_clk~CLKOUT~132~1    outpad       0.044             1.834             124        (132,0)
tdqss_clk~CLKOUT~132~1    outpad       0.000             1.834               0        (132,0)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK
Path End      : we~FF|D                                                                                                  
Launch Clock  : tdqss_clk (RISE)                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                         
Slack         : 0.722 (required time - arrival time)                                                                     
Delay         : 0.581                                                                                                    

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.772
--------------------------------------
End-of-path arrival time       : 3.616

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
tdqss_clk                                                                                                 inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                 inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                 net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:46, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RCLK ram_8192x20     0.000             1.844             124        (156,82)

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|RDATA[15] ram_8192x20     1.188             1.188              2         (156,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[47]                net             0.527             1.715              2         (156,82)
   Routing elements:
      Manhattan distance of X:22, Y:1
LUT__30279|in[1]                                                                                               lut             0.054             1.769              2         (178,81)
LUT__30279|out                                                                                                 lut             0.000             1.769              2         (178,81)
we~FF|D                                                                                                        ff              0.003             1.772              2         (178,81)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
 tdqss_clk      inpad        0.000             0.000               0        (110,0) 
 tdqss_clk      inpad        0.110             0.110             124        (110,0) 
 tdqss_clk      net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:81
 we~FF|CLK      ff           0.000             1.844             124        (178,81)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK
Path End      : ba[1]~FF|D                                                                                              
Launch Clock  : tdqss_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                        
Slack         : 0.742 (required time - arrival time)                                                                    
Delay         : 0.611                                                                                                   

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 1.802
--------------------------------------
End-of-path arrival time       : 3.646

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                inpad           0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                inpad           0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                net             1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:37, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RCLK ram_8192x20     0.000             1.844             124        (147,82)

Data Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|RDATA[2] ram_8192x20     1.188             1.188              2         (147,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/o_ac_bus[2]               net             0.557             1.745              2         (147,82)
   Routing elements:
      Manhattan distance of X:28, Y:2
LUT__30764|in[0]                                                                                             lut             0.054             1.799              2         (175,80)
LUT__30764|out                                                                                               lut             0.000             1.799              2         (175,80)
ba[1]~FF|D                                                                                                   ff              0.003             1.802              2         (175,80)

Capture Clock Path
    name      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================
tdqss_clk       inpad        0.000             0.000               0        (110,0) 
tdqss_clk       inpad        0.110             0.110             124        (110,0) 
tdqss_clk       net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:80
ba[1]~FF|CLK    ff           0.000             1.894             124        (175,80)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.868 (required time - arrival time)                                                                                               
Delay         : 0.503                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.619
--------------------------------------
End-of-path arrival time       : 2.463

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.844             124        (152,98)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff         0.616             0.616              3         (152,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.619              3         (151,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             743       (151,90) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.919 (required time - arrival time)                                                                                               
Delay         : 0.452                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.568
--------------------------------------
End-of-path arrival time       : 2.412

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.844             124        (159,92)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff         0.565             0.565              3         (159,92)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.568              3         (155,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             743       (155,84) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 1.950 (required time - arrival time)                                                                                               
Delay         : 0.371                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.487
--------------------------------------
End-of-path arrival time       : 2.331

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.844             124        (152,90)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.484             0.484              3         (152,90)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.487              3         (154,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (154,84) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.001 (required time - arrival time)                                                                                               
Delay         : 0.320                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.436
--------------------------------------
End-of-path arrival time       : 2.280

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                            net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.844             124        (152,96)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.433             0.433              4         (152,96)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.436              4         (154,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (154,92) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.038 (required time - arrival time)                                                                                               
Delay         : 0.333                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.449
--------------------------------------
End-of-path arrival time       : 2.293

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.844             124        (152,92)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff         0.446             0.446              3         (152,92)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.449              3         (155,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             743       (155,86) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.043 (required time - arrival time)                                                                                               
Delay         : 0.328                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.444
--------------------------------------
End-of-path arrival time       : 2.288

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.331

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.844             124        (159,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff         0.441             0.441              3         (159,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.444              3         (160,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             743       (160,90) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 2.115 (required time - arrival time)                                                                                               
Delay         : 0.206                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.844
+ Clock To Q + Data Path Delay : 0.322
--------------------------------------
End-of-path arrival time       : 2.166

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.844             124        (159,94)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.319             0.319              3         (159,94)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.322              3         (164,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (164,90) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.377 (required time - arrival time)                                                                                                                       
Delay         : 1.020                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.224
--------------------------------------
End-of-path arrival time       : 3.011

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (143,82) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.020             1.133             730        (143,82)
   Routing elements:
      Manhattan distance of X:32, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.224             730        (175,75)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.894             124        (175,75)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.377 (required time - arrival time)                                                                                                                       
Delay         : 1.020                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.224
--------------------------------------
End-of-path arrival time       : 3.011

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (143,82) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         1.020             1.133             730        (143,82)
   Routing elements:
      Manhattan distance of X:32, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.224             730        (175,74)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.894             124        (175,74)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 1.533 (required time - arrival time)                                                                                                                       
Delay         : 0.814                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.018
--------------------------------------
End-of-path arrival time       : 2.805

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (143,82) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.113             0.113             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.814             0.927             730        (143,82)
   Routing elements:
      Manhattan distance of X:35, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.018             730        (178,75)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.844             124        (178,75)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 1.533 (required time - arrival time)                                                                   
Delay         : 0.814                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.018
--------------------------------------
End-of-path arrival time       : 2.805

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (143,82) 

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.113             0.113             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.814             0.927             730        (143,82)
   Routing elements:
      Manhattan distance of X:35, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.091             1.018             730        (178,77)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                   net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.844             124        (178,77)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 1.856 (required time - arrival time)                                                                                               
Delay         : 0.524                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.645
--------------------------------------
End-of-path arrival time       : 2.482

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.837             743       (169,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.642             0.642              3         (169,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.645              3         (162,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.844             124        (162,84)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 1.929 (required time - arrival time)                                                                                         
Delay         : 0.501                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.622
--------------------------------------
End-of-path arrival time       : 2.459

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.894
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.388

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.837             743       (160,89) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff         0.619             0.619              2         (160,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         0.003             0.622              2         (175,66)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                          net          1.784             1.894             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.894             124        (175,66)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.072 (required time - arrival time)                                                                                               
Delay         : 0.308                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.429
--------------------------------------
End-of-path arrival time       : 2.266

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.837             743       (160,83) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.426             0.426              3         (160,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.429              3         (159,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.844             124        (159,82)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.145 (required time - arrival time)                                                                                               
Delay         : 0.235                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.356
--------------------------------------
End-of-path arrival time       : 2.193

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                               net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.837             743       (160,87) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.353             0.353              4         (160,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.356              4         (162,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.844             124        (162,92)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.177 (required time - arrival time)                                                                                               
Delay         : 0.258                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.374
--------------------------------------
End-of-path arrival time       : 2.161

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (164,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.371             0.371              3         (164,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.374              3         (159,95)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.844             124        (159,95)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 2.180 (required time - arrival time)                                                                                               
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.321
--------------------------------------
End-of-path arrival time       : 2.158

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.844
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.338

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                   net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.837             743       (160,85) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.318             0.318              3         (160,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.321              3         (159,85)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.110             0.110             124        (110,0) 
tdqss_clk                                                                                                                                net          1.734             1.844             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.844             124        (159,85)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.023 (required time - arrival time)                                                                                
Delay         : 2.884                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.075
--------------------------------------
End-of-path arrival time       : 5.862

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (147,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (147,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.589             1.777              74       (147,122)
   Routing elements:
      Manhattan distance of X:14, Y:24
LUT__31265|in[2]                                                                                                     lut             0.054             1.831              74       (133,98) 
LUT__31265|out                                                                                                       lut             0.000             1.831               2       (133,98) 
n20123                                                                                                               net             0.240             2.071               2       (133,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31266|in[3]                                                                                                     lut             0.054             2.125               2       (133,99) 
LUT__31266|out                                                                                                       lut             0.000             2.125               2       (133,99) 
n20124                                                                                                               net             0.293             2.418               2       (133,99) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__31267|in[1]                                                                                                     lut             0.054             2.472               2       (133,105)
LUT__31267|out                                                                                                       lut             0.000             2.472               2       (133,105)
n20125                                                                                                               net             0.212             2.684               2       (133,105)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__31278|in[1]                                                                                                     lut             0.054             2.738               2       (128,107)
LUT__31278|out                                                                                                       lut             0.000             2.738               2       (128,107)
n20136                                                                                                               net             0.224             2.962               2       (128,107)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__31279|in[3]                                                                                                     lut             0.054             3.016               2       (124,112)
LUT__31279|out                                                                                                       lut             0.000             3.016               6       (124,112)
n20137                                                                                                               net             0.357             3.373               6       (124,112)
   Routing elements:
      Manhattan distance of X:10, Y:1
LUT__31428|in[0]                                                                                                     lut             0.055             3.428               6       (114,113)
LUT__31428|out                                                                                                       lut             0.000             3.428               3       (114,113)
n20230                                                                                                               net             0.105             3.533               3       (114,113)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31445|in[2]                                                                                                     lut             0.054             3.587               3       (112,113)
LUT__31445|out                                                                                                       lut             0.000             3.587               2       (112,113)
n20244                                                                                                               net             0.174             3.761               2       (112,113)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31450|in[0]                                                                                                     lut             0.054             3.815               2       (112,114)
LUT__31450|out                                                                                                       lut             0.000             3.815               2       (112,114)
n20249                                                                                                               net             0.203             4.018               2       (112,114)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31452|in[0]                                                                                                     lut             0.054             4.072               2       (118,119)
LUT__31452|out                                                                                                       lut             0.000             4.072               2       (118,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             4.075               2       (118,119)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (118,119)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.035 (required time - arrival time)                                                                                
Delay         : 2.872                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 4.063
--------------------------------------
End-of-path arrival time       : 5.850

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              40       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.345             1.533              40       (132,122)
   Routing elements:
      Manhattan distance of X:9, Y:7
LUT__31149|in[3]                                                                                                     lut             0.055             1.588              40       (141,129)
LUT__31149|out                                                                                                       lut             0.000             1.588               2       (141,129)
n20007                                                                                                               net             0.250             1.838               2       (141,129)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__31150|in[3]                                                                                                     lut             0.054             1.892               2       (137,130)
LUT__31150|out                                                                                                       lut             0.000             1.892               2       (137,130)
n20008                                                                                                               net             0.361             2.253               2       (137,130)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__31153|in[0]                                                                                                     lut             0.055             2.308               2       (135,127)
LUT__31153|out                                                                                                       lut             0.000             2.308               2       (135,127)
n20011                                                                                                               net             0.177             2.485               2       (135,127)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31164|in[1]                                                                                                     lut             0.054             2.539               2       (133,127)
LUT__31164|out                                                                                                       lut             0.000             2.539               2       (133,127)
n20022                                                                                                               net             0.510             3.049               2       (133,127)
   Routing elements:
      Manhattan distance of X:14, Y:17
LUT__31186|in[2]                                                                                                     lut             0.054             3.103               2       (119,110)
LUT__31186|out                                                                                                       lut             0.000             3.103               5       (119,110)
n20044                                                                                                               net             0.102             3.205               5       (119,110)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31404|in[0]                                                                                                     lut             0.054             3.259               5       (119,112)
LUT__31404|out                                                                                                       lut             0.000             3.259               2       (119,112)
n20209                                                                                                               net             0.163             3.422               2       (119,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31406|in[0]                                                                                                     lut             0.055             3.477               2       (114,112)
LUT__31406|out                                                                                                       lut             0.000             3.477               2       (114,112)
n20211                                                                                                               net             0.262             3.739               2       (114,112)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31407|in[2]                                                                                                     lut             0.055             3.794               2       (108,117)
LUT__31407|out                                                                                                       lut             0.000             3.794               2       (108,117)
n20212                                                                                                               net             0.212             4.006               2       (108,117)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__31408|in[3]                                                                                                     lut             0.054             4.060               2       (118,117)
LUT__31408|out                                                                                                       lut             0.000             4.060               2       (118,117)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             4.063               2       (118,117)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (118,117)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.100 (required time - arrival time)                                                                                
Delay         : 2.807                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.998
--------------------------------------
End-of-path arrival time       : 5.785

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (147,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (147,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.509             1.697              39       (147,122)
   Routing elements:
      Manhattan distance of X:10, Y:24
LUT__31268|in[3]                                                                                                     lut             0.054             1.751              39       (137,98) 
LUT__31268|out                                                                                                       lut             0.000             1.751               2       (137,98) 
n20126                                                                                                               net             0.125             1.876               2       (137,98) 
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31269|in[3]                                                                                                     lut             0.054             1.930               2       (139,98) 
LUT__31269|out                                                                                                       lut             0.000             1.930               2       (139,98) 
n20127                                                                                                               net             0.347             2.277               2       (139,98) 
   Routing elements:
      Manhattan distance of X:4, Y:9
LUT__31272|in[0]                                                                                                     lut             0.055             2.332               2       (135,107)
LUT__31272|out                                                                                                       lut             0.000             2.332               2       (135,107)
n20130                                                                                                               net             0.275             2.607               2       (135,107)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__31278|in[2]                                                                                                     lut             0.054             2.661               2       (128,107)
LUT__31278|out                                                                                                       lut             0.000             2.661               2       (128,107)
n20136                                                                                                               net             0.224             2.885               2       (128,107)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__31279|in[3]                                                                                                     lut             0.054             2.939               2       (124,112)
LUT__31279|out                                                                                                       lut             0.000             2.939               6       (124,112)
n20137                                                                                                               net             0.357             3.296               6       (124,112)
   Routing elements:
      Manhattan distance of X:10, Y:1
LUT__31428|in[0]                                                                                                     lut             0.055             3.351               6       (114,113)
LUT__31428|out                                                                                                       lut             0.000             3.351               3       (114,113)
n20230                                                                                                               net             0.105             3.456               3       (114,113)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31445|in[2]                                                                                                     lut             0.054             3.510               3       (112,113)
LUT__31445|out                                                                                                       lut             0.000             3.510               2       (112,113)
n20244                                                                                                               net             0.174             3.684               2       (112,113)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31450|in[0]                                                                                                     lut             0.054             3.738               2       (112,114)
LUT__31450|out                                                                                                       lut             0.000             3.738               2       (112,114)
n20249                                                                                                               net             0.203             3.941               2       (112,114)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31452|in[0]                                                                                                     lut             0.054             3.995               2       (118,119)
LUT__31452|out                                                                                                       lut             0.000             3.995               2       (118,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.998               2       (118,119)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (118,119)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.134 (required time - arrival time)                                                                                
Delay         : 2.773                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.964
--------------------------------------
End-of-path arrival time       : 5.751

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              40       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.376             1.564              40       (132,122)
   Routing elements:
      Manhattan distance of X:17, Y:2
LUT__31146|in[3]                                                                                                     lut             0.054             1.618              40       (149,124)
LUT__31146|out                                                                                                       lut             0.000             1.618               2       (149,124)
n20004                                                                                                               net             0.143             1.761               2       (149,124)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__31147|in[3]                                                                                                     lut             0.054             1.815               2       (146,124)
LUT__31147|out                                                                                                       lut             0.000             1.815               2       (146,124)
n20005                                                                                                               net             0.331             2.146               2       (146,124)
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__31148|in[1]                                                                                                     lut             0.054             2.200               2       (139,127)
LUT__31148|out                                                                                                       lut             0.000             2.200               2       (139,127)
n20006                                                                                                               net             0.186             2.386               2       (139,127)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__31164|in[0]                                                                                                     lut             0.054             2.440               2       (133,127)
LUT__31164|out                                                                                                       lut             0.000             2.440               2       (133,127)
n20022                                                                                                               net             0.510             2.950               2       (133,127)
   Routing elements:
      Manhattan distance of X:14, Y:17
LUT__31186|in[2]                                                                                                     lut             0.054             3.004               2       (119,110)
LUT__31186|out                                                                                                       lut             0.000             3.004               5       (119,110)
n20044                                                                                                               net             0.102             3.106               5       (119,110)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31404|in[0]                                                                                                     lut             0.054             3.160               5       (119,112)
LUT__31404|out                                                                                                       lut             0.000             3.160               2       (119,112)
n20209                                                                                                               net             0.163             3.323               2       (119,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31406|in[0]                                                                                                     lut             0.055             3.378               2       (114,112)
LUT__31406|out                                                                                                       lut             0.000             3.378               2       (114,112)
n20211                                                                                                               net             0.262             3.640               2       (114,112)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31407|in[2]                                                                                                     lut             0.055             3.695               2       (108,117)
LUT__31407|out                                                                                                       lut             0.000             3.695               2       (108,117)
n20212                                                                                                               net             0.212             3.907               2       (108,117)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__31408|in[3]                                                                                                     lut             0.054             3.961               2       (118,117)
LUT__31408|out                                                                                                       lut             0.000             3.961               2       (118,117)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.964               2       (118,117)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (118,117)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.141 (required time - arrival time)                                                                                
Delay         : 2.766                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.957
--------------------------------------
End-of-path arrival time       : 5.744

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              40       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.573             1.761              40       (132,122)
   Routing elements:
      Manhattan distance of X:13, Y:20
LUT__31107|in[3]                                                                                                     lut             0.054             1.815              40       (145,102)
LUT__31107|out                                                                                                       lut             0.000             1.815               2       (145,102)
n19965                                                                                                               net             0.231             2.046               2       (145,102)
   Routing elements:
      Manhattan distance of X:5, Y:6
LUT__31108|in[3]                                                                                                     lut             0.054             2.100               2       (140,108)
LUT__31108|out                                                                                                       lut             0.000             2.100               2       (140,108)
n19966                                                                                                               net             0.168             2.268               2       (140,108)
   Routing elements:
      Manhattan distance of X:0, Y:5
LUT__31111|in[0]                                                                                                     lut             0.054             2.322               2       (140,113)
LUT__31111|out                                                                                                       lut             0.000             2.322               2       (140,113)
n19969                                                                                                               net             0.337             2.659               2       (140,113)
   Routing elements:
      Manhattan distance of X:14, Y:2
LUT__31122|in[1]                                                                                                     lut             0.055             2.714               2       (126,115)
LUT__31122|out                                                                                                       lut             0.000             2.714               2       (126,115)
n19980                                                                                                               net             0.229             2.943               2       (126,115)
   Routing elements:
      Manhattan distance of X:7, Y:5
LUT__31186|in[0]                                                                                                     lut             0.054             2.997               2       (119,110)
LUT__31186|out                                                                                                       lut             0.000             2.997               5       (119,110)
n20044                                                                                                               net             0.102             3.099               5       (119,110)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31404|in[0]                                                                                                     lut             0.054             3.153               5       (119,112)
LUT__31404|out                                                                                                       lut             0.000             3.153               2       (119,112)
n20209                                                                                                               net             0.163             3.316               2       (119,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31406|in[0]                                                                                                     lut             0.055             3.371               2       (114,112)
LUT__31406|out                                                                                                       lut             0.000             3.371               2       (114,112)
n20211                                                                                                               net             0.262             3.633               2       (114,112)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31407|in[2]                                                                                                     lut             0.055             3.688               2       (108,117)
LUT__31407|out                                                                                                       lut             0.000             3.688               2       (108,117)
n20212                                                                                                               net             0.212             3.900               2       (108,117)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__31408|in[3]                                                                                                     lut             0.054             3.954               2       (118,117)
LUT__31408|out                                                                                                       lut             0.000             3.954               2       (118,117)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.957               2       (118,117)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (118,117)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.151 (required time - arrival time)                                                                                
Delay         : 2.756                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.947
--------------------------------------
End-of-path arrival time       : 5.734

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              40       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.345             1.533              40       (132,122)
   Routing elements:
      Manhattan distance of X:9, Y:7
LUT__31149|in[3]                                                                                                     lut             0.055             1.588              40       (141,129)
LUT__31149|out                                                                                                       lut             0.000             1.588               2       (141,129)
n20007                                                                                                               net             0.250             1.838               2       (141,129)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__31150|in[3]                                                                                                     lut             0.054             1.892               2       (137,130)
LUT__31150|out                                                                                                       lut             0.000             1.892               2       (137,130)
n20008                                                                                                               net             0.361             2.253               2       (137,130)
   Routing elements:
      Manhattan distance of X:2, Y:3
LUT__31153|in[0]                                                                                                     lut             0.055             2.308               2       (135,127)
LUT__31153|out                                                                                                       lut             0.000             2.308               2       (135,127)
n20011                                                                                                               net             0.177             2.485               2       (135,127)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31164|in[1]                                                                                                     lut             0.054             2.539               2       (133,127)
LUT__31164|out                                                                                                       lut             0.000             2.539               2       (133,127)
n20022                                                                                                               net             0.510             3.049               2       (133,127)
   Routing elements:
      Manhattan distance of X:14, Y:17
LUT__31186|in[2]                                                                                                     lut             0.054             3.103               2       (119,110)
LUT__31186|out                                                                                                       lut             0.000             3.103               5       (119,110)
n20044                                                                                                               net             0.302             3.405               5       (119,110)
   Routing elements:
      Manhattan distance of X:7, Y:3
LUT__31445|in[1]                                                                                                     lut             0.054             3.459               5       (112,113)
LUT__31445|out                                                                                                       lut             0.000             3.459               2       (112,113)
n20244                                                                                                               net             0.174             3.633               2       (112,113)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31450|in[0]                                                                                                     lut             0.054             3.687               2       (112,114)
LUT__31450|out                                                                                                       lut             0.000             3.687               2       (112,114)
n20249                                                                                                               net             0.203             3.890               2       (112,114)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31452|in[0]                                                                                                     lut             0.054             3.944               2       (118,119)
LUT__31452|out                                                                                                       lut             0.000             3.944               2       (118,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.947               2       (118,119)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (118,119)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.152 (required time - arrival time)                                                                                
Delay         : 2.755                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.946
--------------------------------------
End-of-path arrival time       : 5.733

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (147,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (147,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.589             1.777              74       (147,122)
   Routing elements:
      Manhattan distance of X:14, Y:24
LUT__31265|in[2]                                                                                                     lut             0.054             1.831              74       (133,98) 
LUT__31265|out                                                                                                       lut             0.000             1.831               2       (133,98) 
n20123                                                                                                               net             0.240             2.071               2       (133,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31266|in[3]                                                                                                     lut             0.054             2.125               2       (133,99) 
LUT__31266|out                                                                                                       lut             0.000             2.125               2       (133,99) 
n20124                                                                                                               net             0.293             2.418               2       (133,99) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__31267|in[1]                                                                                                     lut             0.054             2.472               2       (133,105)
LUT__31267|out                                                                                                       lut             0.000             2.472               2       (133,105)
n20125                                                                                                               net             0.212             2.684               2       (133,105)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__31278|in[1]                                                                                                     lut             0.054             2.738               2       (128,107)
LUT__31278|out                                                                                                       lut             0.000             2.738               2       (128,107)
n20136                                                                                                               net             0.224             2.962               2       (128,107)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__31279|in[3]                                                                                                     lut             0.054             3.016               2       (124,112)
LUT__31279|out                                                                                                       lut             0.000             3.016               6       (124,112)
n20137                                                                                                               net             0.229             3.245               6       (124,112)
   Routing elements:
      Manhattan distance of X:9, Y:1
LUT__31285|in[1]                                                                                                     lut             0.054             3.299               6       (115,111)
LUT__31285|out                                                                                                       lut             0.000             3.299               3       (115,111)
n20143                                                                                                               net             0.272             3.571               3       (115,111)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__31286|in[2]                                                                                                     lut             0.055             3.626               3       (114,109)
LUT__31286|out                                                                                                       lut             0.000             3.626               2       (114,109)
n20144                                                                                                               net             0.096             3.722               2       (114,109)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__31296|in[1]                                                                                                     lut             0.054             3.776               2       (115,109)
LUT__31296|out                                                                                                       lut             0.000             3.776               2       (115,109)
n20154                                                                                                               net             0.113             3.889               2       (115,109)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__31305|in[0]                                                                                                     lut             0.054             3.943               2       (118,109)
LUT__31305|out                                                                                                       lut             0.000             3.943               2       (118,109)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|D ff              0.003             3.946               2       (118,109)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[0]~FF|CLK    ff           0.000             1.787             743       (118,109)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.153 (required time - arrival time)                                                                                
Delay         : 2.754                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.945
--------------------------------------
End-of-path arrival time       : 5.732

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (132,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              40       (132,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_aw_fifo_rd_data[11]             net             0.599             1.787              40       (132,122)
   Routing elements:
      Manhattan distance of X:18, Y:18
LUT__31138|in[3]                                                                                                     lut             0.055             1.842              40       (150,104)
LUT__31138|out                                                                                                       lut             0.000             1.842               2       (150,104)
n19996                                                                                                               net             0.084             1.926               2       (150,104)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__31139|in[3]                                                                                                     lut             0.055             1.981               2       (150,107)
LUT__31139|out                                                                                                       lut             0.000             1.981               2       (150,107)
n19997                                                                                                               net             0.206             2.187               2       (150,107)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__31142|in[0]                                                                                                     lut             0.054             2.241               2       (140,107)
LUT__31142|out                                                                                                       lut             0.000             2.241               2       (140,107)
n20000                                                                                                               net             0.329             2.570               2       (140,107)
   Routing elements:
      Manhattan distance of X:6, Y:3
LUT__31143|in[3]                                                                                                     lut             0.054             2.624               2       (134,110)
LUT__31143|out                                                                                                       lut             0.000             2.624               2       (134,110)
n20001                                                                                                               net             0.307             2.931               2       (134,110)
   Routing elements:
      Manhattan distance of X:15, Y:0
LUT__31186|in[1]                                                                                                     lut             0.054             2.985               2       (119,110)
LUT__31186|out                                                                                                       lut             0.000             2.985               5       (119,110)
n20044                                                                                                               net             0.102             3.087               5       (119,110)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31404|in[0]                                                                                                     lut             0.054             3.141               5       (119,112)
LUT__31404|out                                                                                                       lut             0.000             3.141               2       (119,112)
n20209                                                                                                               net             0.163             3.304               2       (119,112)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__31406|in[0]                                                                                                     lut             0.055             3.359               2       (114,112)
LUT__31406|out                                                                                                       lut             0.000             3.359               2       (114,112)
n20211                                                                                                               net             0.262             3.621               2       (114,112)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31407|in[2]                                                                                                     lut             0.055             3.676               2       (108,117)
LUT__31407|out                                                                                                       lut             0.000             3.676               2       (108,117)
n20212                                                                                                               net             0.212             3.888               2       (108,117)
   Routing elements:
      Manhattan distance of X:10, Y:0
LUT__31408|in[3]                                                                                                     lut             0.054             3.942               2       (118,117)
LUT__31408|out                                                                                                       lut             0.000             3.942               2       (118,117)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|D ff              0.003             3.945               2       (118,117)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:47
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[1]~FF|CLK    ff           0.000             1.787             743       (118,117)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.155 (required time - arrival time)                                                                                
Delay         : 2.752                                                                                                               

Logic Level             : 9
Non-global nets on path : 9
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.943
--------------------------------------
End-of-path arrival time       : 5.730

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (147,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[13]        ram_8192x20     1.188             1.188              39       (147,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[11]             net             0.457             1.645              39       (147,122)
   Routing elements:
      Manhattan distance of X:14, Y:24
LUT__31265|in[3]                                                                                                     lut             0.054             1.699              39       (133,98) 
LUT__31265|out                                                                                                       lut             0.000             1.699               2       (133,98) 
n20123                                                                                                               net             0.240             1.939               2       (133,98) 
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31266|in[3]                                                                                                     lut             0.054             1.993               2       (133,99) 
LUT__31266|out                                                                                                       lut             0.000             1.993               2       (133,99) 
n20124                                                                                                               net             0.293             2.286               2       (133,99) 
   Routing elements:
      Manhattan distance of X:0, Y:6
LUT__31267|in[1]                                                                                                     lut             0.054             2.340               2       (133,105)
LUT__31267|out                                                                                                       lut             0.000             2.340               2       (133,105)
n20125                                                                                                               net             0.212             2.552               2       (133,105)
   Routing elements:
      Manhattan distance of X:5, Y:2
LUT__31278|in[1]                                                                                                     lut             0.054             2.606               2       (128,107)
LUT__31278|out                                                                                                       lut             0.000             2.606               2       (128,107)
n20136                                                                                                               net             0.224             2.830               2       (128,107)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__31279|in[3]                                                                                                     lut             0.054             2.884               2       (124,112)
LUT__31279|out                                                                                                       lut             0.000             2.884               6       (124,112)
n20137                                                                                                               net             0.357             3.241               6       (124,112)
   Routing elements:
      Manhattan distance of X:10, Y:1
LUT__31428|in[0]                                                                                                     lut             0.055             3.296               6       (114,113)
LUT__31428|out                                                                                                       lut             0.000             3.296               3       (114,113)
n20230                                                                                                               net             0.105             3.401               3       (114,113)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31445|in[2]                                                                                                     lut             0.054             3.455               3       (112,113)
LUT__31445|out                                                                                                       lut             0.000             3.455               2       (112,113)
n20244                                                                                                               net             0.174             3.629               2       (112,113)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31450|in[0]                                                                                                     lut             0.054             3.683               2       (112,114)
LUT__31450|out                                                                                                       lut             0.000             3.683               2       (112,114)
n20249                                                                                                               net             0.203             3.886               2       (112,114)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31452|in[0]                                                                                                     lut             0.054             3.940               2       (118,119)
LUT__31452|out                                                                                                       lut             0.000             3.940               2       (118,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.943               2       (118,119)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (118,119)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 1.155 (required time - arrival time)                                                                                
Delay         : 2.752                                                                                                               

Logic Level             : 8
Non-global nets on path : 8
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 3.943
--------------------------------------
End-of-path arrival time       : 5.730

Constraint                     : 5.208
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.885

Launch Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.110             0.110             743       (219,164)
core_clk                                                                                                 net             1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RCLK ram_8192x20     0.000             1.787             743       (147,122)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/ram__D$2|RDATA[12]        ram_8192x20     1.188             1.188              74       (147,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_ar_fifo_rd_data[10]             net             0.633             1.821              74       (147,122)
   Routing elements:
      Manhattan distance of X:8, Y:24
LUT__31269|in[2]                                                                                                     lut             0.054             1.875              74       (139,98) 
LUT__31269|out                                                                                                       lut             0.000             1.875               2       (139,98) 
n20127                                                                                                               net             0.347             2.222               2       (139,98) 
   Routing elements:
      Manhattan distance of X:4, Y:9
LUT__31272|in[0]                                                                                                     lut             0.055             2.277               2       (135,107)
LUT__31272|out                                                                                                       lut             0.000             2.277               2       (135,107)
n20130                                                                                                               net             0.275             2.552               2       (135,107)
   Routing elements:
      Manhattan distance of X:7, Y:0
LUT__31278|in[2]                                                                                                     lut             0.054             2.606               2       (128,107)
LUT__31278|out                                                                                                       lut             0.000             2.606               2       (128,107)
n20136                                                                                                               net             0.224             2.830               2       (128,107)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__31279|in[3]                                                                                                     lut             0.054             2.884               2       (124,112)
LUT__31279|out                                                                                                       lut             0.000             2.884               6       (124,112)
n20137                                                                                                               net             0.357             3.241               6       (124,112)
   Routing elements:
      Manhattan distance of X:10, Y:1
LUT__31428|in[0]                                                                                                     lut             0.055             3.296               6       (114,113)
LUT__31428|out                                                                                                       lut             0.000             3.296               3       (114,113)
n20230                                                                                                               net             0.105             3.401               3       (114,113)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__31445|in[2]                                                                                                     lut             0.054             3.455               3       (112,113)
LUT__31445|out                                                                                                       lut             0.000             3.455               2       (112,113)
n20244                                                                                                               net             0.174             3.629               2       (112,113)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__31450|in[0]                                                                                                     lut             0.054             3.683               2       (112,114)
LUT__31450|out                                                                                                       lut             0.000             3.683               2       (112,114)
n20249                                                                                                               net             0.203             3.886               2       (112,114)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31452|in[0]                                                                                                     lut             0.054             3.940               2       (118,119)
LUT__31452|out                                                                                                       lut             0.000             3.940               2       (118,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|D ff              0.003             3.943               2       (118,119)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                  net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:101, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_raddr[7]~FF|CLK    ff           0.000             1.787             743       (118,119)

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 1.802 (required time - arrival time)                                                                                     
Delay         : 0.647                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.763
--------------------------------------
End-of-path arrival time       : 2.550

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.787             743       (131,84) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.760             0.760              2         (131,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.003             0.763              2         (84,38) 

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                       net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.858             283        (84,38)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 1.956 (required time - arrival time)                                                                                                   
Delay         : 0.493                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.609
--------------------------------------
End-of-path arrival time       : 2.396

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.787             743       (97,50)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.606             0.606              3         (97,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.609              3         (95,37)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.858             283        (95,37)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.038 (required time - arrival time)                                                                                                   
Delay         : 0.411                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.527
--------------------------------------
End-of-path arrival time       : 2.314

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.787             743       (97,51)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.524             0.524              5         (97,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.527              5         (95,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.858             283        (95,40)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.050 (required time - arrival time)                                                                                                   
Delay         : 0.399                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.515
--------------------------------------
End-of-path arrival time       : 2.302

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.787             743       (100,48) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.512             0.512              3         (100,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.515              3         (95,27) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.858             283        (95,27)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.087 (required time - arrival time)                                                                                                   
Delay         : 0.362                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.478
--------------------------------------
End-of-path arrival time       : 2.265

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.787             743       (100,52) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.475             0.475              3         (100,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.478              3         (95,32) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.858             283        (95,32)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.106 (required time - arrival time)                                                                                                   
Delay         : 0.343                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.459
--------------------------------------
End-of-path arrival time       : 2.246

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.787             743       (100,47) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.456             0.456              3         (100,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.459              3         (90,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.858             283        (90,40)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.113 (required time - arrival time)                                                                                                   
Delay         : 0.336                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.452
--------------------------------------
End-of-path arrival time       : 2.239

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.787             743       (100,50) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.449             0.449              3         (100,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.452              3         (94,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.858             283        (94,40)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 2.148 (required time - arrival time)                                                                                                   
Delay         : 0.301                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 0.417
--------------------------------------
End-of-path arrival time       : 2.204

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.787             743       (100,46) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.414             0.414              3         (100,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.417              3         (95,35) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                                      net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.858             283        (95,35)

################################################################################
Path Detail Report (core_clk vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.832 (required time - arrival time)                                                                                                                    
Delay         : 1.404                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.608
--------------------------------------
End-of-path arrival time       : 3.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (108,155)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131       (108,155)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.404             1.517             131       (108,155)
   Routing elements:
      Manhattan distance of X:3, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|SR     ff          0.091             1.608             131       (111,59) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_0~FF|CLK    ff           0.000             1.837             1481       (111,59)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR  
Launch Clock  : core_clk (RISE)                                                                               
Capture Clock : clk_sys (RISE)                                                                                
Slack         : 2.832 (required time - arrival time)                                                          
Delay         : 1.404                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.608
--------------------------------------
End-of-path arrival time       : 3.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (108,155)

Data Path
                                            name                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q     ff          0.113             0.113             131       (108,155)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done          net         1.404             1.517             131       (108,155)
   Routing elements:
      Manhattan distance of X:3, Y:89
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|SR     ff          0.091             1.608             131       (111,66) 

Capture Clock Path
                                            name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================
clk_sys                                                                                          inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                          inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                          net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/logic_rstn~FF|CLK    ff           0.000             1.837             1481       (111,66)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.832 (required time - arrival time)                                                                                                                    
Delay         : 1.404                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.608
--------------------------------------
End-of-path arrival time       : 3.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (108,155)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131       (108,155)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.404             1.517             131       (108,155)
   Routing elements:
      Manhattan distance of X:3, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|SR     ff          0.091             1.608             131       (111,61) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:101
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_2~FF|CLK    ff           0.000             1.837             1481       (111,61)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.832 (required time - arrival time)                                                                                                                    
Delay         : 1.404                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.608
--------------------------------------
End-of-path arrival time       : 3.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (108,155)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131       (108,155)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.404             1.517             131       (108,155)
   Routing elements:
      Manhattan distance of X:3, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|SR     ff          0.091             1.608             131       (111,62) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:100
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_3~FF|CLK    ff           0.000             1.837             1481       (111,62)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK                                                          
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                         
Capture Clock : clk_sys (RISE)                                                                                                                                          
Slack         : 2.832 (required time - arrival time)                                                                                                                    
Delay         : 1.404                                                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.787
+ Clock To Q + Data Path Delay : 1.608
--------------------------------------
End-of-path arrival time       : 3.395

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                             name                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================
core_clk                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                          inpad        0.110             0.110             743       (219,164)
core_clk                                                                                          net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:111, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|CLK    ff           0.000             1.787             743       (108,155)

Data Path
                                                                          name                                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done~FF|Q                                                                 ff          0.113             0.113             131       (108,155)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/w_init_done                                                                      net         1.404             1.517             131       (108,155)
   Routing elements:
      Manhattan distance of X:3, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|SR     ff          0.091             1.608             131       (111,60) 

Capture Clock Path
                                                                          name                                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================================
clk_sys                                                                                                                                                      inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                                      inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                                      net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:111, Y:102
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/rst_top0/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/dffrs_29/i4_rst_1~FF|CLK    ff           0.000             1.837             1481       (111,60)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.653 (required time - arrival time)                                                                                               
Delay         : 0.616                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.737
--------------------------------------
End-of-path arrival time       : 2.574

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:60
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.837             743       (121,104)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[2]~FF|Q                      ff         0.734             0.734              3        (121,104)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.737              3        (119,90) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             1481       (119,90)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.751 (required time - arrival time)                                                                                               
Delay         : 0.518                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.639
--------------------------------------
End-of-path arrival time       : 2.476

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.837             743       (121,100)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[4]~FF|Q                      ff         0.636             0.636              3        (121,100)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.639              3        (119,98) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:64
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             1481       (119,98)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                     
Capture Clock : clk_sys (RISE)                                                                                                                      
Slack         : 3.849 (required time - arrival time)                                                                                                
Delay         : 0.420                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.541
--------------------------------------
End-of-path arrival time       : 2.378

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
core_clk                                                                                                                    inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                    inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                    net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:93, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             743       (126,89) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtrGray[2]~FF|Q                    ff         0.538             0.538              3         (126,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.541              3         (119,85)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                   inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                   net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             1481       (119,85)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.857 (required time - arrival time)                                                                                               
Delay         : 0.412                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.533
--------------------------------------
End-of-path arrival time       : 2.370

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:98, Y:59
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.837             743       (121,105)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popCC_popPtrGray[1]~FF|Q                      ff         0.530             0.530              3        (121,105)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.533              3        (119,94) 

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:68
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_aw/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.837             1481       (119,94)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : clk_sys (RISE)                                                                                                                     
Slack         : 3.903 (required time - arrival time)                                                                                               
Delay         : 0.366                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.487
--------------------------------------
End-of-path arrival time       : 2.324

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.837             743       (154,138)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popCC_popPtrGray[4]~FF|Q                      ff         0.484             0.484              3        (154,138)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.487              3        (157,131)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
clk_sys                                                                                                                                  inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                  inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                  net          1.727             1.837             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:157, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             1481      (157,131)

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.607 (required time - arrival time)                                                                                                   
Delay         : 0.700                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.816
--------------------------------------
End-of-path arrival time       : 2.674

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.858             283        (94,36)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.813             0.813              3         (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.816              3         (100,58)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.787             743       (100,58) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.782 (required time - arrival time)                                                                                                   
Delay         : 0.525                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.641
--------------------------------------
End-of-path arrival time       : 2.499

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                    net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.858             283        (94,39)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.638             0.638              4         (94,39) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.003             0.641              4         (100,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:100
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.787             743       (100,64) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.822 (required time - arrival time)                                                                                                   
Delay         : 0.485                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.601
--------------------------------------
End-of-path arrival time       : 2.459

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.858             283        (94,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.598             0.598              3         (94,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.601              3         (100,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.787             743       (100,61) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.908 (required time - arrival time)                                                                                                   
Delay         : 0.399                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.515
--------------------------------------
End-of-path arrival time       : 2.373

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.858             283        (90,38)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.512             0.512              3         (90,38) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.515              3         (100,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.787             743       (100,53) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.920 (required time - arrival time)                                                                                                   
Delay         : 0.387                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.503
--------------------------------------
End-of-path arrival time       : 2.361

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.858             283        (84,37)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.500             0.500              3         (84,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.003             0.503              3         (100,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.787             743       (100,42) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.923 (required time - arrival time)                                                                                                   
Delay         : 0.384                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.500
--------------------------------------
End-of-path arrival time       : 2.358

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.858             283        (90,39)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.497             0.497              3         (90,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.500              3         (97,43)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.787             743       (97,43)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 1.941 (required time - arrival time)                                                                                                   
Delay         : 0.366                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.858
+ Clock To Q + Data Path Delay : 0.482
--------------------------------------
End-of-path arrival time       : 2.340

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.281

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                        net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.858             283        (94,37)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.479             0.479              3         (94,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.482              3         (100,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                     net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.787             743       (100,44) 

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.497 (required time - arrival time)                                                                             
Delay         : 1.089                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.092
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.855

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                          inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                          inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                          net          0.433             0.543               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:4
LUT__31019|in[1]                                                                                                     lut          0.055             0.598               3         (42,4)
LUT__31019|out                                                                                                       lut          0.000             0.598              17         (42,4)
n19921                                                                                                               net          0.437             1.035              17         (42,4)
   Routing elements:
      Manhattan distance of X:26, Y:0
LUT__31025|in[3]                                                                                                     lut          0.054             1.089              17         (68,4)
LUT__31025|out                                                                                                       lut          0.000             1.089               2         (68,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|D    ff           0.003             1.092               2         (68,4)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:43, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|CLK    ff           0.000             1.858             283        (68,4) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.497 (required time - arrival time)                                                                              
Delay         : 1.139                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.142
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.905

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.260             0.370               3        (190,0)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31067|in[0]                                                                                                      lut          0.054             0.424               3        (184,5)
LUT__31067|out                                                                                                        lut          0.000             0.424              17        (184,5)
n19943                                                                                                                net          0.661             1.085              17        (184,5)
   Routing elements:
      Manhattan distance of X:44, Y:3
LUT__31382|in[3]                                                                                                      lut          0.054             1.139              17        (140,2)
LUT__31382|out                                                                                                        lut          0.000             1.139               2        (140,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|D    ff           0.003             1.142               2        (140,2)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[21]~FF|CLK    ff           0.000             1.908             283        (140,2)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.509 (required time - arrival time)                                                                              
Delay         : 1.127                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.130
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.893

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.260             0.370               3        (190,0)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31067|in[0]                                                                                                      lut          0.054             0.424               3        (184,5)
LUT__31067|out                                                                                                        lut          0.000             0.424              17        (184,5)
n19943                                                                                                                net          0.649             1.073              17        (184,5)
   Routing elements:
      Manhattan distance of X:44, Y:3
LUT__31381|in[3]                                                                                                      lut          0.054             1.127              17        (140,8)
LUT__31381|out                                                                                                        lut          0.000             1.127               2        (140,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|D    ff           0.003             1.130               2        (140,8)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[20]~FF|CLK    ff           0.000             1.908             283        (140,8)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.517 (required time - arrival time)                                                                              
Delay         : 1.069                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.072
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.835

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.301             0.411               3         (29,0)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31020|in[0]                                                                                                      lut          0.054             0.465               3         (44,5)
LUT__31020|out                                                                                                        lut          0.000             0.465              17         (44,5)
n19922                                                                                                                net          0.550             1.015              17         (44,5)
   Routing elements:
      Manhattan distance of X:24, Y:2
LUT__31385|in[1]                                                                                                      lut          0.054             1.069              17         (68,3)
LUT__31385|out                                                                                                        lut          0.000             1.069               2         (68,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|D    ff           0.003             1.072               2         (68,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:43, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[24]~FF|CLK    ff           0.000             1.858             283        (68,3) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dq_lo[4]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.526 (required time - arrival time)                                                                             
Delay         : 1.110                                                                                                            

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.113
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.876

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:78, Y:0
tac_clk~CLKOUT~189~1    outpad       0.044             1.849             283        (189,0)
tac_clk~CLKOUT~189~1    outpad       0.000             1.849               0        (189,0)

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dq_lo[4]                                                                                                           inpad        0.110             0.110              0         (213,0) 
i_dq_lo[4]                                                                                                           inpad        0.000             0.110              3         (213,0) 
i_dq_lo[4]                                                                                                           net          0.946             1.056              3         (213,0) 
   Routing elements:
      Manhattan distance of X:71, Y:11
LUT__31072|in[2]                                                                                                     lut          0.054             1.110              3         (142,11)
LUT__31072|out                                                                                                       lut          0.000             1.110              2         (142,11)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|D    ff           0.003             1.113              2         (142,11)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0) 
tac_clk                                                                                                                net          1.798             1.908             283        (111,0) 
   Routing elements:
      Manhattan distance of X:31, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[4]~FF|CLK    ff           0.000             1.908             283        (142,11)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.527 (required time - arrival time)                                                                              
Delay         : 1.109                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.112
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.875

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0) 
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0) 
i_dqs_hi[0]                                                                                                           net          0.260             0.370               3        (190,0) 
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31067|in[0]                                                                                                      lut          0.054             0.424               3        (184,5) 
LUT__31067|out                                                                                                        lut          0.000             0.424              17        (184,5) 
n19943                                                                                                                net          0.631             1.055              17        (184,5) 
   Routing elements:
      Manhattan distance of X:42, Y:9
LUT__31379|in[3]                                                                                                      lut          0.054             1.109              17        (142,14)
LUT__31379|out                                                                                                        lut          0.000             1.109               2        (142,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|D    ff           0.003             1.112               2        (142,14)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0) 
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0) 
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0) 
   Routing elements:
      Manhattan distance of X:31, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[18]~FF|CLK    ff           0.000             1.908             283        (142,14)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.549 (required time - arrival time)                                                                              
Delay         : 1.087                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.090
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.853

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_lo[1]                                                                                                           inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                           inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                           net          0.433             0.543               3         (29,0)
   Routing elements:
      Manhattan distance of X:13, Y:4
LUT__31019|in[1]                                                                                                      lut          0.055             0.598               3         (42,4)
LUT__31019|out                                                                                                        lut          0.000             0.598              17         (42,4)
n19921                                                                                                                net          0.435             1.033              17         (42,4)
   Routing elements:
      Manhattan distance of X:25, Y:2
LUT__31388|in[3]                                                                                                      lut          0.054             1.087              17         (67,2)
LUT__31388|out                                                                                                        lut          0.000             1.087               2         (67,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF|D    ff           0.003             1.090               2         (67,2)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:44, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[27]~FF|CLK    ff           0.000             1.908             283        (67,2) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_lo[1]                                                                                                      
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                   
Capture Clock : tac_clk (RISE)                                                                                                   
Slack         : 0.553 (required time - arrival time)                                                                             
Delay         : 1.033                                                                                                            

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.036
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.799

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.858
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.352

Launch Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
tac_clk                inpad        0.000             0.000               0        (111,0)
tac_clk                inpad        0.110             0.110             283        (111,0)
tac_clk                net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:81, Y:0
tac_clk~CLKOUT~30~1    outpad       0.044             1.849             283        (30,0) 
tac_clk~CLKOUT~30~1    outpad       0.000             1.849               0        (30,0) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
i_dqs_lo[1]                                                                                                          inpad        0.110             0.110               0         (29,0)
i_dqs_lo[1]                                                                                                          inpad        0.000             0.110               3         (29,0)
i_dqs_lo[1]                                                                                                          net          0.301             0.411               3         (29,0)
   Routing elements:
      Manhattan distance of X:15, Y:5
LUT__31020|in[0]                                                                                                     lut          0.054             0.465               3         (44,5)
LUT__31020|out                                                                                                       lut          0.000             0.465              17         (44,5)
n19922                                                                                                               net          0.514             0.979              17         (44,5)
   Routing elements:
      Manhattan distance of X:24, Y:1
LUT__31025|in[1]                                                                                                     lut          0.054             1.033              17         (68,4)
LUT__31025|out                                                                                                       lut          0.000             1.033               2         (68,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|D    ff           0.003             1.036               2         (68,4)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
tac_clk                                                                                                                inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                net          1.748             1.858             283        (111,0)
   Routing elements:
      Manhattan distance of X:43, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[8]~FF|CLK    ff           0.000             1.858             283        (68,4) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.554 (required time - arrival time)                                                                              
Delay         : 1.082                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.085
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.848

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.260             0.370               3        (190,0)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31067|in[0]                                                                                                      lut          0.054             0.424               3        (184,5)
LUT__31067|out                                                                                                        lut          0.000             0.424              17        (184,5)
n19943                                                                                                                net          0.604             1.028              17        (184,5)
   Routing elements:
      Manhattan distance of X:44, Y:2
LUT__31384|in[3]                                                                                                      lut          0.054             1.082              17        (140,3)
LUT__31384|out                                                                                                        lut          0.000             1.082               2        (140,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|D    ff           0.003             1.085               2        (140,3)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:29, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[23]~FF|CLK    ff           0.000             1.908             283        (140,3)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : i_dqs_hi[0]                                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                    
Capture Clock : tac_clk (RISE)                                                                                                    
Slack         : 0.558 (required time - arrival time)                                                                              
Delay         : 1.078                                                                                                             

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.849
+ Clock To Q + Data Path Delay : 1.081
+ Input Delay                  : 0.914
--------------------------------------
End-of-path arrival time       : 3.844

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.908
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.402

Launch Clock Path
        name          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================
tac_clk                 inpad        0.000             0.000               0        (111,0)
tac_clk                 inpad        0.110             0.110             283        (111,0)
tac_clk                 net          1.695             1.805             283        (111,0)
   Routing elements:
      Manhattan distance of X:61, Y:0
tac_clk~CLKOUT~172~1    outpad       0.044             1.849             283        (172,0)
tac_clk~CLKOUT~172~1    outpad       0.000             1.849               0        (172,0)

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
i_dqs_hi[0]                                                                                                           inpad        0.110             0.110               0        (190,0)
i_dqs_hi[0]                                                                                                           inpad        0.000             0.110               3        (190,0)
i_dqs_hi[0]                                                                                                           net          0.260             0.370               3        (190,0)
   Routing elements:
      Manhattan distance of X:6, Y:5
LUT__31067|in[0]                                                                                                      lut          0.054             0.424               3        (184,5)
LUT__31067|out                                                                                                        lut          0.000             0.424              17        (184,5)
n19943                                                                                                                net          0.600             1.024              17        (184,5)
   Routing elements:
      Manhattan distance of X:42, Y:3
LUT__31380|in[3]                                                                                                      lut          0.054             1.078              17        (142,2)
LUT__31380|out                                                                                                        lut          0.000             1.078               2        (142,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|D    ff           0.003             1.081               2        (142,2)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
tac_clk                                                                                                                 inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad        0.110             0.110             283        (111,0)
tac_clk                                                                                                                 net          1.798             1.908             283        (111,0)
   Routing elements:
      Manhattan distance of X:31, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dq_buf[19]~FF|CLK    ff           0.000             1.908             283        (142,2)

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[10]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.606 (required time - arrival time)                                                                                 
Delay         : 0.947                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.065
--------------------------------------
End-of-path arrival time       : 2.980

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.915             554       (124,2)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.118             0.118               3        (124,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.113             0.231               3        (124,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29387|in[0]                                                                                                       lut          0.054             0.285               3        (121,2)
LUT__29387|out                                                                                                         lut          0.000             0.285              17        (121,2)
o_dq_oe[0]                                                                                                             net          0.736             1.021              17        (121,2)
   Routing elements:
      Manhattan distance of X:103, Y:2
o_dq_oe[10]                                                                                                            outpad       0.044             1.065              17        (18,0) 
o_dq_oe[10]                                                                                                            outpad       0.000             1.065               0        (18,0) 

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:195, Y:159
twd_clk~CLKOUT~24~1    outpad       0.044             1.855             554       (24,0)   
twd_clk~CLKOUT~24~1    outpad       0.000             1.855               0       (24,0)   

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[12]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.606 (required time - arrival time)                                                                                 
Delay         : 0.947                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.065
--------------------------------------
End-of-path arrival time       : 2.980

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.915             554       (124,2)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.118             0.118               3        (124,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.113             0.231               3        (124,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29387|in[0]                                                                                                       lut          0.054             0.285               3        (121,2)
LUT__29387|out                                                                                                         lut          0.000             0.285              17        (121,2)
o_dq_oe[0]                                                                                                             net          0.736             1.021              17        (121,2)
   Routing elements:
      Manhattan distance of X:103, Y:2
o_dq_oe[12]                                                                                                            outpad       0.044             1.065              17        (18,0) 
o_dq_oe[12]                                                                                                            outpad       0.000             1.065               0        (18,0) 

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:194, Y:159
twd_clk~CLKOUT~25~1    outpad       0.044             1.855             554       (25,0)   
twd_clk~CLKOUT~25~1    outpad       0.000             1.855               0       (25,0)   

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[4]     
Launch Clock  : twd_clk (RISE)                                                                                                   
Capture Clock : twd_clk (RISE)                                                                                                   
Slack         : 0.624 (required time - arrival time)                                                                             
Delay         : 1.674                                                                                                            

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.820
--------------------------------------
End-of-path arrival time       : 3.735

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                              net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:129
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FF|CLK    ff           0.000             1.915             554       (125,30) 

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]~FF|Q ff              0.118             0.118              7         (125,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[1]      net             0.349             0.467              7         (125,30)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30382|in[1]                                                                                                lut             0.054             0.521              7         (127,26)
LUT__30382|out                                                                                                  lut             0.000             0.521              5         (127,26)
n19802                                                                                                          net             0.204             0.725              5         (127,26)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30384|in[1]                                                                                                lut             0.054             0.779              5         (122,25)
LUT__30384|out                                                                                                  lut             0.000             0.779              6         (122,25)
n19803                                                                                                          net             0.144             0.923              6         (122,25)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__30386|in[1]                                                                                                lut             0.054             0.977              6         (124,30)
LUT__30386|out                                                                                                  lut             0.000             0.977              4         (124,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n1057                net             0.192             1.169              3         (124,30)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__30387|in[0]                                                                                                lut             0.054             1.223              4         (127,30)
LUT__30387|out                                                                                                  lut             0.000             1.223              9         (127,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[5]             net             0.569             1.792              9         (127,30)
   Routing elements:
      Manhattan distance of X:20, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[4]    ram_8192x20     0.028             1.820              9         (147,2) 

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:72, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (147,2)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                          
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.648 (required time - arrival time)                                                                                                  
Delay         : 1.650                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.796
--------------------------------------
End-of-path arrival time       : 3.711

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.915             554       (124,35) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q ff              0.118             0.118               2        (124,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]      net             0.306             0.424               2        (124,35)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__30374|in[2]                                                                                                                     lut             0.054             0.478               2        (121,28)
LUT__30374|out                                                                                                                       lut             0.000             0.478               2        (121,28)
n19799                                                                                                                               net             0.173             0.651               2        (121,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30376|in[2]                                                                                                                     lut             0.054             0.705               2        (121,29)
LUT__30376|out                                                                                                                       lut             0.000             0.705               3        (121,29)
n19801                                                                                                                               net             0.167             0.872               3        (121,29)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__30377|in[0]                                                                                                                     lut             0.054             0.926               3        (122,28)
LUT__30377|out                                                                                                                       lut             0.000             0.926              20        (122,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.203             1.129              20        (122,28)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30381|in[2]                                                                                                                     lut             0.054             1.183              20        (127,31)
LUT__30381|out                                                                                                                       lut             0.000             1.183               9        (127,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.585             1.768               9        (127,31)
   Routing elements:
      Manhattan distance of X:20, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.796               9        (147,2) 

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:72, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (147,2)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]         
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.649 (required time - arrival time)                                                                                 
Delay         : 1.649                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.795
--------------------------------------
End-of-path arrival time       : 3.710

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.915             554       (125,27) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.118             0.118               3        (125,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.305             0.423               3        (125,27)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__30374|in[0]                                                                                                    lut             0.054             0.477               3        (121,28)
LUT__30374|out                                                                                                      lut             0.000             0.477               2        (121,28)
n19799                                                                                                              net             0.173             0.650               2        (121,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30376|in[2]                                                                                                    lut             0.054             0.704               2        (121,29)
LUT__30376|out                                                                                                      lut             0.000             0.704               3        (121,29)
n19801                                                                                                              net             0.167             0.871               3        (121,29)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__30377|in[0]                                                                                                    lut             0.054             0.925               3        (122,28)
LUT__30377|out                                                                                                      lut             0.000             0.925              20        (122,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.203             1.128              20        (122,28)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30381|in[2]                                                                                                    lut             0.054             1.182              20        (127,31)
LUT__30381|out                                                                                                      lut             0.000             1.182               9        (127,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                 net             0.585             1.767               9        (127,31)
   Routing elements:
      Manhattan distance of X:20, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]        ram_8192x20     0.028             1.795               9        (147,2) 

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:72, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (147,2)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[15]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.655 (required time - arrival time)                                                                                 
Delay         : 0.898                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.931

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.915             554       (124,2)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.118             0.118               3        (124,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.113             0.231               3        (124,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29387|in[0]                                                                                                       lut          0.054             0.285               3        (121,2)
LUT__29387|out                                                                                                         lut          0.000             0.285              17        (121,2)
o_dq_oe[0]                                                                                                             net          0.687             0.972              17        (121,2)
   Routing elements:
      Manhattan distance of X:114, Y:2
o_dq_oe[15]                                                                                                            outpad       0.044             1.016              17        (7,0)  
o_dq_oe[15]                                                                                                            outpad       0.000             1.016               0        (7,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:205, Y:159
twd_clk~CLKOUT~14~1    outpad       0.044             1.855             554       (14,0)   
twd_clk~CLKOUT~14~1    outpad       0.000             1.855               0       (14,0)   

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK
Path End      : o_dq_oe[14]                                                                                                          
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.655 (required time - arrival time)                                                                                 
Delay         : 0.898                                                                                                                

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.016
--------------------------------------
End-of-path arrival time       : 2.931

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.855
- Clock Uncertainty            : 0.110
- Output Delay                 : 0.763
--------------------------------------
End-of-path required time      : 3.586

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.915             554       (124,2)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|Q    ff           0.118             0.118               3        (124,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]         net          0.113             0.231               3        (124,2)
   Routing elements:
      Manhattan distance of X:3, Y:0
LUT__29387|in[0]                                                                                                       lut          0.054             0.285               3        (121,2)
LUT__29387|out                                                                                                         lut          0.000             0.285              17        (121,2)
o_dq_oe[0]                                                                                                             net          0.687             0.972              17        (121,2)
   Routing elements:
      Manhattan distance of X:114, Y:2
o_dq_oe[14]                                                                                                            outpad       0.044             1.016              17        (7,0)  
o_dq_oe[14]                                                                                                            outpad       0.000             1.016               0        (7,0)  

Capture Clock Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
twd_clk                inpad        0.000             0.000               0       (219,159)
twd_clk                inpad        0.110             0.110             554       (219,159)
twd_clk                net          1.701             1.811             554       (219,159)
   Routing elements:
      Manhattan distance of X:206, Y:159
twd_clk~CLKOUT~13~1    outpad       0.044             1.855             554       (13,0)   
twd_clk~CLKOUT~13~1    outpad       0.000             1.855               0       (13,0)   

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                          
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.663 (required time - arrival time)                                                                                                  
Delay         : 1.690                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.865
+ Clock To Q + Data Path Delay : 1.831
--------------------------------------
End-of-path arrival time       : 3.696

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:99, Y:123
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|CLK    ff           0.000             1.865             554       (120,36) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]~FF|Q ff              0.113             0.113               2        (120,36)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[3]      net             0.270             0.383               2        (120,36)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__30373|in[2]                                                                                                                     lut             0.055             0.438               2        (120,34)
LUT__30373|out                                                                                                                       lut             0.000             0.438               2        (120,34)
n19798                                                                                                                               net             0.248             0.686               2        (120,34)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30376|in[1]                                                                                                                     lut             0.054             0.740               2        (121,29)
LUT__30376|out                                                                                                                       lut             0.000             0.740               3        (121,29)
n19801                                                                                                                               net             0.167             0.907               3        (121,29)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__30377|in[0]                                                                                                                     lut             0.054             0.961               3        (122,28)
LUT__30377|out                                                                                                                       lut             0.000             0.961              20        (122,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.203             1.164              20        (122,28)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30381|in[2]                                                                                                                     lut             0.054             1.218              20        (127,31)
LUT__30381|out                                                                                                                       lut             0.000             1.218               9        (127,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.585             1.803               9        (127,31)
   Routing elements:
      Manhattan distance of X:20, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RADDR[1]                         ram_8192x20     0.028             1.831               9        (147,2) 

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
twd_clk                                                                                                  inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                  inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                  net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:72, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$2|RCLK ram_8192x20     0.000             1.865             554       (147,2)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]                         
Launch Clock  : twd_clk (RISE)                                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                                        
Slack         : 0.665 (required time - arrival time)                                                                                                  
Delay         : 1.633                                                                                                                                 

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.779
--------------------------------------
End-of-path arrival time       : 3.694

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
twd_clk                                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                                   inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                                   net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|CLK    ff           0.000             1.915             554       (124,35) 

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]~FF|Q ff              0.118             0.118               2        (124,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/pushToPopGray_buffercc_io_dataOut[5]      net             0.306             0.424               2        (124,35)
   Routing elements:
      Manhattan distance of X:3, Y:7
LUT__30374|in[2]                                                                                                                     lut             0.054             0.478               2        (121,28)
LUT__30374|out                                                                                                                       lut             0.000             0.478               2        (121,28)
n19799                                                                                                                               net             0.173             0.651               2        (121,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30376|in[2]                                                                                                                     lut             0.054             0.705               2        (121,29)
LUT__30376|out                                                                                                                       lut             0.000             0.705               3        (121,29)
n19801                                                                                                                               net             0.167             0.872               3        (121,29)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__30377|in[0]                                                                                                                     lut             0.054             0.926               3        (122,28)
LUT__30377|out                                                                                                                       lut             0.000             0.926              20        (122,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                                      net             0.203             1.129              20        (122,28)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30381|in[2]                                                                                                                     lut             0.054             1.183              20        (127,31)
LUT__30381|out                                                                                                                       lut             0.000             1.183               9        (127,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                                  net             0.568             1.751               9        (127,31)
   Routing elements:
      Manhattan distance of X:25, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]                        ram_8192x20     0.028             1.779               9        (102,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.865             554       (102,22) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]        
Launch Clock  : twd_clk (RISE)                                                                                                       
Capture Clock : twd_clk (RISE)                                                                                                       
Slack         : 0.666 (required time - arrival time)                                                                                 
Delay         : 1.632                                                                                                                

Logic Level             : 4
Non-global nets on path : 5
Global nets on path     : 0

Launch Clock Path Delay        : 1.915
+ Clock To Q + Data Path Delay : 1.778
--------------------------------------
End-of-path arrival time       : 3.693

Constraint                     : 2.604
+ Capture Clock Path Delay     : 1.865
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 4.359

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.110             0.110             554       (219,159)
twd_clk                                                                                                                  net          1.805             1.915             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.915             554       (125,27) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|Q ff              0.118             0.118               3        (125,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]      net             0.305             0.423               3        (125,27)
   Routing elements:
      Manhattan distance of X:4, Y:1
LUT__30374|in[0]                                                                                                    lut             0.054             0.477               3        (121,28)
LUT__30374|out                                                                                                      lut             0.000             0.477               2        (121,28)
n19799                                                                                                              net             0.173             0.650               2        (121,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30376|in[2]                                                                                                    lut             0.054             0.704               2        (121,29)
LUT__30376|out                                                                                                      lut             0.000             0.704               3        (121,29)
n19801                                                                                                              net             0.167             0.871               3        (121,29)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__30377|in[0]                                                                                                    lut             0.054             0.925               3        (122,28)
LUT__30377|out                                                                                                      lut             0.000             0.925              20        (122,28)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/n548                     net             0.203             1.128              20        (122,28)
   Routing elements:
      Manhattan distance of X:5, Y:3
LUT__30381|in[2]                                                                                                    lut             0.054             1.182              20        (127,31)
LUT__30381|out                                                                                                      lut             0.000             1.182               9        (127,31)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/_zz_8[2]                 net             0.568             1.750               9        (127,31)
   Routing elements:
      Manhattan distance of X:25, Y:9
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RADDR[1]       ram_8192x20     0.028             1.778               9        (102,22)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
twd_clk                                                                                                   inpad           0.000             0.000               0       (219,159)
twd_clk                                                                                                   inpad           0.110             0.110             554       (219,159)
twd_clk                                                                                                   net             1.755             1.865             554       (219,159)
   Routing elements:
      Manhattan distance of X:117, Y:137
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/ram__D$12|RCLK ram_8192x20     0.000             1.865             554       (102,22) 

################################################################################
Path Detail Report (clk_sys vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 2.810 (required time - arrival time)                                                                                                                       
Delay         : 1.326                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.530
--------------------------------------
End-of-path arrival time       : 3.367

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             1481       (0,162) 
clk_sys            net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:121, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1481       (121,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             269        (121,41)
rstn_sys                                                                                                                                                        net         1.326             1.439             269        (121,41)
   Routing elements:
      Manhattan distance of X:22, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|SR     ff          0.091             1.530             269        (143,85)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[0]~FF|CLK    ff           0.000             1.787             743       (143,85) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 2.810 (required time - arrival time)                                                                                                                       
Delay         : 1.326                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.530
--------------------------------------
End-of-path arrival time       : 3.367

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             1481       (0,162) 
clk_sys            net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:121, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1481       (121,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             269        (121,41)
rstn_sys                                                                                                                                                        net         1.326             1.439             269        (121,41)
   Routing elements:
      Manhattan distance of X:22, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.091             1.530             269        (143,83)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.787             743       (143,83) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                        
Capture Clock : core_clk (RISE)                                                                                       
Slack         : 2.810 (required time - arrival time)                                                                  
Delay         : 1.326                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.530
--------------------------------------
End-of-path arrival time       : 3.367

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             1481       (0,162) 
clk_sys            net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:121, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1481       (121,41)

Data Path
                                                 name                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================
rstn_sys~FF|Q                                                                                              ff          0.113             0.113             269        (121,41)
rstn_sys                                                                                                   net         1.326             1.439             269        (121,41)
   Routing elements:
      Manhattan distance of X:22, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|SR     ff          0.091             1.530             269        (143,82)

Capture Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                   net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.787             743       (143,82) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : rstn_sys~FF|CLK                                                                                                                                            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR
Launch Clock  : clk_sys (RISE)                                                                                                                                             
Capture Clock : core_clk (RISE)                                                                                                                                            
Slack         : 2.810 (required time - arrival time)                                                                                                                       
Delay         : 1.326                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 1.530
--------------------------------------
End-of-path arrival time       : 3.367

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.787
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.177

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
clk_sys            inpad        0.000             0.000                0       (0,162) 
clk_sys            inpad        0.110             0.110             1481       (0,162) 
clk_sys            net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:121, Y:121
rstn_sys~FF|CLK    ff           0.000             1.837             1481       (121,41)

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
rstn_sys~FF|Q                                                                                                                                                   ff          0.113             0.113             269        (121,41)
rstn_sys                                                                                                                                                        net         1.326             1.439             269        (121,41)
   Routing elements:
      Manhattan distance of X:22, Y:43
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|SR     ff          0.091             1.530             269        (143,84)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
core_clk                                                                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                                        inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                                        net          1.677             1.787             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl0/genblk1[3].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[1]~FF|CLK    ff           0.000             1.787             743       (143,84) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.749 (required time - arrival time)                                                                                               
Delay         : 0.525                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.641
--------------------------------------
End-of-path arrival time       : 2.478

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:157, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.837             1481      (157,130)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[5]~FF|Q                    ff         0.638             0.638              3        (157,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.003             0.641              3        (154,126)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.837             743       (154,126)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.782 (required time - arrival time)                                                                                               
Delay         : 0.514                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.635
--------------------------------------
End-of-path arrival time       : 2.522

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.914
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.304

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                    net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.887             1481      (153,127)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[3]~FF|Q                    ff         0.632             0.632              3        (153,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.003             0.635              3        (154,120)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.804             1.914             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.914             743       (154,120)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.819 (required time - arrival time)                                                                                               
Delay         : 0.400                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.521
--------------------------------------
End-of-path arrival time       : 2.408

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                    net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.887             1481      (153,130)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[4]~FF|Q                    ff         0.518             0.518              3        (153,130)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.003             0.521              3        (154,123)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:41
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.837             743       (154,123)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                                     
Slack         : 3.820 (required time - arrival time)                                                                                                
Delay         : 0.454                                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.570
--------------------------------------
End-of-path arrival time       : 2.407

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
clk_sys                                                                                                                   inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                   inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                   net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:119, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.837             1481       (119,82)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popCC_popPtrGray[0]~FF|Q                      ff         0.567             0.567              3         (119,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.570              3         (122,85)

Capture Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
core_clk                                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                  inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                  net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:97, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             743       (122,85) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.856 (required time - arrival time)                                                                                               
Delay         : 0.418                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.837
+ Clock To Q + Data Path Delay : 0.534
--------------------------------------
End-of-path arrival time       : 2.371

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                    net          1.727             1.837             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:157, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.837             1481      (157,126)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[2]~FF|Q                    ff         0.531             0.531              3        (157,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.003             0.534              3        (155,120)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.837             743       (155,120)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : clk_sys (RISE)                                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 3.899 (required time - arrival time)                                                                                               
Delay         : 0.320                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 0.441
--------------------------------------
End-of-path arrival time       : 2.328

Constraint                     : 4.500
+ Capture Clock Path Delay     : 1.837
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 6.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
clk_sys                                                                                                                    inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                    inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                    net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:153, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.887             1481      (153,124)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushCC_pushPtrGray[0]~FF|Q                    ff         0.438             0.438              3        (153,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.003             0.441              3        (151,118)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.110             0.110             743       (219,164)
core_clk                                                                                                                                 net          1.727             1.837             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.837             743       (151,118)

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:55, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CE                    srl8         0.091             7.015              41       (162,47) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:115
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.837             1481       (162,47)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:55, Y:13
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CE                    srl8         0.091             7.015              41       (162,67) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.837             1481       (162,67)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:49, Y:23
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CE                    srl8         0.091             7.015              41       (168,57) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:168, Y:105
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.837             1481       (168,57)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:55, Y:28
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             7.015              41       (162,52) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:110
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             1481       (162,52)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:49, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CE                    srl8         0.091             7.015              41       (168,64) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:168, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.837             1481       (168,64)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:58, Y:26
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CE                    srl8         0.091             7.015              41       (159,54) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:108
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.837             1481       (159,54)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:55, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CE                    srl8         0.091             7.015              41       (162,53) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:109
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.837             1481       (162,53)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:58, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CE                    srl8         0.091             7.015              41       (159,64) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.837             1481       (159,64)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:55, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CE                    srl8         0.091             7.015              41       (162,63) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:162, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.837             1481       (162,63)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CE                  
Launch Clock  : clk_sys (RISE)                                                                                                                        
Capture Clock : clk_sys (RISE)                                                                                                                        
Slack         : 3.242 (required time - arrival time)                                                                                                  
Delay         : 6.806                                                                                                                                 

Logic Level             : 17
Non-global nets on path : 18
Global nets on path     :  0

Launch Clock Path Delay        : 1.887
+ Clock To Q + Data Path Delay : 7.015
--------------------------------------
End-of-path arrival time       : 8.902

Constraint                     : 10.417
+ Capture Clock Path Delay     :  1.837
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 12.144

Launch Clock Path
                                                                 name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_sys                                                                                                                                   inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                                   inpad        0.110             0.110             1481      (0,162)  
clk_sys                                                                                                                                   net          1.777             1.887             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:182, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|CLK    ff           0.000             1.887             1481      (182,127)

Data Path
                                                                name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]~FF|Q    ff           0.118             0.118               4       (182,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/popToPushGray_buffercc_io_dataOut[6]         net          0.464             0.582               4       (182,127)
   Routing elements:
      Manhattan distance of X:24, Y:3
LUT__30284|in[1]                                                                                                                        lut          0.054             0.636               4       (158,130)
LUT__30284|out                                                                                                                          lut          0.000             0.636               3       (158,130)
n18822                                                                                                                                  net          0.279             0.915               3       (158,130)
   Routing elements:
      Manhattan distance of X:2, Y:4
LUT__30285|in[1]                                                                                                                        lut          0.054             0.969               3       (160,126)
LUT__30285|out                                                                                                                          lut          0.000             0.969               3       (160,126)
n18824                                                                                                                                  net          0.095             1.064               3       (160,126)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30286|in[1]                                                                                                                        lut          0.055             1.119               3       (159,126)
LUT__30286|out                                                                                                                          lut          0.000             1.119               3       (159,126)
n18826                                                                                                                                  net          0.284             1.403               3       (159,126)
   Routing elements:
      Manhattan distance of X:2, Y:1
LUT__30287|in[1]                                                                                                                        lut          0.054             1.457               3       (157,125)
LUT__30287|out                                                                                                                          lut          0.000             1.457               3       (157,125)
n18828                                                                                                                                  net          0.198             1.655               3       (157,125)
   Routing elements:
      Manhattan distance of X:1, Y:5
LUT__30288|in[1]                                                                                                                        lut          0.054             1.709               3       (158,120)
LUT__30288|out                                                                                                                          lut          0.000             1.709               3       (158,120)
n10943                                                                                                                                  net          0.183             1.892               3       (158,120)
   Routing elements:
      Manhattan distance of X:1, Y:2
LUT__30289|in[1]                                                                                                                        lut          0.055             1.947               3       (159,122)
LUT__30289|out                                                                                                                          lut          0.000             1.947               2       (159,122)
n10935                                                                                                                                  net          0.301             2.248               2       (159,122)
   Routing elements:
      Manhattan distance of X:1, Y:0
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|I1                           adder        0.050             2.298               2       (158,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i1|CO                           adder        0.000             2.298               2       (158,122)
n1343                                                                                                                                   net          0.000             2.298               2       (158,122)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CI                           adder        0.021             2.319               2       (158,123)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i2|CO                           adder        0.000             2.319               2       (158,123)
n1351                                                                                                                                   net          0.000             2.319               2       (158,123)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CI                           adder        0.021             2.340               2       (158,124)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i3|CO                           adder        0.000             2.340               2       (158,124)
n9374                                                                                                                                   net          0.000             2.340               2       (158,124)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CI                           adder        0.021             2.361               2       (158,125)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i4|CO                           adder        0.000             2.361               2       (158,125)
n9372                                                                                                                                   net          0.000             2.361               2       (158,125)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CI                           adder        0.021             2.382               2       (158,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i5|CO                           adder        0.000             2.382               2       (158,126)
n9370                                                                                                                                   net          0.000             2.382               2       (158,126)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CI                           adder        0.021             2.403               2       (158,127)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i6|CO                           adder        0.000             2.403               2       (158,127)
n9368                                                                                                                                   net          0.000             2.403               2       (158,127)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|CI                           adder        0.084             2.487               2       (158,128)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ar/sub_31/add_2/i7|O                            adder        0.000             2.487               2       (158,128)
n9366                                                                                                                                   net          0.751             3.238               2       (158,128)
   Routing elements:
      Manhattan distance of X:59, Y:59
LUT__29439|in[0]                                                                                                                        lut          0.054             3.292               2       (217,69) 
LUT__29439|out                                                                                                                          lut          0.000             3.292               8       (217,69) 
n19348                                                                                                                                  net          0.949             4.241               8       (217,69) 
   Routing elements:
      Manhattan distance of X:82, Y:82
LUT__29533|in[1]                                                                                                                        lut          0.055             4.296               8       (135,151)
LUT__29533|out                                                                                                                          lut          0.000             4.296               5       (135,151)
n19420                                                                                                                                  net          0.301             4.597               5       (135,151)
   Routing elements:
      Manhattan distance of X:2, Y:6
LUT__29872|in[3]                                                                                                                        lut          0.054             4.651               5       (137,157)
LUT__29872|out                                                                                                                          lut          0.000             4.651             190       (137,157)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_arburst_fifo/Fifo_Wr_En                                              net          0.717             5.368             190       (137,157)
   Routing elements:
      Manhattan distance of X:80, Y:77
LUT__29997|in[1]                                                                                                                        lut          0.054             5.422             190       (217,80) 
LUT__29997|out                                                                                                                          lut          0.000             5.422              41       (217,80) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/Fifo_Wr_En                                              net          1.502             6.924              41       (217,80) 
   Routing elements:
      Manhattan distance of X:58, Y:17
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CE                    srl8         0.091             7.015              41       (159,63) 

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
clk_sys                                                                                                                  inpad        0.000             0.000                0       (0,162) 
clk_sys                                                                                                                  inpad        0.110             0.110             1481       (0,162) 
clk_sys                                                                                                                  net          1.727             1.837             1481       (0,162) 
   Routing elements:
      Manhattan distance of X:159, Y:99
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_rd_last_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.837             1481       (159,63)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.839 (required time - arrival time)
Delay         : 5.426                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.542
--------------------------------------
End-of-path arrival time       : 7.371

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.161             2.806              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__33743|in[0]                      lut          0.054             2.860              15        (37,175)
LUT__33743|out                        lut          0.000             2.860               2        (37,175)
n21540                                net          0.123             2.983               2        (37,175)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33746|in[0]                      lut          0.054             3.037               2        (37,179)
LUT__33746|out                        lut          0.000             3.037               6        (37,179)
n21543                                net          0.569             3.606               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.660               6        (40,181)
LUT__33761|out                        lut          0.000             3.660               3        (40,181)
n21557                                net          0.397             4.057               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.111               3        (38,186)
LUT__33767|out                        lut          0.000             4.111               3        (38,186)
n16518                                net          0.346             4.457               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.054             4.511               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             4.511               3        (40,189)
n7493                                 net          0.122             4.633               3        (40,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.055             4.688               3        (45,189)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             4.688               2        (45,189)
n7473                                 net          0.208             4.896               2        (45,189)
   Routing elements:
      Manhattan distance of X:4, Y:0
CutToMuxOpt_1/Lut_0|in[1]             lut          0.054             4.950               2        (41,189)
CutToMuxOpt_1/Lut_0|out               lut          0.000             4.950               2        (41,189)
CutToMuxOpt_1/n7                      net          0.210             5.160               2        (41,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
CutToMuxOpt_1/Lut_1|in[3]             lut          0.055             5.215               2        (36,189)
CutToMuxOpt_1/Lut_1|out               lut          0.000             5.215               2        (36,189)
n16553                                net          0.192             5.407               2        (36,189)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.048             5.455               2        (36,183)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.455               2        (36,183)
n7510                                 net          0.000             5.455               2        (36,183)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.539               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.539               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.542               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.866 (required time - arrival time)
Delay         : 5.399                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.515
--------------------------------------
End-of-path arrival time       : 7.344

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.168             2.813              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__33745|in[1]                      lut          0.054             2.867              15        (37,178)
LUT__33745|out                        lut          0.000             2.867               2        (37,178)
n21542                                net          0.089             2.956               2        (37,178)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33746|in[3]                      lut          0.054             3.010               2        (37,179)
LUT__33746|out                        lut          0.000             3.010               6        (37,179)
n21543                                net          0.569             3.579               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.633               6        (40,181)
LUT__33761|out                        lut          0.000             3.633               3        (40,181)
n21557                                net          0.397             4.030               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.084               3        (38,186)
LUT__33767|out                        lut          0.000             4.084               3        (38,186)
n16518                                net          0.346             4.430               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.054             4.484               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             4.484               3        (40,189)
n7493                                 net          0.122             4.606               3        (40,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.055             4.661               3        (45,189)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             4.661               2        (45,189)
n7473                                 net          0.208             4.869               2        (45,189)
   Routing elements:
      Manhattan distance of X:4, Y:0
CutToMuxOpt_1/Lut_0|in[1]             lut          0.054             4.923               2        (41,189)
CutToMuxOpt_1/Lut_0|out               lut          0.000             4.923               2        (41,189)
CutToMuxOpt_1/n7                      net          0.210             5.133               2        (41,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
CutToMuxOpt_1/Lut_1|in[3]             lut          0.055             5.188               2        (36,189)
CutToMuxOpt_1/Lut_1|out               lut          0.000             5.188               2        (36,189)
n16553                                net          0.192             5.380               2        (36,189)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.048             5.428               2        (36,183)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.428               2        (36,183)
n7510                                 net          0.000             5.428               2        (36,183)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.512               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.512               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.515               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.870 (required time - arrival time)
Delay         : 5.395                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.511
--------------------------------------
End-of-path arrival time       : 7.340

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.415             3.060              14        (36,174)
   Routing elements:
      Manhattan distance of X:9, Y:3
LUT__33757|in[1]                      lut          0.055             3.115              15        (45,177)
LUT__33757|out                        lut          0.000             3.115               4        (45,177)
n21554                                net          0.460             3.575               4        (45,177)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__33761|in[3]                      lut          0.054             3.629               4        (40,181)
LUT__33761|out                        lut          0.000             3.629               3        (40,181)
n21557                                net          0.397             4.026               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.080               3        (38,186)
LUT__33767|out                        lut          0.000             4.080               3        (38,186)
n16518                                net          0.346             4.426               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.054             4.480               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             4.480               3        (40,189)
n7493                                 net          0.122             4.602               3        (40,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.055             4.657               3        (45,189)
u_rgb2dvi/enc_2/sub_79/add_2/i4|O     adder        0.000             4.657               2        (45,189)
n7473                                 net          0.208             4.865               2        (45,189)
   Routing elements:
      Manhattan distance of X:4, Y:0
CutToMuxOpt_1/Lut_0|in[1]             lut          0.054             4.919               2        (41,189)
CutToMuxOpt_1/Lut_0|out               lut          0.000             4.919               2        (41,189)
CutToMuxOpt_1/n7                      net          0.210             5.129               2        (41,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
CutToMuxOpt_1/Lut_1|in[3]             lut          0.055             5.184               2        (36,189)
CutToMuxOpt_1/Lut_1|out               lut          0.000             5.184               2        (36,189)
n16553                                net          0.192             5.376               2        (36,189)
   Routing elements:
      Manhattan distance of X:0, Y:6
u_rgb2dvi/enc_2/add_105/i4|I1         adder        0.048             5.424               2        (36,183)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.424               2        (36,183)
n7510                                 net          0.000             5.424               2        (36,183)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.508               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.508               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.511               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.875 (required time - arrival time)
Delay         : 5.390                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.506
--------------------------------------
End-of-path arrival time       : 7.335

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.161             2.806              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__33743|in[0]                      lut          0.054             2.860              15        (37,175)
LUT__33743|out                        lut          0.000             2.860               2        (37,175)
n21540                                net          0.123             2.983               2        (37,175)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33746|in[0]                      lut          0.054             3.037               2        (37,179)
LUT__33746|out                        lut          0.000             3.037               6        (37,179)
n21543                                net          0.569             3.606               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.660               6        (40,181)
LUT__33761|out                        lut          0.000             3.660               3        (40,181)
n21557                                net          0.397             4.057               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.111               3        (38,186)
LUT__33767|out                        lut          0.000             4.111               3        (38,186)
n16518                                net          0.346             4.457               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.050             4.507               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|CO    adder        0.000             4.507               2        (40,189)
n7494                                 net          0.000             4.507               2        (40,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i5|CI    adder        0.084             4.591               2        (40,190)
u_rgb2dvi/enc_2/sub_50/add_2/i5|O     adder        0.000             4.591               3        (40,190)
n7492                                 net          0.122             4.713               3        (40,190)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i5|I0    adder        0.055             4.768               3        (45,190)
u_rgb2dvi/enc_2/sub_79/add_2/i5|O     adder        0.000             4.768               2        (45,190)
n7472                                 net          0.094             4.862               2        (45,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_0|in[1]             lut          0.054             4.916               2        (44,190)
CutToMuxOpt_0/Lut_0|out               lut          0.000             4.916               2        (44,190)
CutToMuxOpt_0/n7                      net          0.164             5.080               2        (44,190)
   Routing elements:
      Manhattan distance of X:6, Y:0
CutToMuxOpt_0/Lut_1|in[3]             lut          0.054             5.134               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.134               2        (38,190)
n16541                                net          0.314             5.448               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.503               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.503               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.506               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.899 (required time - arrival time)
Delay         : 5.366                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.482
--------------------------------------
End-of-path arrival time       : 7.311

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.161             2.806              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__33743|in[0]                      lut          0.054             2.860              15        (37,175)
LUT__33743|out                        lut          0.000             2.860               2        (37,175)
n21540                                net          0.123             2.983               2        (37,175)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33746|in[0]                      lut          0.054             3.037               2        (37,179)
LUT__33746|out                        lut          0.000             3.037               6        (37,179)
n21543                                net          0.569             3.606               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.660               6        (40,181)
LUT__33761|out                        lut          0.000             3.660               3        (40,181)
n21557                                net          0.397             4.057               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.111               3        (38,186)
LUT__33767|out                        lut          0.000             4.111               3        (38,186)
n16518                                net          0.451             4.562               3        (38,186)
   Routing elements:
      Manhattan distance of X:3, Y:3
u_rgb2dvi/enc_2/sub_52/add_2/i4|I0    adder        0.054             4.616               3        (35,189)
u_rgb2dvi/enc_2/sub_52/add_2/i4|O     adder        0.000             4.616               3        (35,189)
n7481                                 net          0.127             4.743               3        (35,189)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/add_75/i4|I0          adder        0.045             4.788               3        (37,189)
u_rgb2dvi/enc_2/add_75/i4|CO          adder        0.000             4.788               2        (37,189)
n7521                                 net          0.000             4.788               2        (37,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_75/i5|CI          adder        0.084             4.872               2        (37,190)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.872               2        (37,190)
n7519                                 net          0.184             5.056               2        (37,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_1|in[1]             lut          0.054             5.110               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.110               2        (38,190)
n16541                                net          0.314             5.424               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.479               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.479               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.482               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.899 (required time - arrival time)
Delay         : 5.366                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.482
--------------------------------------
End-of-path arrival time       : 7.311

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.161             2.806              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__33743|in[0]                      lut          0.054             2.860              15        (37,175)
LUT__33743|out                        lut          0.000             2.860               2        (37,175)
n21540                                net          0.123             2.983               2        (37,175)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33746|in[0]                      lut          0.054             3.037               2        (37,179)
LUT__33746|out                        lut          0.000             3.037               6        (37,179)
n21543                                net          0.569             3.606               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.660               6        (40,181)
LUT__33761|out                        lut          0.000             3.660               3        (40,181)
n21557                                net          0.397             4.057               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.111               3        (38,186)
LUT__33767|out                        lut          0.000             4.111               3        (38,186)
n16518                                net          0.451             4.562               3        (38,186)
   Routing elements:
      Manhattan distance of X:3, Y:3
u_rgb2dvi/enc_2/sub_52/add_2/i4|I0    adder        0.045             4.607               3        (35,189)
u_rgb2dvi/enc_2/sub_52/add_2/i4|CO    adder        0.000             4.607               2        (35,189)
n7482                                 net          0.000             4.607               2        (35,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_52/add_2/i5|CI    adder        0.084             4.691               2        (35,190)
u_rgb2dvi/enc_2/sub_52/add_2/i5|O     adder        0.000             4.691               3        (35,190)
n7480                                 net          0.127             4.818               3        (35,190)
   Routing elements:
      Manhattan distance of X:2, Y:0
u_rgb2dvi/enc_2/add_75/i5|I0          adder        0.054             4.872               3        (37,190)
u_rgb2dvi/enc_2/add_75/i5|O           adder        0.000             4.872               2        (37,190)
n7519                                 net          0.184             5.056               2        (37,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_1|in[1]             lut          0.054             5.110               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.110               2        (38,190)
n16541                                net          0.314             5.424               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.479               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.479               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.482               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.901 (required time - arrival time)
Delay         : 5.364                               

Logic Level             : 16
Non-global nets on path : 16
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.480
--------------------------------------
End-of-path arrival time       : 7.309

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.200             2.845              14        (36,174)
   Routing elements:
      Manhattan distance of X:10, Y:3
LUT__33754|in[1]                      lut          0.054             2.899              15        (46,177)
LUT__33754|out                        lut          0.000             2.899               2        (46,177)
n21551                                net          0.319             3.218               2        (46,177)
   Routing elements:
      Manhattan distance of X:6, Y:0
LUT__33755|in[3]                      lut          0.054             3.272               2        (40,177)
LUT__33755|out                        lut          0.000             3.272               3        (40,177)
n21552                                net          0.331             3.603               3        (40,177)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33769|in[1]                      lut          0.054             3.657               3        (38,182)
LUT__33769|out                        lut          0.000             3.657               4        (38,182)
n16538                                net          0.095             3.752               4        (38,182)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__33770|in[1]                      lut          0.054             3.806               4        (37,182)
LUT__33770|out                        lut          0.000             3.806               3        (37,182)
n16525                                net          0.257             4.063               3        (37,182)
   Routing elements:
      Manhattan distance of X:3, Y:5
u_rgb2dvi/enc_2/sub_50/add_2/i2|I1    adder        0.054             4.117               3        (40,187)
u_rgb2dvi/enc_2/sub_50/add_2/i2|O     adder        0.000             4.117               3        (40,187)
n7497                                 net          0.232             4.349               3        (40,187)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i2|I0    adder        0.020             4.369               3        (45,187)
u_rgb2dvi/enc_2/sub_79/add_2/i2|CO    adder        0.000             4.369               2        (45,187)
n7491                                 net          0.000             4.369               2        (45,187)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i3|CI    adder        0.084             4.453               2        (45,188)
u_rgb2dvi/enc_2/sub_79/add_2/i3|O     adder        0.000             4.453               2        (45,188)
n7475                                 net          0.277             4.730               2        (45,188)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_2/Lut_0|in[1]             lut          0.054             4.784               2        (44,188)
CutToMuxOpt_2/Lut_0|out               lut          0.000             4.784               2        (44,188)
CutToMuxOpt_2/n7                      net          0.192             4.976               2        (44,188)
   Routing elements:
      Manhattan distance of X:6, Y:0
CutToMuxOpt_2/Lut_1|in[3]             lut          0.054             5.030               2        (38,188)
CutToMuxOpt_2/Lut_1|out               lut          0.000             5.030               2        (38,188)
n16556                                net          0.293             5.323               2        (38,188)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i3|I1         adder        0.048             5.371               2        (36,182)
u_rgb2dvi/enc_2/add_105/i3|CO         adder        0.000             5.371               2        (36,182)
n7512                                 net          0.000             5.371               2        (36,182)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i4|CI         adder        0.022             5.393               2        (36,183)
u_rgb2dvi/enc_2/add_105/i4|CO         adder        0.000             5.393               2        (36,183)
n7510                                 net          0.000             5.393               2        (36,183)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/add_105/i5|CI         adder        0.084             5.477               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.477               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.480               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.902 (required time - arrival time)
Delay         : 5.363                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.479
--------------------------------------
End-of-path arrival time       : 7.308

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.168             2.813              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:4
LUT__33745|in[1]                      lut          0.054             2.867              15        (37,178)
LUT__33745|out                        lut          0.000             2.867               2        (37,178)
n21542                                net          0.089             2.956               2        (37,178)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33746|in[3]                      lut          0.054             3.010               2        (37,179)
LUT__33746|out                        lut          0.000             3.010               6        (37,179)
n21543                                net          0.569             3.579               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.633               6        (40,181)
LUT__33761|out                        lut          0.000             3.633               3        (40,181)
n21557                                net          0.397             4.030               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.084               3        (38,186)
LUT__33767|out                        lut          0.000             4.084               3        (38,186)
n16518                                net          0.346             4.430               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.050             4.480               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|CO    adder        0.000             4.480               2        (40,189)
n7494                                 net          0.000             4.480               2        (40,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i5|CI    adder        0.084             4.564               2        (40,190)
u_rgb2dvi/enc_2/sub_50/add_2/i5|O     adder        0.000             4.564               3        (40,190)
n7492                                 net          0.122             4.686               3        (40,190)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i5|I0    adder        0.055             4.741               3        (45,190)
u_rgb2dvi/enc_2/sub_79/add_2/i5|O     adder        0.000             4.741               2        (45,190)
n7472                                 net          0.094             4.835               2        (45,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_0|in[1]             lut          0.054             4.889               2        (44,190)
CutToMuxOpt_0/Lut_0|out               lut          0.000             4.889               2        (44,190)
CutToMuxOpt_0/n7                      net          0.164             5.053               2        (44,190)
   Routing elements:
      Manhattan distance of X:6, Y:0
CutToMuxOpt_0/Lut_1|in[3]             lut          0.054             5.107               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.107               2        (38,190)
n16541                                net          0.314             5.421               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.476               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.476               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.479               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.906 (required time - arrival time)
Delay         : 5.359                               

Logic Level             : 14
Non-global nets on path : 14
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.475
--------------------------------------
End-of-path arrival time       : 7.304

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.161             2.806              14        (36,174)
   Routing elements:
      Manhattan distance of X:1, Y:1
LUT__33743|in[0]                      lut          0.054             2.860              15        (37,175)
LUT__33743|out                        lut          0.000             2.860               2        (37,175)
n21540                                net          0.123             2.983               2        (37,175)
   Routing elements:
      Manhattan distance of X:0, Y:4
LUT__33746|in[0]                      lut          0.054             3.037               2        (37,179)
LUT__33746|out                        lut          0.000             3.037               6        (37,179)
n21543                                net          0.569             3.606               6        (37,179)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33761|in[2]                      lut          0.054             3.660               6        (40,181)
LUT__33761|out                        lut          0.000             3.660               3        (40,181)
n21557                                net          0.397             4.057               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.111               3        (38,186)
LUT__33767|out                        lut          0.000             4.111               3        (38,186)
n16518                                net          0.346             4.457               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.054             4.511               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|O     adder        0.000             4.511               3        (40,189)
n7493                                 net          0.122             4.633               3        (40,189)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i4|I0    adder        0.020             4.653               3        (45,189)
u_rgb2dvi/enc_2/sub_79/add_2/i4|CO    adder        0.000             4.653               2        (45,189)
n7474                                 net          0.000             4.653               2        (45,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_79/add_2/i5|CI    adder        0.084             4.737               2        (45,190)
u_rgb2dvi/enc_2/sub_79/add_2/i5|O     adder        0.000             4.737               2        (45,190)
n7472                                 net          0.094             4.831               2        (45,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_0|in[1]             lut          0.054             4.885               2        (44,190)
CutToMuxOpt_0/Lut_0|out               lut          0.000             4.885               2        (44,190)
CutToMuxOpt_0/n7                      net          0.164             5.049               2        (44,190)
   Routing elements:
      Manhattan distance of X:6, Y:0
CutToMuxOpt_0/Lut_1|in[3]             lut          0.054             5.103               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.103               2        (38,190)
n16541                                net          0.314             5.417               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.472               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.472               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.475               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : lcd_de~FF|CLK                       
Path End      : u_rgb2dvi/enc_2/acc[4]~FF|D         
Launch Clock  : clk_pixel (RISE)                    
Capture Clock : clk_pixel (RISE)                    
Slack         : 7.906 (required time - arrival time)
Delay         : 5.359                               

Logic Level             : 13
Non-global nets on path : 13
Global nets on path     :  0

Launch Clock Path Delay        : 1.829
+ Clock To Q + Data Path Delay : 5.475
--------------------------------------
End-of-path arrival time       : 7.304

Constraint                     : 13.441
+ Capture Clock Path Delay     :  1.879
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 15.210

Launch Clock Path
    name       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================
clk_pixel        inpad        0.000             0.000                0       (0,159)
clk_pixel        inpad        0.110             0.110             1308       (0,159)
clk_pixel        net          1.719             1.829             1308       (0,159)
   Routing elements:
      Manhattan distance of X:80, Y:100
lcd_de~FF|CLK    ff           0.000             1.829             1308       (80,59)

Data Path
               name                 model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================
lcd_de~FF|Q                           ff           0.113             0.113              89        (80,59) 
lcd_de                                net          1.011             1.124              89        (80,59) 
   Routing elements:
      Manhattan distance of X:38, Y:108
LUT__33724|in[3]                      lut          0.055             1.179              89        (42,167)
LUT__33724|out                        lut          0.000             1.179               4        (42,167)
n21530                                net          0.438             1.617               4        (42,167)
   Routing elements:
      Manhattan distance of X:3, Y:2
LUT__33725|in[1]                      lut          0.055             1.672               4        (45,169)
LUT__33725|out                        lut          0.000             1.672               3        (45,169)
n21531                                net          0.208             1.880               3        (45,169)
   Routing elements:
      Manhattan distance of X:5, Y:0
LUT__33731|in[1]                      lut          0.054             1.934               3        (40,169)
LUT__33731|out                        lut          0.000             1.934               3        (40,169)
n21537                                net          0.656             2.590               3        (40,169)
   Routing elements:
      Manhattan distance of X:4, Y:5
LUT__33732|in[2]                      lut          0.055             2.645               3        (36,174)
LUT__33732|out                        lut          0.000             2.645              15        (36,174)
u_rgb2dvi/enc_2/n103                  net          0.415             3.060              14        (36,174)
   Routing elements:
      Manhattan distance of X:9, Y:3
LUT__33757|in[1]                      lut          0.055             3.115              15        (45,177)
LUT__33757|out                        lut          0.000             3.115               4        (45,177)
n21554                                net          0.460             3.575               4        (45,177)
   Routing elements:
      Manhattan distance of X:5, Y:4
LUT__33761|in[3]                      lut          0.054             3.629               4        (40,181)
LUT__33761|out                        lut          0.000             3.629               3        (40,181)
n21557                                net          0.397             4.026               3        (40,181)
   Routing elements:
      Manhattan distance of X:2, Y:5
LUT__33767|in[0]                      lut          0.054             4.080               3        (38,186)
LUT__33767|out                        lut          0.000             4.080               3        (38,186)
n16518                                net          0.346             4.426               3        (38,186)
   Routing elements:
      Manhattan distance of X:2, Y:3
u_rgb2dvi/enc_2/sub_50/add_2/i4|I1    adder        0.050             4.476               3        (40,189)
u_rgb2dvi/enc_2/sub_50/add_2/i4|CO    adder        0.000             4.476               2        (40,189)
n7494                                 net          0.000             4.476               2        (40,189)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_rgb2dvi/enc_2/sub_50/add_2/i5|CI    adder        0.084             4.560               2        (40,190)
u_rgb2dvi/enc_2/sub_50/add_2/i5|O     adder        0.000             4.560               3        (40,190)
n7492                                 net          0.122             4.682               3        (40,190)
   Routing elements:
      Manhattan distance of X:5, Y:0
u_rgb2dvi/enc_2/sub_79/add_2/i5|I0    adder        0.055             4.737               3        (45,190)
u_rgb2dvi/enc_2/sub_79/add_2/i5|O     adder        0.000             4.737               2        (45,190)
n7472                                 net          0.094             4.831               2        (45,190)
   Routing elements:
      Manhattan distance of X:1, Y:0
CutToMuxOpt_0/Lut_0|in[1]             lut          0.054             4.885               2        (44,190)
CutToMuxOpt_0/Lut_0|out               lut          0.000             4.885               2        (44,190)
CutToMuxOpt_0/n7                      net          0.164             5.049               2        (44,190)
   Routing elements:
      Manhattan distance of X:6, Y:0
CutToMuxOpt_0/Lut_1|in[3]             lut          0.054             5.103               2        (38,190)
CutToMuxOpt_0/Lut_1|out               lut          0.000             5.103               2        (38,190)
n16541                                net          0.314             5.417               2        (38,190)
   Routing elements:
      Manhattan distance of X:2, Y:6
u_rgb2dvi/enc_2/add_105/i5|I1         adder        0.055             5.472               2        (36,184)
u_rgb2dvi/enc_2/add_105/i5|O          adder        0.000             5.472               2        (36,184)
u_rgb2dvi/enc_2/acc[4]~FF|D           ff           0.003             5.475               2        (36,184)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_pixel                        inpad        0.000             0.000                0       (0,159) 
clk_pixel                        inpad        0.110             0.110             1308       (0,159) 
clk_pixel                        net          1.769             1.879             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:36, Y:25
u_rgb2dvi/enc_2/acc[4]~FF|CLK    ff           0.000             1.879             1308       (36,184)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.270 (required time - arrival time)
Delay         : 2.053                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 2.207
--------------------------------------
End-of-path arrival time       : 4.431

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:239
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             2.224              17       (10,84)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.151             0.151              2         (10,84)
r_cmos_rx_vsync0_in[1]          net         0.528             0.679              2         (10,84)
   Routing elements:
      Manhattan distance of X:8, Y:52
LUT__32543|in[0]                lut         0.054             0.733              2         (2,32) 
LUT__32543|out                  lut         0.000             0.733              4         (2,32) 
n20892                          net         0.522             1.255              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:5
LUT__32546|in[2]                lut         0.054             1.309              4         (34,27)
LUT__32546|out                  lut         0.000             1.309              3         (34,27)
n20893                          net         0.840             2.149              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:20
LUT__32547|in[1]                lut         0.055             2.204              3         (144,7)
LUT__32547|out                  lut         0.000             2.204              2         (144,7)
r_cmos_fv_o[2]~FF|D             ff          0.003             2.207              2         (144,7)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (144,7)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.349 (required time - arrival time)
Delay         : 1.974                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 2.128
--------------------------------------
End-of-path arrival time       : 4.352

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             2.224              17       (10,87)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.151             0.151              3         (10,87)
r_cmos_rx_vsync0_in[0]          net         0.449             0.600              3         (10,87)
   Routing elements:
      Manhattan distance of X:8, Y:55
LUT__32543|in[1]                lut         0.054             0.654              3         (2,32) 
LUT__32543|out                  lut         0.000             0.654              4         (2,32) 
n20892                          net         0.522             1.176              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:5
LUT__32546|in[2]                lut         0.054             1.230              4         (34,27)
LUT__32546|out                  lut         0.000             1.230              3         (34,27)
n20893                          net         0.840             2.070              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:20
LUT__32547|in[1]                lut         0.055             2.125              3         (144,7)
LUT__32547|out                  lut         0.000             2.125              2         (144,7)
r_cmos_fv_o[2]~FF|D             ff          0.003             2.128              2         (144,7)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (144,7)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.386 (required time - arrival time)
Delay         : 1.937                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 2.091
--------------------------------------
End-of-path arrival time       : 4.315

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:239
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             2.224              17       (10,84)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.151             0.151              2         (10,84)
r_cmos_rx_vsync0_in[1]          net         0.528             0.679              2         (10,84)
   Routing elements:
      Manhattan distance of X:8, Y:52
LUT__32543|in[0]                lut         0.054             0.733              2         (2,32) 
LUT__32543|out                  lut         0.000             0.733              4         (2,32) 
n20892                          net         0.522             1.255              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:5
LUT__32546|in[2]                lut         0.054             1.309              4         (34,27)
LUT__32546|out                  lut         0.000             1.309              3         (34,27)
n20893                          net         0.724             2.033              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:19
LUT__32548|in[1]                lut         0.055             2.088              3         (144,8)
LUT__32548|out                  lut         0.000             2.088              2         (144,8)
led_o[5]~FF|D                   ff          0.003             2.091              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.811              17       (144,8)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 7.465 (required time - arrival time)
Delay         : 1.858                               

Logic Level             : 3
Non-global nets on path : 3
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 2.012
--------------------------------------
End-of-path arrival time       : 4.236

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             2.224              17       (10,87)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.151             0.151              3         (10,87)
r_cmos_rx_vsync0_in[0]          net         0.449             0.600              3         (10,87)
   Routing elements:
      Manhattan distance of X:8, Y:55
LUT__32543|in[1]                lut         0.054             0.654              3         (2,32) 
LUT__32543|out                  lut         0.000             0.654              4         (2,32) 
n20892                          net         0.522             1.176              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:5
LUT__32546|in[2]                lut         0.054             1.230              4         (34,27)
LUT__32546|out                  lut         0.000             1.230              3         (34,27)
n20893                          net         0.724             1.954              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:19
LUT__32548|in[1]                lut         0.055             2.009              3         (144,8)
LUT__32548|out                  lut         0.000             2.009              2         (144,8)
led_o[5]~FF|D                   ff          0.003             2.012              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.811              17       (144,8)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.190 (required time - arrival time)
Delay         : 1.133                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 1.287
--------------------------------------
End-of-path arrival time       : 3.511

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:239
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             2.224              17       (10,84)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.151             0.151              2         (10,84)
r_cmos_rx_vsync0_in[1]          net         0.528             0.679              2         (10,84)
   Routing elements:
      Manhattan distance of X:8, Y:52
LUT__32543|in[0]                lut         0.054             0.733              2         (2,32) 
LUT__32543|out                  lut         0.000             0.733              4         (2,32) 
n20892                          net         0.497             1.230              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:2
LUT__32544|in[1]                lut         0.054             1.284              4         (34,30)
LUT__32544|out                  lut         0.000             1.284              2         (34,30)
r_cmos_fv_o[0]~FF|D             ff          0.003             1.287              2         (34,30)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (34,30)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[1]~FF|CLK       
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.210 (required time - arrival time)
Delay         : 1.113                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 1.267
--------------------------------------
End-of-path arrival time       : 3.491

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:239
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             2.224              17       (10,84)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[1]~FF|Q     ff          0.151             0.151              2         (10,84)
r_cmos_rx_vsync0_in[1]          net         0.528             0.679              2         (10,84)
   Routing elements:
      Manhattan distance of X:8, Y:52
LUT__32543|in[0]                lut         0.054             0.733              2         (2,32) 
LUT__32543|out                  lut         0.000             0.733              4         (2,32) 
n20892                          net         0.477             1.210              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:4
LUT__32545|in[1]                lut         0.054             1.264              4         (34,28)
LUT__32545|out                  lut         0.000             1.264              2         (34,28)
r_cmos_fv_o[1]~FF|D             ff          0.003             1.267              2         (34,28)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (34,28)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.269 (required time - arrival time)
Delay         : 1.054                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 1.208
--------------------------------------
End-of-path arrival time       : 3.432

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             2.224              17       (10,87)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.151             0.151              3         (10,87)
r_cmos_rx_vsync0_in[0]          net         0.449             0.600              3         (10,87)
   Routing elements:
      Manhattan distance of X:8, Y:55
LUT__32543|in[1]                lut         0.054             0.654              3         (2,32) 
LUT__32543|out                  lut         0.000             0.654              4         (2,32) 
n20892                          net         0.497             1.151              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:2
LUT__32544|in[1]                lut         0.054             1.205              4         (34,30)
LUT__32544|out                  lut         0.000             1.205              2         (34,30)
r_cmos_fv_o[0]~FF|D             ff          0.003             1.208              2         (34,30)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (34,30)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.289 (required time - arrival time)
Delay         : 1.034                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 2.224
+ Clock To Q + Data Path Delay : 1.188
--------------------------------------
End-of-path arrival time       : 3.412

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             2.224              17       (10,87)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q     ff          0.151             0.151              3         (10,87)
r_cmos_rx_vsync0_in[0]          net         0.449             0.600              3         (10,87)
   Routing elements:
      Manhattan distance of X:8, Y:55
LUT__32543|in[1]                lut         0.054             0.654              3         (2,32) 
LUT__32543|out                  lut         0.000             0.654              4         (2,32) 
n20892                          net         0.477             1.131              4         (2,32) 
   Routing elements:
      Manhattan distance of X:32, Y:4
LUT__32545|in[1]                lut         0.054             1.185              4         (34,28)
LUT__32545|out                  lut         0.000             1.185              2         (34,28)
r_cmos_fv_o[1]~FF|D             ff          0.003             1.188              2         (34,28)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.811              17       (34,28)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.561 (required time - arrival time)
Delay         : 1.213                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.329
--------------------------------------
End-of-path arrival time       : 3.140

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (34,30)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.113             0.113              4         (34,30)
r_cmos_fv_o[0]          net         0.264             0.377              4         (34,30)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__32546|in[0]        lut         0.054             0.431              4         (34,27)
LUT__32546|out          lut         0.000             0.431              3         (34,27)
n20893                  net         0.840             1.271              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:20
LUT__32547|in[1]        lut         0.055             1.326              3         (144,7)
LUT__32547|out          lut         0.000             1.326              2         (144,7)
r_cmos_fv_o[2]~FF|D     ff          0.003             1.329              2         (144,7)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.811              17       (144,7)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 8.677 (required time - arrival time)
Delay         : 1.097                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.811
+ Clock To Q + Data Path Delay : 1.213
--------------------------------------
End-of-path arrival time       : 3.024

Constraint                     : 10.000
+ Capture Clock Path Delay     :  1.811
- Clock Uncertainty            :  0.110
---------------------------------------
End-of-path required time      : 11.701

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.110             0.110              17       (111,323)
cmos_pclk                net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.811              17       (34,30)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.113             0.113              4         (34,30)
r_cmos_fv_o[0]          net         0.264             0.377              4         (34,30)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__32546|in[0]        lut         0.054             0.431              4         (34,27)
LUT__32546|out          lut         0.000             0.431              3         (34,27)
n20893                  net         0.724             1.155              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:19
LUT__32548|in[1]        lut         0.055             1.210              3         (144,8)
LUT__32548|out          lut         0.000             1.210              2         (144,8)
led_o[5]~FF|D           ff          0.003             1.213              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.110             0.110              17       (111,323)
cmos_pclk          net          1.701             1.811              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.811              17       (144,8)  

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cmos_vsync                          
Path End      : r_cmos_rx_vsync0_in[0]~FF|D         
Launch Clock  : cmos_pclk (FALL)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 2.808 (required time - arrival time)
Delay         : 1.310                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.802
+ Clock To Q + Data Path Delay : 1.313
+ Input Delay                  : 1.191
--------------------------------------
End-of-path arrival time       : 4.306

Constraint                     : 5.000
+ Capture Clock Path Delay     : 2.224
- Clock Uncertainty            : 0.110
--------------------------------------
End-of-path required time      : 7.114

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
cmos_pclk                  inpad        0.000             0.000               0       (111,323)
cmos_pclk                  inpad        0.110             0.110              17       (111,323)
cmos_pclk                  net          1.648             1.758              17       (111,323)
   Routing elements:
      Manhattan distance of X:93, Y:0
cmos_pclk~CLKOUT~18~322    outpad       0.044             1.802              17       (18,323) 
cmos_pclk~CLKOUT~18~322    outpad       0.000             1.802               0       (18,323) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
cmos_vsync                     inpad        0.110             0.110              0         (0,321)
cmos_vsync                     inpad        1.200             1.310              2         (0,321)
r_cmos_rx_vsync0_in[0]~FF|D    ff           0.003             1.313              2         (10,87)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.110             0.110              17       (111,323)
cmos_pclk                        net          2.114             2.224              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             2.224              17       (10,87)  

---------- Path Details for Max Critical Paths (end) ---------------

---------- 4. Path Details for Min Critical Paths (begin) ----------

################################################################################
Path Detail Report (tac_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|CLK             
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WDATA[16]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.029 (arrival time - required time)                                                                                        
Delay         : 0.138                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.099
--------------------------------------
End-of-path arrival time       : 1.302

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|CLK    ff           0.000             1.203             283        (84,18)

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]~FF|Q                ff               0.072            0.072              2         (84,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[21]                     net              0.138            0.210              2         (84,18)
   Routing elements:
      Manhattan distance of X:3, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WDATA[16] ram_8192x20     -0.111            0.099              2         (87,2) 

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                 inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                 inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                 net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:24, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$12|WCLK ram_8192x20     0.000             1.203             283        (87,2) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D 
Launch Clock  : tac_clk (RISE)                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                        
Slack         : 0.035 (arrival time - required time)                                                                                  
Delay         : 0.033                                                                                                                 

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.308

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tac_clk                                                                                                                   inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                   inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                   net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|CLK    srl8         0.000             1.203             283        (90,30)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i8_2|Q7       srl8        0.072             0.072              2         (90,30)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_rd_fifo_wr_en_p[7]     net         0.033             0.105              2         (90,30)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|D       srl8        0.000             0.105              2         (90,31)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4021/i12_2|CLK    srl8         0.000             1.203             283        (90,31)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF|D   
Launch Clock  : tac_clk (RISE)                                                                                                  
Capture Clock : tac_clk (RISE)                                                                                                  
Slack         : 0.058 (arrival time - required time)                                                                            
Delay         : 0.113                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                             net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FF|CLK    ff           0.000             1.203             283        (84,3) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[119]~FF|Q      ff          0.185            0.185              3          (84,3)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF|D       ff         -0.007            0.178              3          (83,3)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:28, Y:3
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[87]~FF|CLK    ff           0.000             1.253             283        (83,3) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FF|D   
Launch Clock  : tac_clk (RISE)                                                                                                  
Capture Clock : tac_clk (RISE)                                                                                                  
Slack         : 0.058 (arrival time - required time)                                                                            
Delay         : 0.113                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                             net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FF|CLK    ff           0.000             1.203             283        (84,2) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[118]~FF|Q      ff          0.185            0.185              3          (84,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FF|D       ff         -0.007            0.178              3          (83,2)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:28, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[86]~FF|CLK    ff           0.000             1.253             283        (83,2) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FF|D   
Launch Clock  : tac_clk (RISE)                                                                                                  
Capture Clock : tac_clk (RISE)                                                                                                  
Slack         : 0.058 (arrival time - required time)                                                                            
Delay         : 0.113                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                             net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|CLK    ff           0.000             1.203             283        (84,4) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[100]~FF|Q      ff          0.185            0.185              3          (84,4)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FF|D       ff         -0.007            0.178              3          (83,4)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:28, Y:4
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[68]~FF|CLK    ff           0.000             1.253             283        (83,4) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.058 (arrival time - required time)                                                                           
Delay         : 0.113                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|CLK    ff           0.000             1.203             283        (84,12)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[48]~FF|Q      ff          0.185            0.185              3         (84,12)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|D      ff         -0.007            0.178              3         (83,12)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:28, Y:12
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[16]~FF|CLK    ff           0.000             1.253             283        (83,12)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|D  
Launch Clock  : tac_clk (RISE)                                                                                                 
Capture Clock : tac_clk (RISE)                                                                                                 
Slack         : 0.058 (arrival time - required time)                                                                           
Delay         : 0.113                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.178
--------------------------------------
End-of-path arrival time       : 1.381

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.253
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.323

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|CLK    ff           0.000             1.203             283        (84,14)

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[50]~FF|Q      ff          0.185            0.185              3         (84,14)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|D      ff         -0.007            0.178              3         (83,14)

Capture Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.183             1.253             283        (111,0)
   Routing elements:
      Manhattan distance of X:28, Y:14
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[18]~FF|CLK    ff           0.000             1.253             283        (83,14)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[16]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.059 (arrival time - required time)                                                                                         
Delay         : 0.168                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.129
--------------------------------------
End-of-path arrival time       : 1.332

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:33, Y:18
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|CLK    ff           0.000             1.203             283        (78,18)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]~FF|Q                 ff               0.072            0.072              3         (78,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[54]                      net              0.168            0.240              3         (78,18)
   Routing elements:
      Manhattan distance of X:6, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WDATA[16] ram_8192x20     -0.111            0.129              3         (72,2) 

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:39, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$c12|WCLK ram_8192x20     0.000             1.203             283        (72,2) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[6]
Launch Clock  : tac_clk (RISE)                                                                                                              
Capture Clock : tac_clk (RISE)                                                                                                              
Slack         : 0.059 (arrival time - required time)                                                                                        
Delay         : 0.168                                                                                                                       

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.129
--------------------------------------
End-of-path arrival time       : 1.332

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
tac_clk                                                                                                             inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                             inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                             net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:43, Y:8
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|CLK    ff           0.000             1.203             283        (68,8) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]~FF|Q               ff               0.072            0.072              3          (68,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[104]                    net              0.168            0.240              3          (68,8)
   Routing elements:
      Manhattan distance of X:5, Y:6
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WDATA[6] ram_8192x20     -0.111            0.129              3          (63,2)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:2
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$e12|WCLK ram_8192x20     0.000             1.203             283        (63,2) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[11]
Launch Clock  : tac_clk (RISE)                                                                                                               
Capture Clock : tac_clk (RISE)                                                                                                               
Slack         : 0.065 (arrival time - required time)                                                                                         
Delay         : 0.174                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.135
--------------------------------------
End-of-path arrival time       : 1.338

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
tac_clk                                                                                                            inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                            inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                            net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:43, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|CLK    ff           0.000             1.203             283        (68,33)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]~FF|Q                 ff               0.072            0.072              3         (68,33)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/w_rd_fifo_wr_data[33]                      net              0.174            0.246              3         (68,33)
   Routing elements:
      Manhattan distance of X:5, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WDATA[11] ram_8192x20     -0.111            0.135              3         (63,22)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
tac_clk                                                                                                                  inpad           0.000             0.000               0        (111,0)
tac_clk                                                                                                                  inpad           0.070             0.070             283        (111,0)
tac_clk                                                                                                                  net             1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:48, Y:22
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rd/xefx_fifo_ram/ram__D$b12|WCLK ram_8192x20     0.000             1.203             283        (63,22)

################################################################################
Path Detail Report (tdqss_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                               
Capture Clock : tdqss_clk (RISE)                                                                                                               
Slack         : 0.090 (arrival time - required time)                                                                                           
Delay         : 0.095                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.404

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK    ff           0.000             1.244             124        (175,67)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|Q      ff          0.167            0.167              3         (175,67)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|D      ff         -0.007            0.160              3         (175,65)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:65
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[2]~FF|CLK    ff           0.000             1.244             124        (175,65)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                      
Capture Clock : tdqss_clk (RISE)                                                                                                      
Slack         : 0.098 (arrival time - required time)                                                                                  
Delay         : 0.096                                                                                                                 

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.168
--------------------------------------
End-of-path arrival time       : 1.362

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:46
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|CLK    ff           0.000             1.194             124        (178,46)

Data Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]~FF|Q     ff          0.072             0.072              5         (178,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[0]          net         0.062             0.134              5         (178,46)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__31066|in[0]                                                                                                         lut         0.034             0.168              5         (178,44)
LUT__31066|out                                                                                                           lut         0.000             0.168              2         (178,44)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|D     ff          0.000             0.168              2         (178,44)

Capture Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
tdqss_clk                                                                                                                 inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                 inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                 net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:44
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dqs_state[1]~FF|CLK    ff           0.000             1.194             124        (178,44)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK    ff           0.000             1.244             124        (175,53)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|Q      ff          0.179            0.179              2         (175,53)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|D      ff         -0.007            0.172              2         (175,54)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK    ff           0.000             1.244             124        (175,54)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK    ff           0.000             1.244             124        (175,56)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|Q      ff          0.179            0.179              2         (175,56)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|D      ff         -0.007            0.172              2         (175,57)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.244             124        (175,57)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:57
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|CLK    ff           0.000             1.244             124        (175,57)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[6]~FF|Q      ff          0.179            0.179              2         (175,57)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|D      ff         -0.007            0.172              2         (175,58)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:58
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[7]~FF|CLK    ff           0.000             1.244             124        (175,58)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK    ff           0.000             1.244             124        (175,52)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|Q      ff          0.179            0.179              2         (175,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|D      ff         -0.007            0.172              2         (175,53)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:53
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[2]~FF|CLK    ff           0.000             1.244             124        (175,53)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:51
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|CLK    ff           0.000             1.244             124        (175,51)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[0]~FF|Q      ff          0.179            0.179              2         (175,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|D      ff         -0.007            0.172              2         (175,52)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:52
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[1]~FF|CLK    ff           0.000             1.244             124        (175,52)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                               
Capture Clock : tdqss_clk (RISE)                                                                                                               
Slack         : 0.102 (arrival time - required time)                                                                                           
Delay         : 0.107                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.244             124        (175,66)

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|Q      ff          0.179            0.179              2         (175,66)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|D      ff         -0.007            0.172              2         (175,67)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:67
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[1]~FF|CLK    ff           0.000             1.244             124        (175,67)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:54
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|CLK    ff           0.000             1.244             124        (175,54)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[3]~FF|Q      ff          0.179            0.179              2         (175,54)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|D      ff         -0.007            0.172              2         (175,55)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK    ff           0.000             1.244             124        (175,55)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|D  
Launch Clock  : tdqss_clk (RISE)                                                                                                         
Capture Clock : tdqss_clk (RISE)                                                                                                         
Slack         : 0.102 (arrival time - required time)                                                                                     
Delay         : 0.107                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.244
+ Clock To Q + Data Path Delay : 0.172
--------------------------------------
End-of-path arrival time       : 1.416

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|CLK    ff           0.000             1.244             124        (175,55)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[4]~FF|Q      ff          0.179            0.179              2         (175,55)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|D      ff         -0.007            0.172              2         (175,56)

Capture Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
tdqss_clk                                                                                                                    inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                    inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                    net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:56
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_wr_start_p[5]~FF|CLK    ff           0.000             1.244             124        (175,56)

################################################################################
Path Detail Report (tdqss_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.173 (arrival time - required time)                                                                                               
Delay         : 0.134                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.206
--------------------------------------
End-of-path arrival time       : 1.400

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:94
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.194             124        (159,94)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[3]~FF|Q                      ff         0.206             0.206              3         (159,94)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.206              3         (164,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (164,90) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.195 (arrival time - required time)                                                                                               
Delay         : 0.213                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.278
--------------------------------------
End-of-path arrival time       : 1.472

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:93
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.194             124        (159,93)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[0]~FF|Q                      ff          0.285            0.285              3         (159,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         -0.007            0.278              3         (160,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.207             743       (160,90) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.199 (arrival time - required time)                                                                                               
Delay         : 0.217                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.282
--------------------------------------
End-of-path arrival time       : 1.476

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.194             124        (152,92)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[5]~FF|Q                      ff          0.289            0.289              3         (152,92)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         -0.007            0.282              3         (155,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.207             743       (155,86) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.247 (arrival time - required time)                                                                                               
Delay         : 0.208                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.280
--------------------------------------
End-of-path arrival time       : 1.474

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
tdqss_clk                                                                                                            inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                            inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                            net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:96
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|CLK    ff           0.000             1.194             124        (152,96)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtr[6]~FF|Q                          ff         0.280             0.280              4         (152,96)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.280              4         (154,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:72
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (154,92) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.278 (arrival time - required time)                                                                                               
Delay         : 0.296                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.361
--------------------------------------
End-of-path arrival time       : 1.555

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.194             124        (159,92)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[2]~FF|Q                      ff          0.368            0.368              3         (159,92)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         -0.007            0.361              3         (155,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:64, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.207             743       (155,84) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.280 (arrival time - required time)                                                                                               
Delay         : 0.241                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.313
--------------------------------------
End-of-path arrival time       : 1.507

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:90
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.194             124        (152,90)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[1]~FF|Q                      ff         0.313             0.313              3         (152,90)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.313              3         (154,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:65, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (154,84) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tdqss_clk (RISE)                                                                                                                   
Capture Clock : core_clk (RISE)                                                                                                                    
Slack         : 0.308 (arrival time - required time)                                                                                               
Delay         : 0.326                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.194
+ Clock To Q + Data Path Delay : 0.391
--------------------------------------
End-of-path arrival time       : 1.585

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
tdqss_clk                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:42, Y:98
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.194             124        (152,98)

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popCC_popPtrGray[4]~FF|Q                      ff          0.398            0.398              3         (152,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         -0.007            0.391              3         (151,90)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
core_clk                                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                 net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:68, Y:74
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.207             743       (151,90) 

################################################################################
Path Detail Report (core_clk vs tdqss_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.054 (arrival time - required time)                                                                                               
Delay         : 0.089                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.161
--------------------------------------
End-of-path arrival time       : 1.318

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:78
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (164,86) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[4]~FF|Q                    ff         0.161             0.161              3         (164,86)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.161              3         (162,86)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:86
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.194             124        (162,86)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.132 (arrival time - required time)                                                                                               
Delay         : 0.167                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.239
--------------------------------------
End-of-path arrival time       : 1.396

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (164,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[2]~FF|Q                    ff         0.239             0.239              3         (164,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.239              3         (159,95)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:95
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.194             124        (159,95)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.144 (arrival time - required time)                                                                                               
Delay         : 0.129                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.201
--------------------------------------
End-of-path arrival time       : 1.408

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.207             743       (160,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[0]~FF|Q                    ff         0.201             0.201              3         (160,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.201              3         (159,88)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:88
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.194             124        (159,88)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.145 (arrival time - required time)                                                                                               
Delay         : 0.130                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.202
--------------------------------------
End-of-path arrival time       : 1.409

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.207             743       (160,85) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[1]~FF|Q                    ff         0.202             0.202              3         (160,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.202              3         (159,85)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:85
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.194             124        (159,85)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.169 (arrival time - required time)                                                                                               
Delay         : 0.154                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.226
--------------------------------------
End-of-path arrival time       : 1.433

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.207             743       (160,87) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[6]~FF|Q                        ff         0.226             0.226              4         (160,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.226              4         (162,92)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:92
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.194             124        (162,92)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.215 (arrival time - required time)                                                                                               
Delay         : 0.200                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.272
--------------------------------------
End-of-path arrival time       : 1.479

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:81
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.207             743       (160,83) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[5]~FF|Q                    ff         0.272             0.272              3         (160,83)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.272              3         (159,82)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:49, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.194             124        (159,82)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK       
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                              
Capture Clock : tdqss_clk (RISE)                                                                                                             
Slack         : 0.283 (arrival time - required time)                                                                                         
Delay         : 0.325                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.390
--------------------------------------
End-of-path arrival time       : 1.597

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.244
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.314

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|CLK    ff           0.000             1.207             743       (160,89) 

Data Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p~FF|Q               ff          0.397            0.397              2         (160,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|D      ff         -0.007            0.390              2         (175,66)

Capture Clock Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
tdqss_clk                                                                                                                          inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                          inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                          net          1.174             1.244             124        (110,0) 
   Routing elements:
      Manhattan distance of X:65, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_dqs_wr_start_p[0]~FF|CLK    ff           0.000             1.244             124        (175,66)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                    
Capture Clock : tdqss_clk (RISE)                                                                                                                   
Slack         : 0.356 (arrival time - required time)                                                                                               
Delay         : 0.341                                                                                                                              

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.413
--------------------------------------
End-of-path arrival time       : 1.620

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.207             743       (169,88) 

Data Path
                                                               name                                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|Q                    ff         0.413             0.413              3         (169,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.413              3         (162,84)

Capture Clock Path
                                                                name                                                                   model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================================
tdqss_clk                                                                                                                                inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:52, Y:84
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.194             124        (162,84)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR
Launch Clock  : core_clk (RISE)                                                                                        
Capture Clock : tdqss_clk (RISE)                                                                                       
Slack         : 0.496 (arrival time - required time)                                                                   
Delay         : 0.531                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.603
--------------------------------------
End-of-path arrival time       : 1.760

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (143,82) 

Data Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q       ff          0.072             0.072             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn            net         0.531             0.603             730        (143,82)
   Routing elements:
      Manhattan distance of X:35, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|SR     ff          0.000             0.603             730        (178,77)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
tdqss_clk                                                                                                   inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                   inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                   net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/tdqss_clk_rstn~FF|CLK    ff           0.000             1.194             124        (178,77)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK                                                    
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR
Launch Clock  : core_clk (RISE)                                                                                                                                            
Capture Clock : tdqss_clk (RISE)                                                                                                                                           
Slack         : 0.496 (arrival time - required time)                                                                                                                       
Delay         : 0.531                                                                                                                                                      

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.603
--------------------------------------
End-of-path arrival time       : 1.760

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.194
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.264

Launch Clock Path
                                                 name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================
core_clk                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|CLK    ff           0.000             1.157             743       (143,82) 

Data Path
                                                                           name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn~FF|Q                                                           ff          0.072             0.072             730        (143,82)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/core_clk_rstn                                                                net         0.531             0.603             730        (143,82)
   Routing elements:
      Manhattan distance of X:35, Y:7
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|SR     ff          0.000             0.603             730        (178,75)

Capture Clock Path
                                                                            name                                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================================================
tdqss_clk                                                                                                                                                       inpad        0.000             0.000               0        (110,0) 
tdqss_clk                                                                                                                                                       inpad        0.070             0.070             124        (110,0) 
tdqss_clk                                                                                                                                                       net          1.124             1.194             124        (110,0) 
   Routing elements:
      Manhattan distance of X:68, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/rst_ctrl1/genblk1[0].genblk1.genblk1.inst_sysclk_rstn/r_srst_1P[2]~FF|CLK    ff           0.000             1.194             124        (178,75)

################################################################################
Path Detail Report (core_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.034 (arrival time - required time)                                                                                
Delay         : 0.089                                                                                                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.154
--------------------------------------
End-of-path arrival time       : 1.311

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:91, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF|CLK    ff           0.000             1.157             743       (128,85) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]~FF|Q     ff           0.072            0.072              6         (128,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[2]          net          0.054            0.126              6         (128,85)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__30708|in[0]                                                                                                       lut          0.035            0.161              6         (126,85)
LUT__30708|out                                                                                                         lut          0.000            0.161              3         (126,85)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|D     ff          -0.007            0.154              3         (126,85)

Capture Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:93, Y:79
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[3]~FF|CLK    ff           0.000             1.207             743       (126,85) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[16]
Launch Clock  : core_clk (RISE)                                                                                              
Capture Clock : core_clk (RISE)                                                                                              
Slack         : 0.034 (arrival time - required time)                                                                         
Delay         : 0.143                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.104
--------------------------------------
End-of-path arrival time       : 1.261

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FF|CLK    ff           0.000             1.157             743       (143,98) 

Data Path
                                                    name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]~FF|Q    ff               0.072            0.072              2         (143,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrB_addr[1]         net              0.143            0.215              2         (143,98)
   Routing elements:
      Manhattan distance of X:4, Y:16
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WDATA[16] ram_8192x20     -0.111            0.104              2         (147,82)

Capture Clock Path
                                                  name                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================
core_clk                                                                                                 inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                 inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                 net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:72, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$2|WCLK ram_8192x20     0.000             1.157             743       (147,82) 

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                               
Capture Clock : core_clk (RISE)                                                                                                               
Slack         : 0.037 (arrival time - required time)                                                                                          
Delay         : 0.092                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.157
--------------------------------------
End-of-path arrival time       : 1.314

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FF|CLK    ff           0.000             1.157             743       (139,109)

Data Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][6]~FF|Q         ff          0.164            0.164              2        (139,109)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FF|D      ff         -0.007            0.157              2        (137,109)

Capture Clock Path
                                                              name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================================
core_clk                                                                                                                            inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                            inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                            net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:82, Y:55
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][6]~FF|CLK    ff           0.000             1.207             743       (137,109)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.039 (arrival time - required time)                                                                                           
Delay         : 0.094                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.159
--------------------------------------
End-of-path arrival time       : 1.316

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|CLK    ff           0.000             1.157             743       (131,98) 

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][15]~FF|Q         ff          0.166            0.166              2         (131,98)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FF|D      ff         -0.007            0.159              2         (127,98)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:92, Y:66
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][15]~FF|CLK    ff           0.000             1.207             743       (127,98) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                    
Capture Clock : core_clk (RISE)                                                                                                    
Slack         : 0.040 (arrival time - required time)                                                                               
Delay         : 0.095                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.317

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|CLK    ff           0.000             1.157             743       (164,84) 

Data Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]~FF|Q     ff           0.072            0.072              9         (164,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[4]          net          0.061            0.133              9         (164,84)
   Routing elements:
      Manhattan distance of X:4, Y:0
LUT__30736|in[0]                                                                                                      lut          0.034            0.167              9         (160,84)
LUT__30736|out                                                                                                        lut          0.000            0.167              3         (160,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|D     ff          -0.007            0.160              3         (160,84)

Capture Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:59, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[5]~FF|CLK    ff           0.000             1.207             743       (160,84) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[11]           
Launch Clock  : core_clk (RISE)                                                                                                     
Capture Clock : core_clk (RISE)                                                                                                     
Slack         : 0.044 (arrival time - required time)                                                                                
Delay         : 0.135                                                                                                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.114
--------------------------------------
End-of-path arrival time       : 1.271

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                        name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================================
core_clk                                                                                                                inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:77
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|CLK    ff           0.000             1.157             743       (131,87) 

Data Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]~FF|Q ff               0.072            0.072              5         (131,87)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/pushCC_pushPtr[0]      net              0.135            0.207              5         (131,87)
   Routing elements:
      Manhattan distance of X:1, Y:5
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WADDR[11]          ram_8192x20     -0.093            0.114              5         (132,82)

Capture Clock Path
                                                name                                                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================================================================================
core_clk                                                                                             inpad           0.000             0.000               0       (219,164)
core_clk                                                                                             inpad           0.070             0.070             743       (219,164)
core_clk                                                                                             net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:87, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_ack/ram|WCLK ram_8192x20     0.000             1.157             743       (132,82) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FF|CLK 
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                
Capture Clock : core_clk (RISE)                                                                                                                
Slack         : 0.047 (arrival time - required time)                                                                                           
Delay         : 0.102                                                                                                                          

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.324

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
core_clk                                                                                                                          inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                          inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                          net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:76, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FF|CLK    ff           0.000             1.157             743       (143,126)

Data Path
                                                             name                                                                model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[7][10]~FF|Q         ff          0.174            0.174              2        (143,126)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FF|D      ff         -0.007            0.167              2        (146,126)

Capture Clock Path
                                                              name                                                                 model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================================
core_clk                                                                                                                             inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                             inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                             net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:73, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated_p0[7][10]~FF|CLK    ff           0.000             1.207             743       (146,126)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|WDATA[11]
Launch Clock  : core_clk (RISE)                                                                                               
Capture Clock : core_clk (RISE)                                                                                               
Slack         : 0.061 (arrival time - required time)                                                                          
Delay         : 0.170                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.131
--------------------------------------
End-of-path arrival time       : 1.288

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                    name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================
core_clk                                                                                                        inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                        inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                        net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:71
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF|CLK    ff           0.000             1.157             743       (164,93) 

Data Path
                                                     name                                                       model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]~FF|Q     ff               0.072            0.072              2         (164,93)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/i_phy_ddrA_addr[3]          net              0.170            0.242              2         (164,93)
   Routing elements:
      Manhattan distance of X:8, Y:11
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|WDATA[11] ram_8192x20     -0.111            0.131              2         (156,82)

Capture Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
core_clk                                                                                                  inpad           0.000             0.000               0       (219,164)
core_clk                                                                                                  inpad           0.070             0.070             743       (219,164)
core_clk                                                                                                  net             1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:63, Y:82
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/ram__D$b1|WCLK ram_8192x20     0.000             1.157             743       (156,82) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FF|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                            
Capture Clock : core_clk (RISE)                                                                                                            
Slack         : 0.071 (arrival time - required time)                                                                                       
Delay         : 0.233                                                                                                                      

Logic Level             : 1
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.284
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.551

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.410
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.480

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
core_clk                                                                                                                  inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                  inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                  net          1.214             1.284             743       (219,164)
   Routing elements:
      Manhattan distance of X:80, Y:42
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FF|CLK    ff           0.000             1.284             743       (139,122)

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]~FF|Q            ff           0.072            0.072              3        (139,122)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/rd_row_p0[9]                 net          0.074            0.146              3        (139,122)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__31488|in[0]                                                                                                                lut          0.034            0.180              3        (139,119)
LUT__31488|out                                                                                                                  lut          0.125            0.305              9        (139,119)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FF|D     ff          -0.038            0.267              9        (136,119)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
core_clk                                                                                                                         inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                         inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                         net          1.340             1.410             743       (219,164)
   Routing elements:
      Manhattan distance of X:83, Y:45
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/row_activated[5][9]~FF|CLK    ff           0.000             1.410             743       (136,119)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                      
Capture Clock : core_clk (RISE)                                                                                                      
Slack         : 0.073 (arrival time - required time)                                                                                 
Delay         : 0.128                                                                                                                

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.193
--------------------------------------
End-of-path arrival time       : 1.350

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.207
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.277

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
core_clk                                                                                                               inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                               inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                               net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:55, Y:75
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FF|CLK    ff           0.000             1.157             743       (164,89) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]~FF|Q         ff           0.072            0.072              8         (164,89)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtr[3]              net          0.094            0.166              8         (164,89)
   Routing elements:
      Manhattan distance of X:5, Y:1
LUT__30740|in[2]                                                                                                          lut          0.034            0.200              8         (169,88)
LUT__30740|out                                                                                                            lut          0.000            0.200              2         (169,88)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|D     ff          -0.007            0.193              2         (169,88)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.137             1.207             743       (219,164)
   Routing elements:
      Manhattan distance of X:50, Y:76
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/ac_fifo/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.207             743       (169,88) 

################################################################################
Path Detail Report (core_clk vs tac_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.151 (arrival time - required time)                                                                                                   
Delay         : 0.195                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.267
--------------------------------------
End-of-path arrival time       : 1.424

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:118
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|CLK    ff           0.000             1.157             743       (100,46) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[0]~FF|Q                      ff         0.267             0.267              3         (100,46)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.267              3         (95,35) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.203             283        (95,35)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.174 (arrival time - required time)                                                                                                   
Delay         : 0.218                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.290
--------------------------------------
End-of-path arrival time       : 1.447

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.157             743       (100,50) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[2]~FF|Q                      ff         0.290             0.290              3         (100,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.290              3         (94,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.203             283        (94,40)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.182 (arrival time - required time)                                                                                                   
Delay         : 0.226                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.298
--------------------------------------
End-of-path arrival time       : 1.455

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:117
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|CLK    ff           0.000             1.157             743       (100,47) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[4]~FF|Q                      ff         0.298             0.298              3         (100,47)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.298              3         (90,40) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.203             283        (90,40)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.191 (arrival time - required time)                                                                                                   
Delay         : 0.235                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.307
--------------------------------------
End-of-path arrival time       : 1.464

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:112
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|CLK    ff           0.000             1.157             743       (100,52) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[3]~FF|Q                      ff         0.307             0.307              3         (100,52)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.307              3         (95,32) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.203             283        (95,32)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.215 (arrival time - required time)                                                                                                   
Delay         : 0.259                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.331
--------------------------------------
End-of-path arrival time       : 1.488

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:116
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|CLK    ff           0.000             1.157             743       (100,48) 

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[1]~FF|Q                      ff         0.331             0.331              3         (100,48)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.331              3         (95,27) 

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:27
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.203             283        (95,27)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK                  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.222 (arrival time - required time)                                                                                                   
Delay         : 0.266                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.338
--------------------------------------
End-of-path arrival time       : 1.495

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
core_clk                                                                                                                 inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                 inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                 net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:113
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|CLK    ff           0.000             1.157             743       (97,51)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtr[6]~FF|Q                          ff         0.338             0.338              5         (97,51)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.338              5         (95,40)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:40
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.203             283        (95,40)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK              
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : core_clk (RISE)                                                                                                                        
Capture Clock : tac_clk (RISE)                                                                                                                         
Slack         : 0.276 (arrival time - required time)                                                                                                   
Delay         : 0.320                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.392
--------------------------------------
End-of-path arrival time       : 1.549

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:114
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|CLK    ff           0.000             1.157             743       (97,50)  

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popCC_popPtrGray[5]~FF|Q                      ff         0.392             0.392              3         (97,50)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.392              3         (95,37)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
tac_clk                                                                                                                                      inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                                      inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                                      net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:16, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/popToPushGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.203             283        (95,37)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D 
Launch Clock  : core_clk (RISE)                                                                                                          
Capture Clock : tac_clk (RISE)                                                                                                           
Slack         : 0.378 (arrival time - required time)                                                                                     
Delay         : 0.422                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.494
--------------------------------------
End-of-path arrival time       : 1.651

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.203
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.273

Launch Clock Path
                                                          name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================
core_clk                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:88, Y:80
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|CLK    ff           0.000             1.157             743       (131,84) 

Data Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_a[1]~FF|Q       ff         0.494             0.494              2         (131,84)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|D      ff         0.000             0.494              2         (84,38) 

Capture Clock Path
                                                           name                                                             model name   delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================
tac_clk                                                                                                                       inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                       inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                       net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_rd_ack_ap[0]~FF|CLK    ff           0.000             1.203             283        (84,38)

################################################################################
Path Detail Report (core_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D  
Launch Clock  : core_clk (RISE)                                                                                                        
Capture Clock : twd_clk (RISE)                                                                                                         
Slack         : 1.964 (arrival time - required time)                                                                                   
Delay         : 0.116                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.157
+ Clock To Q + Data Path Delay : 0.181
--------------------------------------
End-of-path arrival time       : 1.338

Constraint                     : -1.953
+ Capture Clock Path Delay     :  1.257
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -0.626

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
core_clk                                                                                                                   inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                   inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                   net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:86, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|CLK    ff           0.000             1.157             743       (133,42) 

Data Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/ram_wr_ack_p1~FF|Q      ff          0.188            0.188              2         (133,42)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|D      ff         -0.007            0.181              2         (133,37)

Capture Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/get_wr_ack[0]~FF|CLK    ff           0.000             1.257             554       (133,37) 

################################################################################
Path Detail Report (tac_clk vs core_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.286 (arrival time - required time)                                                                                                   
Delay         : 0.238                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.310
--------------------------------------
End-of-path arrival time       : 1.513

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|CLK    ff           0.000             1.203             283        (94,37)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[4]~FF|Q                    ff         0.310             0.310              3         (94,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|D      ff         0.000             0.310              3         (100,44)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:120
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[4]~FF|CLK    ff           0.000             1.157             743       (100,44) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.299 (arrival time - required time)                                                                                                   
Delay         : 0.251                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.323
--------------------------------------
End-of-path arrival time       : 1.526

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|CLK    ff           0.000             1.203             283        (90,39)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[0]~FF|Q                    ff         0.323             0.323              3         (90,39)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|D      ff         0.000             0.323              3         (97,43)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:122, Y:121
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[0]~FF|CLK    ff           0.000             1.157             743       (97,43)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.302 (arrival time - required time)                                                                                                   
Delay         : 0.254                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.326
--------------------------------------
End-of-path arrival time       : 1.529

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:27, Y:37
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|CLK    ff           0.000             1.203             283        (84,37)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[1]~FF|Q                    ff         0.326             0.326              3         (84,37) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|D      ff         0.000             0.326              3         (100,42)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:122
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[1]~FF|CLK    ff           0.000             1.157             743       (100,42) 

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.309 (arrival time - required time)                                                                                                   
Delay         : 0.261                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.333
--------------------------------------
End-of-path arrival time       : 1.536

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:21, Y:38
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|CLK    ff           0.000             1.203             283        (90,38)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[2]~FF|Q                    ff         0.333             0.333              3         (90,38) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|D      ff         0.000             0.333              3         (100,53)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:111
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[2]~FF|CLK    ff           0.000             1.157             743       (100,53) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.363 (arrival time - required time)                                                                                                   
Delay         : 0.315                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.387
--------------------------------------
End-of-path arrival time       : 1.590

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|CLK    ff           0.000             1.203             283        (94,35)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[3]~FF|Q                    ff         0.387             0.387              3         (94,35) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|D      ff         0.000             0.387              3         (100,61)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:103
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[3]~FF|CLK    ff           0.000             1.157             743       (100,61) 

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK                
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.395 (arrival time - required time)                                                                                                   
Delay         : 0.347                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.419
--------------------------------------
End-of-path arrival time       : 1.622

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
tac_clk                                                                                                                    inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                    inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                    net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:39
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|CLK    ff           0.000             1.203             283        (94,39)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtr[6]~FF|Q                        ff         0.419             0.419              4         (94,39) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|D      ff         0.000             0.419              4         (100,64)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:100
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[6]~FF|CLK    ff           0.000             1.157             743       (100,64) 

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK            
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D
Launch Clock  : tac_clk (RISE)                                                                                                                         
Capture Clock : core_clk (RISE)                                                                                                                        
Slack         : 0.502 (arrival time - required time)                                                                                                   
Delay         : 0.454                                                                                                                                  

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.203
+ Clock To Q + Data Path Delay : 0.526
--------------------------------------
End-of-path arrival time       : 1.729

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.157
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.227

Launch Clock Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
tac_clk                                                                                                                        inpad        0.000             0.000               0        (111,0)
tac_clk                                                                                                                        inpad        0.070             0.070             283        (111,0)
tac_clk                                                                                                                        net          1.133             1.203             283        (111,0)
   Routing elements:
      Manhattan distance of X:17, Y:36
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|CLK    ff           0.000             1.203             283        (94,36)

Data Path
                                                                 name                                                                    model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushCC_pushPtrGray[5]~FF|Q                    ff         0.526             0.526              3         (94,36) 
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|D      ff         0.000             0.526              3         (100,58)

Capture Clock Path
                                                                  name                                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================================================
core_clk                                                                                                                                     inpad        0.000             0.000               0       (219,164)
core_clk                                                                                                                                     inpad        0.070             0.070             743       (219,164)
core_clk                                                                                                                                     net          1.087             1.157             743       (219,164)
   Routing elements:
      Manhattan distance of X:119, Y:106
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_rdpush/pushToPopGray_buffercc/buffers_0[5]~FF|CLK    ff           0.000             1.157             743       (100,58) 

################################################################################
Path Detail Report (twd_clk vs twd_clk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.033 (arrival time - required time)                                                                                          
Delay         : 0.088                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.153
--------------------------------------
End-of-path arrival time       : 1.360

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:84, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|CLK    ff           0.000             1.207             554       (135,24) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][86]~FF|Q      ff          0.160            0.160              2         (135,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|D      ff         -0.007            0.153              2         (133,24)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][86]~FF|CLK    ff           0.000             1.257             554       (133,24) 

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                     
Slack         : 0.034 (arrival time - required time)                                                                               
Delay         : 0.089                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.154
--------------------------------------
End-of-path arrival time       : 1.361

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
twd_clk                                                                                                                inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:93, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|CLK    ff           0.000             1.207             554       (126,2)  

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]~FF|Q       ff           0.072            0.072               4        (126,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_cnt[3]            net          0.055            0.127               4        (126,2)
   Routing elements:
      Manhattan distance of X:2, Y:0
LUT__30775|in[1]                                                                                                        lut          0.034            0.161               4        (124,2)
LUT__30775|out                                                                                                          lut          0.000            0.161              43        (124,2)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|D     ff          -0.007            0.154              43        (124,2)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:157
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/r_dq_oe[15]~FF|CLK    ff           0.000             1.257             554       (124,2)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][8]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][8]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.040 (arrival time - required time)                                                                                         
Delay         : 0.095                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.160
--------------------------------------
End-of-path arrival time       : 1.367

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:82, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][8]~FF|CLK    ff           0.000             1.207             554       (137,8)  

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][8]~FF|Q      ff          0.167            0.167              2         (137,8)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][8]~FF|D      ff         -0.007            0.160              2         (133,8)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:151
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][8]~FF|CLK    ff           0.000             1.257             554       (133,8)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][1]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][1]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                               
Capture Clock : twd_clk (RISE)                                                                                                               
Slack         : 0.057 (arrival time - required time)                                                                                         
Delay         : 0.112                                                                                                                        

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.177
--------------------------------------
End-of-path arrival time       : 1.384

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:93, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][1]~FF|CLK    ff           0.000             1.207             554       (126,20) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][1]~FF|Q      ff          0.184            0.184              2         (126,20)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][1]~FF|D      ff         -0.007            0.177              2         (125,20)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:139
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[9][1]~FF|CLK    ff           0.000             1.257             554       (125,20) 

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.073 (arrival time - required time)                                                                                        
Delay         : 0.090                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.334
+ Clock To Q + Data Path Delay : 0.143
--------------------------------------
End-of-path arrival time       : 1.477

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.334
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.404

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:90, Y:153
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|CLK    srl8         0.000             1.334             554       (129,6)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_2|Q            srl8         0.072            0.072              2         (129,6)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4010/i15_pre            net          0.055            0.127              2         (129,6)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__30914|in[0]                                                                                                                 lut          0.035            0.162              2         (129,9)
LUT__30914|out                                                                                                                   lut          0.000            0.162              2         (129,9)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|D     ff          -0.019            0.143              2         (129,9)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.264             1.334             554       (219,159)
   Routing elements:
      Manhattan distance of X:90, Y:150
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dm_data_buf_p[8][14]~FF|CLK    ff           0.000             1.334             554       (129,9)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][24]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.085 (arrival time - required time)                                                                                        
Delay         : 0.090                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.155
--------------------------------------
End-of-path arrival time       : 1.412

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:141
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_2|CLK    srl8         0.000             1.257             554       (93,18)  

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_2|Q            srl8         0.072            0.072              2         (93,18)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i25_pre            net          0.055            0.127              2         (93,18)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__30941|in[0]                                                                                                                 lut          0.035            0.162              2         (93,17)
LUT__30941|out                                                                                                                   lut          0.000            0.162              2         (93,17)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][24]~FF|D     ff          -0.007            0.155              2         (93,17)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:126, Y:142
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][24]~FF|CLK    ff           0.000             1.257             554       (93,17)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FF|CLK  
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                     
Capture Clock : twd_clk (RISE)                                                                                                     
Slack         : 0.086 (arrival time - required time)                                                                               
Delay         : 0.091                                                                                                              

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.156
--------------------------------------
End-of-path arrival time       : 1.413

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
twd_clk                                                                                                              inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                              inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                              net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:95, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FF|CLK    ff           0.000             1.257             554       (124,27) 

Data Path
                                                       name                                                          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]~FF|Q         ff           0.072            0.072              6         (124,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtr[3]              net          0.057            0.129              6         (124,27)
   Routing elements:
      Manhattan distance of X:1, Y:0
LUT__30450|in[3]                                                                                                        lut          0.034            0.163              6         (125,27)
LUT__30450|out                                                                                                          lut          0.000            0.163              2         (125,27)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|D     ff          -0.007            0.156              2         (125,27)

Capture Clock Path
                                                        name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================================================================================
twd_clk                                                                                                                  inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                  inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                  net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:132
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/fifo_wr/popCC_popPtrGray[2]~FF|CLK    ff           0.000             1.257             554       (125,27) 

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][4]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                             
Capture Clock : twd_clk (RISE)                                                                                                             
Slack         : 0.091 (arrival time - required time)                                                                                       
Delay         : 0.146                                                                                                                      

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.211
--------------------------------------
End-of-path arrival time       : 1.418

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                           model name   delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================
twd_clk                                                                                                                   inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                   inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                   net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:78, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_2|CLK    srl8         0.000             1.207             554       (141,16) 

Data Path
                                                           name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_2|Q            srl8         0.072            0.072              2         (141,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i5_pre            net          0.112            0.184              2         (141,16)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__30921|in[0]                                                                                                                lut          0.034            0.218              2         (133,16)
LUT__30921|out                                                                                                                  lut          0.000            0.218              2         (133,16)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][4]~FF|D     ff          -0.007            0.211              2         (133,16)

Capture Clock Path
                                                            name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================================================================================================================
twd_clk                                                                                                                          inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                          inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                          net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:143
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][4]~FF|CLK    ff           0.000             1.257             554       (133,16) 

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_2|CLK     
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][67]~FF|D
Launch Clock  : twd_clk (RISE)                                                                                                              
Capture Clock : twd_clk (RISE)                                                                                                              
Slack         : 0.091 (arrival time - required time)                                                                                        
Delay         : 0.146                                                                                                                       

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.207
+ Clock To Q + Data Path Delay : 0.211
--------------------------------------
End-of-path arrival time       : 1.418

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
twd_clk                                                                                                                    inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                    inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                    net          1.137             1.207             554       (219,159)
   Routing elements:
      Manhattan distance of X:78, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_2|CLK    srl8         0.000             1.207             554       (141,35) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_2|Q            srl8         0.072            0.072              2         (141,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/dffrs_4000/i68_pre            net          0.112            0.184              2         (141,35)
   Routing elements:
      Manhattan distance of X:8, Y:0
LUT__30984|in[0]                                                                                                                 lut          0.034            0.218              2         (133,35)
LUT__30984|out                                                                                                                   lut          0.000            0.218              2         (133,35)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][67]~FF|D     ff          -0.007            0.211              2         (133,35)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:86, Y:124
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][67]~FF|CLK    ff           0.000             1.257             554       (133,35) 

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][76]~FF|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][76]~FF|D  
Launch Clock  : twd_clk (RISE)                                                                                                                
Capture Clock : twd_clk (RISE)                                                                                                                
Slack         : 0.092 (arrival time - required time)                                                                                          
Delay         : 0.097                                                                                                                         

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.257
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.419

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.257
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.327

Launch Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:135
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][76]~FF|CLK    ff           0.000             1.257             554       (125,24) 

Data Path
                                                            name                                                              model name   delay (ns)  cumulative delay (ns) pins on net    location
======================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[8][76]~FF|Q      ff          0.169            0.169              2         (125,24)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][76]~FF|D      ff         -0.007            0.162              2         (125,28)

Capture Clock Path
                                                             name                                                               model name   delay (ns)  cumulative delay (ns) pins on net    location
========================================================================================================================================================================================================
twd_clk                                                                                                                           inpad        0.000             0.000               0       (219,159)
twd_clk                                                                                                                           inpad        0.070             0.070             554       (219,159)
twd_clk                                                                                                                           net          1.187             1.257             554       (219,159)
   Routing elements:
      Manhattan distance of X:94, Y:131
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_efx_ddr3/top_mc/controller_main/wr_data_buf_p[9][76]~FF|CLK    ff           0.000             1.257             554       (125,28) 

################################################################################
Path Detail Report (clk_sys vs clk_sys)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1481      (141,191)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[5].srl8_inst|Q7     srl8        0.072             0.072              2        (141,191)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][5]                       net         0.033             0.105              2        (141,191)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|D      srl8        0.000             0.105              2        (141,192)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[5].srl8_inst|CLK    srl8         0.000             1.189             1481      (141,192)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,191)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2        (129,191)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][7]                       net         0.033             0.105              2        (129,191)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2        (129,192)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,192)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,195)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[4].srl8_inst|Q7     srl8        0.072             0.072              2        (129,195)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][4]                       net         0.033             0.105              2        (129,195)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|D      srl8        0.000             0.105              2        (129,196)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[4].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,196)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:144, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1481      (144,195)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[1].srl8_inst|Q7     srl8        0.072             0.072              2        (144,195)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][1]                       net         0.033             0.105              2        (144,195)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|D      srl8        0.000             0.105              2        (144,196)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:144, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[1].srl8_inst|CLK    srl8         0.000             1.189             1481      (144,196)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:144, Y:29
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1481      (144,191)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[3].srl8_inst|Q7     srl8        0.072             0.072              2        (144,191)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][3]                       net         0.033             0.105              2        (144,191)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|D      srl8        0.000             0.105              2        (144,192)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:144, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[3].srl8_inst|CLK    srl8         0.000             1.189             1481      (144,192)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1481      (126,193)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[0].srl8_inst|Q7     srl8        0.072             0.072              2        (126,193)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][0]                       net         0.033             0.105              2        (126,193)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|D      srl8        0.000             0.105              2        (126,194)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:126, Y:32
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[0].srl8_inst|CLK    srl8         0.000             1.189             1481      (126,194)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:30
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,192)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[7].srl8_inst|Q7     srl8        0.072             0.072              2        (129,192)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[2][7]                       net         0.033             0.105              2        (129,192)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|D      srl8        0.000             0.105              2        (129,193)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:129, Y:31
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[1].U_SRL8_W[7].srl8_inst|CLK    srl8         0.000             1.189             1481      (129,193)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:150, Y:33
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1481      (150,195)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[2].srl8_inst|Q7     srl8        0.072             0.072              2        (150,195)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][2]                       net         0.033             0.105              2        (150,195)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|D      srl8        0.000             0.105              2        (150,196)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:150, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[2].srl8_inst|CLK    srl8         0.000             1.189             1481      (150,196)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK
Path End      : ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D  
Launch Clock  : clk_sys (RISE)                                                                                                          
Capture Clock : clk_sys (RISE)                                                                                                          
Slack         : 0.035 (arrival time - required time)                                                                                    
Delay         : 0.033                                                                                                                   

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:34
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1481      (141,196)

Data Path
                                                         name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================================================================================================================
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[3].U_SRL8_W[6].srl8_inst|Q7     srl8        0.072             0.072              2        (141,196)
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/Shift_Q7_Out[3][6]                       net         0.033             0.105              2        (141,196)
   Routing elements:
      Manhattan distance of X:0, Y:1
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|D      srl8        0.000             0.105              2        (141,197)

Capture Clock Path
                                                          name                                                            model name   delay (ns)  cumulative delay (ns) pins on net    location
==================================================================================================================================================================================================
clk_sys                                                                                                                     inpad        0.000             0.000                0      (0,162)  
clk_sys                                                                                                                     inpad        0.070             0.070             1481      (0,162)  
clk_sys                                                                                                                     net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:141, Y:35
ddr3_ctl_axi/u_efx_ddr3_soft_controller/genblk1.inst_ddr3_axi/inst_respon_len_fifo/U_SRL8_D[2].U_SRL8_W[6].srl8_inst|CLK    srl8         0.000             1.189             1481      (141,197)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/dff_138/i10_2|CLK       
Path End      : u_axi4_ctrl/dff_138/i15_2|D         
Launch Clock  : clk_sys (RISE)                      
Capture Clock : clk_sys (RISE)                      
Slack         : 0.035 (arrival time - required time)
Delay         : 0.033                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.189
+ Clock To Q + Data Path Delay : 0.105
--------------------------------------
End-of-path arrival time       : 1.294

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.189
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.259

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0      (0,162)  
clk_sys                          inpad        0.070             0.070             1481      (0,162)  
clk_sys                          net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:22
u_axi4_ctrl/dff_138/i10_2|CLK    srl8         0.000             1.189             1481      (111,140)

Data Path
                name                  model name   delay (ns)  cumulative delay (ns) pins on net    location
==============================================================================================================
u_axi4_ctrl/dff_138/i10_2|Q7             srl8        0.072             0.072              2        (111,140)
u_axi4_ctrl/rfifo_wr_rst_busy_dly[9]     net         0.033             0.105              2        (111,140)
   Routing elements:
      Manhattan distance of X:0, Y:1
u_axi4_ctrl/dff_138/i15_2|D              srl8        0.000             0.105              2        (111,141)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
clk_sys                          inpad        0.000             0.000                0      (0,162)  
clk_sys                          inpad        0.070             0.070             1481      (0,162)  
clk_sys                          net          1.119             1.189             1481      (0,162)  
   Routing elements:
      Manhattan distance of X:111, Y:21
u_axi4_ctrl/dff_138/i15_2|CLK    srl8         0.000             1.189             1481      (111,141)

################################################################################
Path Detail Report (clk_pixel vs clk_pixel)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/even_bram1_b_raddr[5]~FF|CLK                                                                                    
Path End      : u_bilinear_interpolation/u1_my_bram_ip_blue/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k|ADDRB[1]
Launch Clock  : clk_pixel (RISE)                                                                                                                         
Capture Clock : clk_pixel (RISE)                                                                                                                         
Slack         : 0.047 (arrival time - required time)                                                                                                     
Delay         : 0.138                                                                                                                                    

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.117
--------------------------------------
End-of-path arrival time       : 1.301

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                        name                           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================================================
clk_pixel                                                inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:31, Y:47
u_bilinear_interpolation/even_bram1_b_raddr[5]~FF|CLK    ff           0.000             1.184             1308       (31,112)

Data Path
                                                                  name                                                                     model name    delay (ns)  cumulative delay (ns) pins on net    location
====================================================================================================================================================================================================================
u_bilinear_interpolation/even_bram1_b_raddr[5]~FF|Q                                                                                       ff                0.072            0.072              25        (31,112)
u_bilinear_interpolation/even_bram1_b_raddr[5]                                                                                            net               0.138            0.210              25        (31,112)
   Routing elements:
      Manhattan distance of X:2, Y:10
u_bilinear_interpolation/u1_my_bram_ip_blue/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k|ADDRB[1] dpram_8192x20    -0.093            0.117              25        (33,102)

Capture Clock Path
                                                                name                                                                   model name    delay (ns)  cumulative delay (ns) pins on net    location
================================================================================================================================================================================================================
clk_pixel                                                                                                                             inpad            0.000             0.000                0       (0,159) 
clk_pixel                                                                                                                             inpad            0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                                             net              1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:33, Y:57
u_bilinear_interpolation/u1_my_bram_ip_blue/u_efx_bram/genblk1.tdpram_inst/brams/scan_row.row[0].column[2].bram/genblk1.dpram10k|CLKB dpram_8192x20    0.000             1.184             1308       (33,102)

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:102
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|CLK    srl8         0.000             1.184             1308       (120,57)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_2|Q            srl8        0.072             0.072              2         (120,57)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i23_pre            net         0.034             0.106              2         (120,57)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33426|in[0]                                                                                                     lut         0.035             0.141              2         (120,56)
LUT__33426|out                                                                                                       lut         0.000             0.141              3         (120,56)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|D     ff          0.000             0.141              3         (120,56)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:103
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[2]~FF|CLK    ff           0.000             1.184             1308       (120,56)

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:108, Y:95
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2|CLK    srl8         0.000             1.184             1308       (108,64)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_2|Q            srl8        0.072             0.072              2         (108,64)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i27_pre            net         0.034             0.106              2         (108,64)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33422|in[0]                                                                                                     lut         0.035             0.141              2         (108,63)
LUT__33422|out                                                                                                       lut         0.000             0.141              3         (108,63)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF|D     ff          0.000             0.141              3         (108,63)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:108, Y:96
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[6]~FF|CLK    ff           0.000             1.184             1308       (108,63)

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK      
Path End      : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                               
Capture Clock : clk_pixel (RISE)                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                           
Delay         : 0.069                                                                                                          

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
clk_pixel                                                                                                    inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                    inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                    net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:15
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|CLK    srl8         0.000             1.184             1308       (60,144)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_2|Q             srl8        0.072             0.072              2         (60,144)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i16_pre             net         0.034             0.106              2         (60,144)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33021|in[0]                                                                                                    lut         0.035             0.141              2         (60,143)
LUT__33021|out                                                                                                      lut         0.000             0.141              3         (60,143)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|D     ff          0.000             0.141              3         (60,143)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
clk_pixel                                                                                                            inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                            inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                            net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:16
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|CLK    ff           0.000             1.184             1308       (60,143)

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.071 (arrival time - required time)                                                                            
Delay         : 0.069                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:90
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2|CLK    srl8         0.000             1.184             1308       (120,69)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_2|Q            srl8        0.072             0.072              2         (120,69)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i29_pre            net         0.034             0.106              2         (120,69)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33420|in[0]                                                                                                     lut         0.035             0.141              2         (120,68)
LUT__33420|out                                                                                                       lut         0.000             0.141              3         (120,68)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF|D     ff          0.000             0.141              3         (120,68)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:91
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[8]~FF|CLK    ff           0.000             1.184             1308       (120,68)

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK      
Path End      : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                               
Capture Clock : clk_pixel (RISE)                                                                                               
Slack         : 0.071 (arrival time - required time)                                                                           
Delay         : 0.069                                                                                                          

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.141
--------------------------------------
End-of-path arrival time       : 1.325

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
clk_pixel                                                                                                    inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                    inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                    net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:57, Y:12
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|CLK    srl8         0.000             1.184             1308       (57,147)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_2|Q             srl8        0.072             0.072              2         (57,147)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i19_pre             net         0.034             0.106              2         (57,147)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33020|in[0]                                                                                                    lut         0.035             0.141              2         (57,146)
LUT__33020|out                                                                                                      lut         0.000             0.141              4         (57,146)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF|D     ff          0.000             0.141              4         (57,146)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
clk_pixel                                                                                                            inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                            inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                            net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:57, Y:13
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[4]~FF|CLK    ff           0.000             1.184             1308       (57,146)

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK       
Path End      : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[13]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.072 (arrival time - required time)                                                                            
Delay         : 0.070                                                                                                           

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.142
--------------------------------------
End-of-path arrival time       : 1.326

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
clk_pixel                                                                                                    inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                    inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                    net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:3
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|CLK    srl8         0.000             1.184             1308       (60,156)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i28_2|Q              srl8        0.142             0.142              3         (60,156)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[13]~FF|D     ff          0.000             0.142              3         (60,155)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:4
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[13]~FF|CLK    ff           0.000             1.184             1308       (60,155)

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.092 (arrival time - required time)                                                                            
Delay         : 0.090                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.346

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:95
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2|CLK    srl8         0.000             1.184             1308       (120,64)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_2|Q            srl8        0.072             0.072              2         (120,64)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i24_pre            net         0.055             0.127              2         (120,64)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__33425|in[0]                                                                                                     lut         0.035             0.162              2         (120,63)
LUT__33425|out                                                                                                       lut         0.000             0.162              3         (120,63)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF|D     ff          0.000             0.162              3         (120,63)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:120, Y:96
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[3]~FF|CLK    ff           0.000             1.184             1308       (120,63)

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2|CLK     
Path End      : u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                                
Capture Clock : clk_pixel (RISE)                                                                                                
Slack         : 0.092 (arrival time - required time)                                                                            
Delay         : 0.090                                                                                                           

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.346

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                   name                                                      model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================================================================================================
clk_pixel                                                                                                      inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                      inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                      net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:108, Y:101
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2|CLK    srl8         0.000             1.184             1308       (108,58)

Data Path
                                                      name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================================================================================================================
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_2|Q            srl8        0.072             0.072              2         (108,58)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.xrd2wr_addr_sync/dff_5/i26_pre            net         0.055             0.127              2         (108,58)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33423|in[0]                                                                                                     lut         0.035             0.162              2         (108,61)
LUT__33423|out                                                                                                       lut         0.000             0.162              3         (108,61)
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|D     ff          0.000             0.162              3         (108,61)

Capture Clock Path
                                                       name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
============================================================================================================================================================================================
clk_pixel                                                                                                             inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                             inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                             net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:108, Y:98
u_axi4_ctrl/Gen_FIFO_W32.u_W0_FIFO_32/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.raddr_cntr_sync_g2b_r[5]~FF|CLK    ff           0.000             1.184             1308       (108,61)

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK      
Path End      : u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|D
Launch Clock  : clk_pixel (RISE)                                                                                               
Capture Clock : clk_pixel (RISE)                                                                                               
Slack         : 0.092 (arrival time - required time)                                                                           
Delay         : 0.090                                                                                                          

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.184
+ Clock To Q + Data Path Delay : 0.162
--------------------------------------
End-of-path arrival time       : 1.346

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.184
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.254

Launch Clock Path
                                                  name                                                     model name   delay (ns)  cumulative delay (ns) pins on net    location
===================================================================================================================================================================================
clk_pixel                                                                                                    inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                    inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                    net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:19
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|CLK    srl8         0.000             1.184             1308       (60,140)

Data Path
                                                     name                                                        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================================================================================================================
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_2|Q             srl8        0.072             0.072              3         (60,140)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.wr2rd_addr_sync/dff_5/i18_pre             net         0.055             0.127              3         (60,140)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__33021|in[2]                                                                                                    lut         0.035             0.162              3         (60,143)
LUT__33021|out                                                                                                      lut         0.000             0.162              3         (60,143)
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|D     ff          0.000             0.162              3         (60,143)

Capture Clock Path
                                                      name                                                         model name   delay (ns)  cumulative delay (ns) pins on net    location
===========================================================================================================================================================================================
clk_pixel                                                                                                            inpad        0.000             0.000                0       (0,159) 
clk_pixel                                                                                                            inpad        0.070             0.070             1308       (0,159) 
clk_pixel                                                                                                            net          1.114             1.184             1308       (0,159) 
   Routing elements:
      Manhattan distance of X:60, Y:16
u_bilinear_interpolation/u_asyn_fifo/u_efx_fifo_top/xefx_fifo_ctl/genblk7.genblk1.waddr_cntr_sync_g2b_r[1]~FF|CLK    ff           0.000             1.184             1308       (60,143)

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_rx_vsync0_in[0]~FF|CLK       
Path End      : r_cmos_rx_vsync0_in[1]~FF|D         
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.046 (arrival time - required time)
Delay         : 0.101                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.585
+ Clock To Q + Data Path Delay : 0.116
--------------------------------------
End-of-path arrival time       : 1.701

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.585
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.655

Launch Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.515             1.585              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.585              17       (10,87)  

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
r_cmos_rx_vsync0_in[0]~FF|Q      ff          0.173            0.173              3         (10,87)
r_cmos_rx_vsync0_in[1]~FF|D      ff         -0.057            0.116              3         (10,84)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.515             1.585              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:239
r_cmos_rx_vsync0_in[1]~FF|CLK    ff           0.000             1.585              17       (10,84)  

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.097 (arrival time - required time)
Delay         : 0.095                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.167
--------------------------------------
End-of-path arrival time       : 1.339

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (34,30)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (34,30)
r_cmos_fv_o[0]          net         0.061             0.133              4         (34,30)
   Routing elements:
      Manhattan distance of X:0, Y:2
LUT__32545|in[0]        lut         0.034             0.167              4         (34,28)
LUT__32545|out          lut         0.000             0.167              2         (34,28)
r_cmos_fv_o[1]~FF|D     ff          0.000             0.167              2         (34,28)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (34,28)  

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[2]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.112 (arrival time - required time)
Delay         : 0.110                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.182
--------------------------------------
End-of-path arrival time       : 1.354

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (144,7)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[2]~FF|Q     ff          0.072             0.072              3         (144,7)
r_cmos_fv_o[2]          net         0.075             0.147              3         (144,7)
LUT__32547|in[0]        lut         0.035             0.182              3         (144,7)
LUT__32547|out          lut         0.000             0.182              2         (144,7)
r_cmos_fv_o[2]~FF|D     ff          0.000             0.182              2         (144,7)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (144,7)  

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[2]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.112 (arrival time - required time)
Delay         : 0.110                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.182
--------------------------------------
End-of-path arrival time       : 1.354

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (144,7)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[2]~FF|Q     ff          0.072             0.072              3         (144,7)
r_cmos_fv_o[2]          net         0.075             0.147              3         (144,7)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32548|in[0]        lut         0.035             0.182              3         (144,8)
LUT__32548|out          lut         0.000             0.182              2         (144,8)
led_o[5]~FF|D           ff          0.000             0.182              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.172              17       (144,8)  

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : r_cmos_fv_o[1]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.113 (arrival time - required time)
Delay         : 0.111                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.183
--------------------------------------
End-of-path arrival time       : 1.355

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (34,28)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.072             0.072              3         (34,28)
r_cmos_fv_o[1]          net         0.077             0.149              3         (34,28)
LUT__32545|in[2]        lut         0.034             0.183              3         (34,28)
LUT__32545|out          lut         0.000             0.183              2         (34,28)
r_cmos_fv_o[1]~FF|D     ff          0.000             0.183              2         (34,28)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (34,28)  

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : led_o[5]~FF|CLK                     
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.204 (arrival time - required time)
Delay         : 0.202                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.274
--------------------------------------
End-of-path arrival time       : 1.446

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.172              17       (144,8)  

Data Path
      name        model name   delay (ns)  cumulative delay (ns) pins on net    location
==========================================================================================
led_o[5]~FF|Q        ff          0.072             0.072              3         (144,8)
led_o[5]             net         0.167             0.239              3         (144,8)
LUT__32548|in[2]     lut         0.035             0.274              3         (144,8)
LUT__32548|out       lut         0.000             0.274              2         (144,8)
led_o[5]~FF|D        ff          0.000             0.274              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.172              17       (144,8)  

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : r_cmos_fv_o[0]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.211 (arrival time - required time)
Delay         : 0.209                               

Logic Level             : 1
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.281
--------------------------------------
End-of-path arrival time       : 1.453

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (34,30)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (34,30)
r_cmos_fv_o[0]          net         0.175             0.247              4         (34,30)
LUT__32544|in[0]        lut         0.034             0.281              4         (34,30)
LUT__32544|out          lut         0.000             0.281              2         (34,30)
r_cmos_fv_o[0]~FF|D     ff          0.000             0.281              2         (34,30)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (34,30)  

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.630 (arrival time - required time)
Delay         : 0.628                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.700
--------------------------------------
End-of-path arrival time       : 1.872

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (34,28)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.072             0.072              3         (34,28)
r_cmos_fv_o[1]          net         0.087             0.159              3         (34,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32546|in[1]        lut         0.034             0.193              3         (34,27)
LUT__32546|out          lut         0.000             0.193              3         (34,27)
n20893                  net         0.472             0.665              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:19
LUT__32548|in[1]        lut         0.035             0.700              3         (144,8)
LUT__32548|out          lut         0.000             0.700              2         (144,8)
led_o[5]~FF|D           ff          0.000             0.700              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.172              17       (144,8)  

++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[1]~FF|CLK               
Path End      : r_cmos_fv_o[2]~FF|D                 
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.705 (arrival time - required time)
Delay         : 0.703                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.775
--------------------------------------
End-of-path arrival time       : 1.947

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:295
r_cmos_fv_o[1]~FF|CLK    ff           0.000             1.172              17       (34,28)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[1]~FF|Q     ff          0.072             0.072              3         (34,28)
r_cmos_fv_o[1]          net         0.087             0.159              3         (34,28)
   Routing elements:
      Manhattan distance of X:0, Y:1
LUT__32546|in[1]        lut         0.034             0.193              3         (34,27)
LUT__32546|out          lut         0.000             0.193              3         (34,27)
n20893                  net         0.547             0.740              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:20
LUT__32547|in[1]        lut         0.035             0.775              3         (144,7)
LUT__32547|out          lut         0.000             0.775              2         (144,7)
r_cmos_fv_o[2]~FF|D     ff          0.000             0.775              2         (144,7)

Capture Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:316
r_cmos_fv_o[2]~FF|CLK    ff           0.000             1.172              17       (144,7)  

++++ Path 10 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : r_cmos_fv_o[0]~FF|CLK               
Path End      : led_o[5]~FF|D                       
Launch Clock  : cmos_pclk (RISE)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 0.715 (arrival time - required time)
Delay         : 0.713                               

Logic Level             : 2
Non-global nets on path : 2
Global nets on path     : 0

Launch Clock Path Delay        : 1.172
+ Clock To Q + Data Path Delay : 0.785
--------------------------------------
End-of-path arrival time       : 1.957

Constraint                     : 0.000
+ Capture Clock Path Delay     : 1.172
+ Clock Uncertainty            : 0.070
--------------------------------------
End-of-path required time      : 1.242

Launch Clock Path
        name           model name   delay (ns)  cumulative delay (ns) pins on net    location
===============================================================================================
cmos_pclk                inpad        0.000             0.000               0       (111,323)
cmos_pclk                inpad        0.070             0.070              17       (111,323)
cmos_pclk                net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:77, Y:293
r_cmos_fv_o[0]~FF|CLK    ff           0.000             1.172              17       (34,30)  

Data Path
       name          model name   delay (ns)  cumulative delay (ns) pins on net    location
=============================================================================================
r_cmos_fv_o[0]~FF|Q     ff          0.072             0.072              4         (34,30)
r_cmos_fv_o[0]          net         0.172             0.244              4         (34,30)
   Routing elements:
      Manhattan distance of X:0, Y:3
LUT__32546|in[0]        lut         0.034             0.278              4         (34,27)
LUT__32546|out          lut         0.000             0.278              3         (34,27)
n20893                  net         0.472             0.750              3         (34,27)
   Routing elements:
      Manhattan distance of X:110, Y:19
LUT__32548|in[1]        lut         0.035             0.785              3         (144,8)
LUT__32548|out          lut         0.000             0.785              2         (144,8)
led_o[5]~FF|D           ff          0.000             0.785              2         (144,8)

Capture Clock Path
     name        model name   delay (ns)  cumulative delay (ns) pins on net    location
=========================================================================================
cmos_pclk          inpad        0.000             0.000               0       (111,323)
cmos_pclk          inpad        0.070             0.070              17       (111,323)
cmos_pclk          net          1.102             1.172              17       (111,323)
   Routing elements:
      Manhattan distance of X:33, Y:315
led_o[5]~FF|CLK    ff           0.000             1.172              17       (144,8)  

################################################################################
Path Detail Report (cmos_pclk vs cmos_pclk)
################################################################################


++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin    : cmos_vsync                          
Path End      : r_cmos_rx_vsync0_in[0]~FF|D         
Launch Clock  : cmos_pclk (FALL)                    
Capture Clock : cmos_pclk (RISE)                    
Slack         : 6.265 (arrival time - required time)
Delay         : 0.850                               

Logic Level             : 0
Non-global nets on path : 1
Global nets on path     : 0

Launch Clock Path Delay        : 1.166
+ Clock To Q + Data Path Delay : 0.793
+ Input Delay                  : 0.961
--------------------------------------
End-of-path arrival time       : 2.920

Constraint                     : -5.000
+ Capture Clock Path Delay     :  1.585
+ Clock Uncertainty            :  0.070
---------------------------------------
End-of-path required time      : -3.345

Launch Clock Path
         name            model name   delay (ns)  cumulative delay (ns) pins on net    location
=================================================================================================
cmos_pclk                  inpad        0.000             0.000               0       (111,323)
cmos_pclk                  inpad        0.070             0.070              17       (111,323)
cmos_pclk                  net          1.068             1.138              17       (111,323)
   Routing elements:
      Manhattan distance of X:93, Y:0
cmos_pclk~CLKOUT~18~322    outpad       0.028             1.166              17       (18,323) 
cmos_pclk~CLKOUT~18~322    outpad       0.000             1.166               0       (18,323) 

Data Path
           name              model name   delay (ns)  cumulative delay (ns) pins on net    location
=====================================================================================================
cmos_vsync                     inpad         0.070            0.070              0         (0,321)
cmos_vsync                     inpad         0.780            0.850              2         (0,321)
r_cmos_rx_vsync0_in[0]~FF|D    ff           -0.057            0.793              2         (10,87)

Capture Clock Path
            name               model name   delay (ns)  cumulative delay (ns) pins on net    location
=======================================================================================================
cmos_pclk                        inpad        0.000             0.000               0       (111,323)
cmos_pclk                        inpad        0.070             0.070              17       (111,323)
cmos_pclk                        net          1.515             1.585              17       (111,323)
   Routing elements:
      Manhattan distance of X:101, Y:236
r_cmos_rx_vsync0_in[0]~FF|CLK    ff           0.000             1.585              17       (10,87)  

---------- Path Details for Min Critical Paths (end) ---------------

