Analysis & Synthesis report for Traffic_1
Fri Jun 14 14:57:15 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri Jun 14 14:57:15 2024           ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Traffic_1                                   ;
; Top-level Entity Name       ; Traffic_1                                   ;
; Family                      ; MAX V                                       ;
+-----------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 5M1270ZT144C5      ;                    ;
; Top-level entity name                                            ; Traffic_1          ; Traffic_1          ;
; Family name                                                      ; MAX V              ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 14 14:57:03 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Traffic_1 -c Traffic_1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: Testbench-test File: C:/Lab/project_2/Testbench.vhd Line: 9
    Info (12023): Found entity 1: Testbench File: C:/Lab/project_2/Testbench.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file t5.vhd
    Info (12022): Found design unit 1: T5-Behavioral File: C:/Lab/project_2/T5.vhd Line: 14
    Info (12023): Found entity 1: T5 File: C:/Lab/project_2/T5.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file encoder_4to2.vhd
    Info (12022): Found design unit 1: Encoder_4to2-Behavioral File: C:/Lab/project_2/Encoder_4to2.vhd Line: 12
    Info (12023): Found entity 1: Encoder_4to2 File: C:/Lab/project_2/Encoder_4to2.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file t1.vhd
    Info (12022): Found design unit 1: T1-Behavioral File: C:/Lab/project_2/T1.vhd Line: 14
    Info (12023): Found entity 1: T1 File: C:/Lab/project_2/T1.vhd Line: 6
Warning (12090): Entity "mux" obtained from "Gates.vhdl" instead of from Quartus Prime megafunction library File: C:/Lab/project_2/Gates.vhdl Line: 156
Info (12021): Found 21 design units, including 10 entities, in source file gates.vhdl
    Info (12022): Found design unit 1: Gates File: C:/Lab/project_2/Gates.vhdl Line: 3
    Info (12022): Found design unit 2: INVERTER-Equations File: C:/Lab/project_2/Gates.vhdl Line: 56
    Info (12022): Found design unit 3: AND_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 68
    Info (12022): Found design unit 4: NAND_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 79
    Info (12022): Found design unit 5: OR_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 90
    Info (12022): Found design unit 6: NOR_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 101
    Info (12022): Found design unit 7: XOR_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 113
    Info (12022): Found design unit 8: XNOR_2-Equations File: C:/Lab/project_2/Gates.vhdl Line: 124
    Info (12022): Found design unit 9: HALF_ADDER-Equations File: C:/Lab/project_2/Gates.vhdl Line: 135
    Info (12022): Found design unit 10: FULL_ADDER-Equations File: C:/Lab/project_2/Gates.vhdl Line: 148
    Info (12022): Found design unit 11: mux-Equations File: C:/Lab/project_2/Gates.vhdl Line: 163
    Info (12023): Found entity 1: INVERTER File: C:/Lab/project_2/Gates.vhdl Line: 52
    Info (12023): Found entity 2: AND_2 File: C:/Lab/project_2/Gates.vhdl Line: 64
    Info (12023): Found entity 3: NAND_2 File: C:/Lab/project_2/Gates.vhdl Line: 75
    Info (12023): Found entity 4: OR_2 File: C:/Lab/project_2/Gates.vhdl Line: 86
    Info (12023): Found entity 5: NOR_2 File: C:/Lab/project_2/Gates.vhdl Line: 97
    Info (12023): Found entity 6: XOR_2 File: C:/Lab/project_2/Gates.vhdl Line: 109
    Info (12023): Found entity 7: XNOR_2 File: C:/Lab/project_2/Gates.vhdl Line: 120
    Info (12023): Found entity 8: HALF_ADDER File: C:/Lab/project_2/Gates.vhdl Line: 131
    Info (12023): Found entity 9: FULL_ADDER File: C:/Lab/project_2/Gates.vhdl Line: 144
    Info (12023): Found entity 10: mux File: C:/Lab/project_2/Gates.vhdl Line: 156
Info (12021): Found 2 design units, including 1 entities, in source file traffic_1.vhd
    Info (12022): Found design unit 1: Traffic_1-Behavioral File: C:/Lab/project_2/Traffic_1.vhd Line: 16
    Info (12023): Found entity 1: Traffic_1 File: C:/Lab/project_2/Traffic_1.vhd Line: 5
Error (10482): VHDL error at Testbench.vhd(30): object "North" is used but not declared File: C:/Lab/project_2/Testbench.vhd Line: 30
Error (10558): VHDL error at Testbench.vhd(30): cannot associate formal port "North" of mode "out" with an expression File: C:/Lab/project_2/Testbench.vhd Line: 30
Error (10482): VHDL error at Testbench.vhd(31): object "East" is used but not declared File: C:/Lab/project_2/Testbench.vhd Line: 31
Error (10558): VHDL error at Testbench.vhd(31): cannot associate formal port "East" of mode "out" with an expression File: C:/Lab/project_2/Testbench.vhd Line: 31
Error (10482): VHDL error at Testbench.vhd(32): object "South" is used but not declared File: C:/Lab/project_2/Testbench.vhd Line: 32
Error (10558): VHDL error at Testbench.vhd(32): cannot associate formal port "South" of mode "out" with an expression File: C:/Lab/project_2/Testbench.vhd Line: 32
Error (10482): VHDL error at Testbench.vhd(33): object "West" is used but not declared File: C:/Lab/project_2/Testbench.vhd Line: 33
Error (10558): VHDL error at Testbench.vhd(33): cannot associate formal port "West" of mode "out" with an expression File: C:/Lab/project_2/Testbench.vhd Line: 33
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings
    Error: Peak virtual memory: 4760 megabytes
    Error: Processing ended: Fri Jun 14 14:57:15 2024
    Error: Elapsed time: 00:00:12
    Error: Total CPU time (on all processors): 00:00:12


