Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sun Nov 27 14:50:22 2016
| Host         : laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ADC_toplevel_timing_summary_routed.rpt -rpx ADC_toplevel_timing_summary_routed.rpx
| Design       : ADC_toplevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.121        0.000                      0                  317        0.203        0.000                      0                  317        4.500        0.000                       0                   154  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.121        0.000                      0                  317        0.203        0.000                      0                  317        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.121ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/output_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.848ns  (logic 0.772ns (41.781%)  route 1.076ns (58.219%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716    10.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.524    10.843 f  ADC_DUT/DONE_O_DELAY/output_reg/Q
                         net (fo=5, routed)           0.673    11.516    ADC_DUT/DONE_O_DELAY/output_reg_n_0
    SLICE_X6Y83          LUT2 (Prop_lut2_I0_O)        0.124    11.640 f  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[1]_i_3/O
                         net (fo=1, routed)           0.402    12.042    ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[1]_i_3_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I5_O)        0.124    12.166 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    12.166    ADC_DUT/DONE_O_DELAY_n_2
    SLICE_X7Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.595    15.018    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X7Y82          FDCE (Setup_fdce_C_D)        0.029    15.287    ADC_DUT/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.287    
                         arrival time                         -12.166    
  -------------------------------------------------------------------
                         slack                                  3.121    

Slack (MET) :             3.350ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/output_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.702ns  (logic 0.862ns (50.635%)  route 0.840ns (49.365%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716    10.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.524    10.843 r  ADC_DUT/DONE_O_DELAY/output_reg/Q
                         net (fo=5, routed)           0.840    11.683    ADC_DUT/DONE_O_DELAY/output_reg_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    11.807 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[0]_i_3/O
                         net (fo=1, routed)           0.000    11.807    ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X6Y82          MUXF7 (Prop_muxf7_I1_O)      0.214    12.021 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.021    ADC_DUT/DONE_O_DELAY_n_3
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.595    15.018    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDCE (Setup_fdce_C_D)        0.113    15.371    ADC_DUT/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.371    
                         arrival time                         -12.021    
  -------------------------------------------------------------------
                         slack                                  3.350    

Slack (MET) :             3.726ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/inbox_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/DONE_O_DELAY/outbox_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        1.150ns  (logic 0.524ns (45.571%)  route 0.626ns (54.429%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716    10.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/inbox_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.524    10.843 r  ADC_DUT/DONE_O_DELAY/inbox_reg/Q
                         net (fo=1, routed)           0.626    11.469    ADC_DUT/DONE_O_DELAY/inbox
    SLICE_X7Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/outbox_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.596    15.019    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/outbox_reg/C
                         clock pessimism              0.278    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y83          FDRE (Setup_fdre_C_D)       -0.067    15.194    ADC_DUT/DONE_O_DELAY/outbox_reg
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                         -11.469    
  -------------------------------------------------------------------
                         slack                                  3.726    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 TWI_DUT/DONE_O_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/DONE_O_DELAY/inbox_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.521%)  route 0.568ns (55.479%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716     5.319    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  TWI_DUT/DONE_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  TWI_DUT/DONE_O_reg/Q
                         net (fo=6, routed)           0.568     6.343    ADC_DUT/DONE_O_DELAY/debug_OBUF
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/inbox_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.596    10.019    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/inbox_reg/C  (IS_INVERTED)
                         clock pessimism              0.276    10.295    
                         clock uncertainty           -0.035    10.259    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)       -0.026    10.233    ADC_DUT/DONE_O_DELAY/inbox_reg
  -------------------------------------------------------------------
                         required time                         10.233    
                         arrival time                          -6.343    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.926ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/outbox_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/DONE_O_DELAY/output_reg/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.456ns (46.708%)  route 0.520ns (53.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 10.019 - 5.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716     5.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X7Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/outbox_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  ADC_DUT/DONE_O_DELAY/outbox_reg/Q
                         net (fo=1, routed)           0.520     6.295    ADC_DUT/DONE_O_DELAY/outbox
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.596    10.019    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
                         clock pessimism              0.278    10.297    
                         clock uncertainty           -0.035    10.261    
    SLICE_X6Y83          FDRE (Setup_fdre_C_D)       -0.040    10.221    ADC_DUT/DONE_O_DELAY/output_reg
  -------------------------------------------------------------------
                         required time                         10.221    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  3.926    

Slack (MET) :             4.020ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/output_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/FSM_sequential_current_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.998ns  (logic 0.648ns (64.905%)  route 0.350ns (35.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716    10.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.524    10.843 r  ADC_DUT/DONE_O_DELAY/output_reg/Q
                         net (fo=5, routed)           0.350    11.193    ADC_DUT/DONE_O_DELAY/output_reg_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I4_O)        0.124    11.317 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[3]_i_1/O
                         net (fo=1, routed)           0.000    11.317    ADC_DUT/DONE_O_DELAY_n_0
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.595    15.018    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[3]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDCE (Setup_fdce_C_D)        0.079    15.337    ADC_DUT/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                  4.020    

Slack (MET) :             4.030ns  (required time - arrival time)
  Source:                 ADC_DUT/DONE_O_DELAY/output_reg/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.648ns (65.561%)  route 0.340ns (34.439%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns = ( 10.319 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  SYS_CLK (IN)
                         net (fo=0)                   0.000     5.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.716    10.319    ADC_DUT/DONE_O_DELAY/SYS_CLK_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  ADC_DUT/DONE_O_DELAY/output_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y83          FDRE (Prop_fdre_C_Q)         0.524    10.843 r  ADC_DUT/DONE_O_DELAY/output_reg/Q
                         net (fo=5, routed)           0.340    11.183    ADC_DUT/DONE_O_DELAY/output_reg_n_0
    SLICE_X6Y82          LUT6 (Prop_lut6_I2_O)        0.124    11.307 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    11.307    ADC_DUT/DONE_O_DELAY_n_1
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.595    15.018    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.276    15.294    
                         clock uncertainty           -0.035    15.258    
    SLICE_X6Y82          FDCE (Setup_fdce_C_D)        0.079    15.337    ADC_DUT/FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                         -11.307    
  -------------------------------------------------------------------
                         slack                                  4.030    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.276ns  (logic 2.100ns (39.806%)  route 3.176ns (60.194%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.705     5.308    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  TWI_DUT/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  TWI_DUT/sclCnt_reg[2]/Q
                         net (fo=3, routed)           0.939     6.703    TWI_DUT/sclCnt_reg[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.827 r  TWI_DUT/sclCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.827    TWI_DUT/sclCnt1_carry_i_4_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.701 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.847     8.548    TWI_DUT/sclCnt1
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.313     8.861 r  TWI_DUT/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.803     9.664    TWI_DUT/FSM_gray_state[3]_i_10_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.788 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.788    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X6Y87          MUXF7 (Prop_muxf7_I0_O)      0.209     9.997 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.587    10.583    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X8Y85          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.519    14.942    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y85          FDRE (Setup_fdre_C_CE)      -0.342    14.823    TWI_DUT/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 2.100ns (39.875%)  route 3.166ns (60.125%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.705     5.308    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  TWI_DUT/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  TWI_DUT/sclCnt_reg[2]/Q
                         net (fo=3, routed)           0.939     6.703    TWI_DUT/sclCnt_reg[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.827 r  TWI_DUT/sclCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.827    TWI_DUT/sclCnt1_carry_i_4_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.701 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.847     8.548    TWI_DUT/sclCnt1
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.313     8.861 r  TWI_DUT/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.803     9.664    TWI_DUT/FSM_gray_state[3]_i_10_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.788 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.788    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X6Y87          MUXF7 (Prop_muxf7_I0_O)      0.209     9.997 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.577    10.574    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.519    14.942    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[1]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y86          FDRE (Setup_fdre_C_CE)      -0.342    14.823    TWI_DUT/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 TWI_DUT/sclCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.266ns  (logic 2.100ns (39.875%)  route 3.166ns (60.125%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.705     5.308    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  TWI_DUT/sclCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.456     5.764 f  TWI_DUT/sclCnt_reg[2]/Q
                         net (fo=3, routed)           0.939     6.703    TWI_DUT/sclCnt_reg[2]
    SLICE_X1Y79          LUT3 (Prop_lut3_I0_O)        0.124     6.827 r  TWI_DUT/sclCnt1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.827    TWI_DUT/sclCnt1_carry_i_4_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.359 r  TWI_DUT/sclCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.359    TWI_DUT/sclCnt1_carry_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.473 r  TWI_DUT/sclCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.473    TWI_DUT/sclCnt1_carry__0_n_0
    SLICE_X1Y81          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.701 r  TWI_DUT/sclCnt1_carry__1/CO[2]
                         net (fo=17, routed)          0.847     8.548    TWI_DUT/sclCnt1
    SLICE_X5Y87          LUT5 (Prop_lut5_I0_O)        0.313     8.861 r  TWI_DUT/FSM_gray_state[3]_i_10/O
                         net (fo=1, routed)           0.803     9.664    TWI_DUT/FSM_gray_state[3]_i_10_n_0
    SLICE_X6Y87          LUT6 (Prop_lut6_I5_O)        0.124     9.788 r  TWI_DUT/FSM_gray_state[3]_i_3/O
                         net (fo=1, routed)           0.000     9.788    TWI_DUT/FSM_gray_state[3]_i_3_n_0
    SLICE_X6Y87          MUXF7 (Prop_muxf7_I0_O)      0.209     9.997 r  TWI_DUT/FSM_gray_state_reg[3]_i_1/O
                         net (fo=4, routed)           0.577    10.574    TWI_DUT/FSM_gray_state_reg[3]_i_1_n_0
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000    10.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.519    14.942    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/C
                         clock pessimism              0.259    15.201    
                         clock uncertainty           -0.035    15.165    
    SLICE_X8Y86          FDRE (Setup_fdre_C_CE)      -0.342    14.823    TWI_DUT/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                  4.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ADC_DUT/FSM_sequential_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.209ns (68.157%)  route 0.098ns (31.843%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.597     1.516    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDCE (Prop_fdce_C_Q)         0.164     1.680 f  ADC_DUT/FSM_sequential_current_state_reg[2]/Q
                         net (fo=14, routed)          0.098     1.778    ADC_DUT/DONE_O_DELAY/out[2]
    SLICE_X7Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.823 r  ADC_DUT/DONE_O_DELAY/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    ADC_DUT/DONE_O_DELAY_n_2
    SLICE_X7Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     2.031    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y82          FDCE                                         r  ADC_DUT/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X7Y82          FDCE (Hold_fdce_C_D)         0.091     1.620    ADC_DUT/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.590%)  route 0.149ns (51.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.601     1.520    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  TWI_DUT/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  TWI_DUT/dataByte_reg[2]/Q
                         net (fo=4, routed)           0.149     1.811    TWI_DUT/JA_OBUF[2]
    SLICE_X1Y86          FDRE                                         r  TWI_DUT/dataByte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.872     2.037    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  TWI_DUT/dataByte_reg[3]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y86          FDRE (Hold_fdre_C_D)         0.070     1.604    TWI_DUT/dataByte_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 TWI_DUT/currAddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.209ns (64.464%)  route 0.115ns (35.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.599     1.518    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  TWI_DUT/currAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  TWI_DUT/currAddr_reg[0]/Q
                         net (fo=4, routed)           0.115     1.798    TWI_DUT/currAddr[0]
    SLICE_X7Y85          LUT5 (Prop_lut5_I2_O)        0.045     1.843 r  TWI_DUT/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.843    TWI_DUT/FSM_gray_state[0]_i_1_n_0
    SLICE_X7Y85          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.869     2.034    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.091     1.622    TWI_DUT/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ADC_DUT/count_last_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC_DUT/count_last_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.231ns (61.544%)  route 0.144ns (38.456%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.567     1.486    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X9Y80          FDRE                                         r  ADC_DUT/count_last_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y80          FDRE (Prop_fdre_C_Q)         0.141     1.627 f  ADC_DUT/count_last_reg[8]/Q
                         net (fo=7, routed)           0.088     1.716    ADC_DUT/count_last[8]
    SLICE_X8Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  ADC_DUT/count_last[5]_i_2/O
                         net (fo=1, routed)           0.056     1.817    ADC_DUT/count_last[5]_i_2_n_0
    SLICE_X8Y80          LUT3 (Prop_lut3_I1_O)        0.045     1.862 r  ADC_DUT/count_last[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    ADC_DUT/count_last[5]_i_1_n_0
    SLICE_X8Y80          FDRE                                         r  ADC_DUT/count_last_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.836     2.001    ADC_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y80          FDRE                                         r  ADC_DUT/count_last_reg[5]/C
                         clock pessimism             -0.501     1.499    
    SLICE_X8Y80          FDRE (Hold_fdre_C_D)         0.120     1.619    ADC_DUT/count_last_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 TWI_DUT/dataByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.657%)  route 0.160ns (49.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.601     1.520    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y87          FDRE                                         r  TWI_DUT/dataByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  TWI_DUT/dataByte_reg[0]/Q
                         net (fo=9, routed)           0.160     1.844    TWI_DUT/JA_OBUF[0]
    SLICE_X2Y86          FDRE                                         r  TWI_DUT/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.872     2.037    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X2Y86          FDRE                                         r  TWI_DUT/dataByte_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.059     1.593    TWI_DUT/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TWI_DUT/subState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/addrNData_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.346%)  route 0.149ns (41.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.599     1.518    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  TWI_DUT/subState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDRE (Prop_fdre_C_Q)         0.164     1.682 f  TWI_DUT/subState_reg[1]/Q
                         net (fo=18, routed)          0.149     1.832    TWI_DUT/subState_reg_n_0_[1]
    SLICE_X5Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.877 r  TWI_DUT/addrNData_i_1/O
                         net (fo=1, routed)           0.000     1.877    TWI_DUT/addrNData_i_1_n_0
    SLICE_X5Y85          FDRE                                         r  TWI_DUT/addrNData_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.869     2.034    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  TWI_DUT/addrNData_reg/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.091     1.624    TWI_DUT/addrNData_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 TWI_DUT/FSM_gray_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/FSM_gray_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.209ns (53.827%)  route 0.179ns (46.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.571     1.490    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y85          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y85          FDRE (Prop_fdre_C_Q)         0.164     1.654 r  TWI_DUT/FSM_gray_state_reg[2]/Q
                         net (fo=30, routed)          0.179     1.834    TWI_DUT/state[2]
    SLICE_X8Y86          LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  TWI_DUT/FSM_gray_state[3]_i_2/O
                         net (fo=1, routed)           0.000     1.879    TWI_DUT/FSM_gray_state[3]_i_2_n_0
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.841     2.006    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X8Y86          FDRE                                         r  TWI_DUT/FSM_gray_state_reg[3]/C
                         clock pessimism             -0.500     1.505    
    SLICE_X8Y86          FDRE (Hold_fdre_C_D)         0.121     1.626    TWI_DUT/FSM_gray_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 DIVIDER/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.592     1.511    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DIVIDER/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  DIVIDER/count_reg[4]/Q
                         net (fo=2, routed)           0.117     1.770    DIVIDER/count[4]
    SLICE_X3Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.878 r  DIVIDER/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.878    DIVIDER/data0[4]
    SLICE_X3Y76          FDRE                                         r  DIVIDER/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.862     2.027    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  DIVIDER/count_reg[4]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X3Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    DIVIDER/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TWI_DUT/rSda_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TWI_DUT/rSda_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.601     1.520    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  TWI_DUT/rSda_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  TWI_DUT/rSda_reg/Q
                         net (fo=3, routed)           0.168     1.830    TWI_DUT/AD2_SDA_TRI
    SLICE_X3Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.875 r  TWI_DUT/rSda_i_1/O
                         net (fo=1, routed)           0.000     1.875    TWI_DUT/rSda_i_1_n_0
    SLICE_X3Y87          FDRE                                         r  TWI_DUT/rSda_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.873     2.038    TWI_DUT/SYS_CLK_IBUF_BUFG
    SLICE_X3Y87          FDRE                                         r  TWI_DUT/rSda_reg/C
                         clock pessimism             -0.517     1.520    
    SLICE_X3Y87          FDRE (Hold_fdre_C_D)         0.091     1.611    TWI_DUT/rSda_reg
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DIVIDER/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIVIDER/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.594     1.513    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DIVIDER/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  DIVIDER/count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.775    DIVIDER/count[12]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.883 r  DIVIDER/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.883    DIVIDER/data0[12]
    SLICE_X3Y78          FDRE                                         r  DIVIDER/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  SYS_CLK (IN)
                         net (fo=0)                   0.000     0.000    SYS_CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  SYS_CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    SYS_CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  SYS_CLK_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.865     2.030    DIVIDER/SYS_CLK_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  DIVIDER/count_reg[12]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.618    DIVIDER/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SYS_CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  SYS_CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/inbox_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     ADC_DUT/DONE_O_DELAY/outbox_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y82     ADC_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y80     ADC_DUT/count_last_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     ADC_DUT/count_last_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     ADC_DUT/count_last_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y78     ADC_DUT/count_last_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y79     ADC_DUT/count_last_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/inbox_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/output_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/inbox_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     ADC_DUT/DONE_O_DELAY/output_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y82     ADC_DUT/FSM_sequential_current_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y69     ADC_DUT/current_DATA_OUT_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y77     DIVIDER/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     DIVIDER/count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     DIVIDER/count_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y80     DIVIDER/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     ADC_DUT/DONE_O_DELAY/outbox_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     TWI_DUT/busFreeCnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     TWI_DUT/busFreeCnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     TWI_DUT/busFreeCnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     TWI_DUT/busFreeCnt_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     TWI_DUT/busFreeCnt_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     TWI_DUT/busFreeCnt_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     TWI_DUT/busFreeCnt_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     TWI_DUT/ddSda_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     ADC_DUT/current_DATA_OUT_reg[11]/C



