INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/M.F.M.MUAZ/Desktop/HDL lab/HDL_Labs/Lab 1/Lab 1.srcs/sim_1/new/Devider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Divider_tb'
