Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/nvshy/Documents/xilinx/new/test2_isim_beh.exe -prj C:/Users/nvshy/Documents/xilinx/new/test2_beh.prj work.test2 work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/nvshy/Documents/xilinx/new/ques2.v" into library work
Analyzing Verilog file "C:/Users/nvshy/Documents/xilinx/new/test2.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ques2
Compiling module test2
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/nvshy/Documents/xilinx/new/test2_isim_beh.exe
Fuse Memory Usage: 28460 KB
Fuse CPU Usage: 375 ms
