// Seed: 2573514241
module module_0 #(
    parameter id_3 = 32'd79
) ();
  logic [7:0] id_1;
  ;
  always if (1) force id_1 = id_1;
  reg id_2;
  assign id_2 = id_2;
  wire _id_3;
  initial begin : LABEL_0
    id_2 <= id_1[1] - id_1;
  end
  wire id_4;
  parameter id_5 = 1;
  wire [1 : id_3  -  1] id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd30,
    parameter id_11 = 32'd4
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    _id_11,
    id_12
);
  output logic [7:0] id_12;
  input wire _id_11;
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 ();
  inout wire id_5;
  output supply1 id_4;
  output logic [7:0] id_3;
  input wire id_2;
  output wire id_1;
  assign id_3[id_10] = id_7;
  always id_12[id_11?1 : 1] <= -1'b0;
  assign id_4 = 1;
endmodule
