15:10:28 INFO  : Registering command handlers for SDK TCF services
15:10:31 INFO  : Launching XSCT server: xsct -n -interactive /home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/temp_xsdb_launch_script.tcl
15:10:34 INFO  : XSCT server has started successfully.
15:10:34 INFO  : Successfully done setting XSCT server connection channel  
15:10:35 INFO  : Successfully done setting SDK workspace  
15:10:35 INFO  : Processing command line option -hwspec /home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper.hdf.
15:31:41 INFO  : No changes in MSS file content so not generating sources.
15:41:52 INFO  : Connected to target on host '186.19.137.18' and port '3121'.
15:43:14 INFO  : Connected to target on host '186.19.137.18' and port '3121'.
15:43:14 WARN  : SDK version '2018.1' doesn't match hw_server version '2018.3'. Some debug features may not work.
15:43:18 INFO  : Jtag cable 'Digilent Arty Z7 003017A4C81CA' is selected.
15:43:18 INFO  : 'jtag frequency' command is executed.
15:43:18 INFO  : Sourcing of '/home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1' command is executed.
15:43:36 INFO  : FPGA configured successfully with bitstream "/home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
15:43:36 INFO  : Context for 'APU' is selected.
15:43:36 INFO  : Hardware design information is loaded from '/home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/system.hdf'.
15:43:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:36 INFO  : Context for 'APU' is selected.
15:43:37 INFO  : 'stop' command is executed.
15:43:49 ERROR : Memory read error at 0xF8F00208. Cannot read cpsr. Cannot read r0. AP transaction timeout
15:43:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:186.19.137.18:3121
source /home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA" && level==0} -index 1
fpga -file /home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
loadhw -hw /home/ezequiel/Documentos/FPGA/FPGA2Microarqysoftcore/TP_EURDANIZ/proyecto/project_core_detector/project_core_detector.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Arty Z7 003017A4C81CA"} -index 0
stop
ps7_init
----------------End of Script----------------

