module i_encoder_8b10b(
   input   A,B,C,D,E,F,G,H,      
   input   illegalk, DISPARITY6,
   input SBYTECLK,
   input   ND_1S4, PD_1S4, NDOS4, PDOS4,
   input   NFO, NGO, NHO, NJO,
   input alt7, tNFO, tNGO, tNHO, tNJO,
   input 	  a,b,c,d,e,i,f,g,h,j, 
   input reset,
   // --- TB (Ten Bt Interface) input bus
   // --- Eight Bt input bus	  
   input [9:0] tbi,
   input    COMPLS6, COMPLS4,
   input   L40, L04, L13, L31, L22, AeqB, CeqD,
   input   PD_1S6, NDOS6, PDOS6, ND_1S6,
   input [7:0] ebi,
   input   NAO, NBO, NCO, NDO, NEO, NIO,
   input [9:0] tst,
   input disparity,
   // --- Control (K) input	  
   input tNAO, tNBOx, tNBOy, tNCOx, tNCOy, tNDO , tNEOx, tNEOy, tNIOw, tNIOx, tNIOy, tNIOz,
   // Figures 7 & 8 - Latched 5B/6B and 3B/4B encoder inputs 
   input K
);

assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNHO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (L04 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (PDOS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNIO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (COMPLS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (NDOS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (L13 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (L40 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (PDOS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (L13 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (PD_1S6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNAO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNDO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (PDOS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNDO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNGO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNHO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNEO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (DISPARITY6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (L31 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNJO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNEO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNAO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (AeqB == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (a);
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (COMPLS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (L22 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNFO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (COMPLS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNCO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNBO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (ND_1S6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (L22 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNIO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (ND_1S6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (CeqD == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (DISPARITY6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (L04 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (PD_1S6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (AeqB == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (ND_1S4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNCO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (illegalk == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (illegalk == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (PD_1S4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (NDOS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (L31 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (L40 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (ND_1S4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (PD_1S4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (COMPLS6 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (a == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (CeqD == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (tNJO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNFO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNBO == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (PDOS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (NDOS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 1) |-> (NDOS4 == 1));
assert property(@(posedge SBYTECLK)  (disparity == 0) |-> (tNGO == 1));

endmodule