#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Dec 27 03:31:48 2020
# Process ID: 16192
# Current directory: C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.runs/synth_1
# Command line: vivado.exe -log Top_Module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Module.tcl
# Log file: C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.runs/synth_1/Top_Module.vds
# Journal file: C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Module.tcl -notrace
Command: synth_design -top Top_Module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Module' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v:23]
INFO: [Synth 8-6157] synthesizing module 'Four_Bit_Adder' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Four_Bit_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'One_bit_Full_Adder' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/One_bit_Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'One_bit_Full_Adder' (1#1) [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/One_bit_Full_Adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Four_Bit_Adder' (2#1) [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Four_Bit_Adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'Seven_Segment' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Seven_Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seven_Segment' (3#1) [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Seven_Segment.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v-23.7 with 1st driver pin 'Top_Module:/U6/an[0]' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v:23]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v-23.7 with 2nd driver pin 'GND' [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v:23]
CRITICAL WARNING: [Synth 8-6858] multi-driven net C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v-23.7 is connected to at least one constant driver which has been preserved, other driver is ignored [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Top_Module' (4#1) [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/sources_1/new/Top_Module.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1015.305 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1015.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.srcs/constrs_1/new/Four_Bit_adder.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1063.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1063.148 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.148 ; gain = 47.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1068.664 ; gain = 53.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT6 |     9|
|5     |IBUF |     8|
|6     |OBUF |    13|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1075.500 ; gain = 12.352
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1075.500 ; gain = 60.195
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1081.895 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1088.598 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 14 Warnings, 17 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1088.598 ; gain = 73.293
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/rafat/OneDrive/Documents/FPGA/FPGA/projects/FourBitAdder/Seven_Segment/Seven_Segment.runs/synth_1/Top_Module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Module_utilization_synth.rpt -pb Top_Module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Dec 27 03:32:27 2020...
