{:input (genetic.crossover/dumb-crossover 2107542710 (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire:missing_edge , wire2_18, wire3_17, \\wire:missing_25 , wire27_41, wire28_44);\n  wire \\:missing_edge ;\n  wire wire19;\n  input wire27_41;\n  wire wire27_41;\n  output wire28_44;\n  wire wire28_44;\n  wire \\wire29_:missing_46 ;\n  output wire2_18;\n  wire wire2_18;\n  wire wire30;\n  wire wire31_35;\n  wire wire31_36;\n  wire wire32_25;\n  wire \\wire32_:missing ;\n  wire wire33_38;\n  wire wire34_40;\n  wire \\wire38_:missing_12 ;\n  wire \\wire39_:missing ;\n  output wire3_17;\n  wire wire3_17;\n  wire wire43_11;\n  wire wire43_14;\n  wire wire43_17;\n  wire wire43_18;\n  wire wire43_23;\n  wire wire43_34;\n  wire wire43_38;\n  wire wire43_42;\n  wire wire43_9_10_12;\n  wire \\wire43_9_10_:missing ;\n  wire \\wire43_:missing_12 ;\n  wire \\wire43_:missing_35 ;\n  wire wire45_50;\n  wire wire47;\n  wire wire48_25;\n  wire wire49;\n  wire \\wire4_:missing_19_21 ;\n  wire \\wire5_:missing_22 ;\n  wire wire6;\n  wire wire7_11;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_13_16 ;\n  wire \\wire:missing_14 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_20 ;\n  input \\wire:missing_25 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_25_24 ;\n  wire \\wire:missing_25_50 ;\n  wire \\wire:missing_37_39_40 ;\n  wire \\wire:missing_37_39_41 ;\n  wire \\wire:missing_45 ;\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign wire7_11 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire5_:missing_22 ;\n  assign wire31_36 = 2'h1 >> wire31_35;\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire32_:missing  = 2'h1 >> wire32_25;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_38;\n  assign wire34_40 = 4'h6 >> { \\wire:missing_edge , wire43_34 };\n  assign wire31_35 = 4'h8 >> { \\wire:missing_edge , \\wire43_:missing_35  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire31_36, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_37_39_41 , \\wire:missing_37_39_40  };\n  assign wire33_38 = 4'h6 >> { wire43_38, \\wire38_:missing_12  };\n  assign \\wire39_:missing  = 4'h8 >> { \\wire:missing_37_39_41 , \\wire:missing_37_39_40  };\n  assign \\wire9_:missing  = 4'h6 >> { wire43_9_10_12, \\wire43_9_10_:missing  };\n  assign wire49 = 2'hx >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 4'h8 >> { wire43_9_10_12, \\wire43_9_10_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire7_11, wire43_11 };\n  assign \\wire38_:missing_12  = 4'h8 >> { \\wire43_:missing_12 , wire43_9_10_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_13_16 , \\wire:missing_edge  };\n  assign \\wire4_:missing_19_21  = 1'h0;\n  assign \\wire5_:missing_22  = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\wire29_:missing_46  = 1'h0;\n  assign wire30 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_50 = \\wire:missing_25_50 ;\n  assign \\wire:missing_edge  = wire48_25;\n  assign wire47 = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = \\wire29_:missing_46 ;\n  assign \\wire:missing_45  = wire45_50;\n  assign wire28_44 = \\wire:missing_edge ;\n  assign \\wire43_9_10_:missing  = \\wire:missing_edge ;\n  assign \\wire:missing_edge  = wire43_42;\n  assign \\wire:missing_37_39_41  = wire27_41;\n  assign \\wire:missing_37_39_40  = wire34_40;\n  assign \\wire:missing_edge  = \\wire:missing_25_24 ;\n  assign \\wire:missing_edge  = wire43_23;\n  assign \\wire:missing_edge  = \\wire4_:missing_19_21 ;\n  assign \\wire:missing_20  = \\wire:missing_edge ;\n  assign wire19 = \\wire4_:missing_19_21 ;\n  assign wire2_18 = wire43_18;\n  assign wire3_17 = wire43_17;\n  assign \\wire:missing_13_16  = \\wire:missing_edge ;\n  assign \\wire:missing_15  = \\wire:missing_edge ;\n  assign \\wire:missing_14  = wire43_14;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:3.1-104.10\" *)\nmodule postsynth(\\wire:missing_edge , wire2_18, wire3_17, \\wire:missing_25 , wire27_41, wire28_44);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:5.8-5.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:6.9-6.18\" *)\n  input wire27_41;\n  wire wire27_41;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:8.10-8.19\" *)\n  output wire28_44;\n  wire wire28_44;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:10.8-10.27\" *)\n  wire \\wire29_:missing_46 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:11.10-11.18\" *)\n  output wire2_18;\n  wire wire2_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:13.8-13.14\" *)\n  wire wire30;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:22.10-22.18\" *)\n  output wire3_17;\n  wire wire3_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:26.8-26.17\" *)\n  wire wire43_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:27.8-27.17\" *)\n  wire wire43_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:28.8-28.17\" *)\n  wire wire43_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:31.8-31.17\" *)\n  wire wire43_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:33.8-33.29\" *)\n  wire \\wire43_9_10_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:37.8-37.14\" *)\n  wire wire47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:38.8-38.17\" *)\n  wire wire48_25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:39.8-39.14\" *)\n  wire wire49;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:40.8-40.29\" *)\n  wire \\wire4_:missing_19_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:41.8-41.26\" *)\n  wire \\wire5_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:42.8-42.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:43.8-43.16\" *)\n  wire wire7_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:44.8-44.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:46.8-46.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:47.8-47.27\" *)\n  wire \\wire:missing_13_16 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:49.8-49.24\" *)\n  wire \\wire:missing_15 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:50.8-50.24\" *)\n  wire \\wire:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:51.9-51.25\" *)\n  input \\wire:missing_25 ;\n  wire \\wire:missing_25 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:53.8-53.27\" *)\n  wire \\wire:missing_25_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:56.8-56.30\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire:missing_37_39_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95787529.v:58.9-58.27\" *)\n  inout \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire19 = 1'h0;\n  assign wire28_44 = 1'h0;\n  assign \\wire29_:missing_46  = 1'h0;\n  assign wire2_18 = 1'hx;\n  assign wire30 = 1'h0;\n  assign wire3_17 = 1'hx;\n  assign wire43_17 = 1'hx;\n  assign wire43_18 = 1'hx;\n  assign wire43_23 = 1'h0;\n  assign wire43_42 = 1'h0;\n  assign \\wire43_9_10_:missing  = 1'h0;\n  assign wire47 = 1'h0;\n  assign wire48_25 = 1'h0;\n  assign wire49 = 1'hx;\n  assign \\wire4_:missing_19_21  = 1'h0;\n  assign \\wire5_:missing_22  = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_11 = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_13  = 1'h0;\n  assign \\wire:missing_13_16  = 1'h0;\n  assign \\wire:missing_15  = 1'h0;\n  assign \\wire:missing_20  = 1'h0;\n  assign \\wire:missing_25_24  = 1'h0;\n  assign \\wire:missing_37_39_41  = wire27_41;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb/src/top.v'.\nSBY  2:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] Copy '/tmp/fuzzmount2DDF5D8C/95787529.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb/src/95787529.v'.\nSBY  2:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] Copy '/tmp/fuzzmount2DDF5D8C/95787529.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb/src/95787529.post.v'.\nSBY  2:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: abc pdr\nSBY  2:58:38 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:69$39_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:69$39.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:68$38_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:68$38.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:65$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:65$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:75$45_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:75$45.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:74$44_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95787529.v:74$44.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Wire presynth.\\wire3_17 is used but has no driver.\nSBY  2:58:39 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  2:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] base: finished (returncode=0)\nSBY  2:58:40 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] aig: Warning: Wire presynth.\\wire3_17 is used but has no driver.\nSBY  2:58:42 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] aig: Warning: Wire presynth.\\wire2_18 is used but has no driver.\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] aig: finished (returncode=0)\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: Warning: The network has no constraints.\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: Output 1 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: finished (returncode=0)\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] engine_0: Status returned by engine: FAIL\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb'.\nSBY  2:58:43 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwumddkqb] DONE (FAIL, rc=2)\n", :err ""}}}