top: clean_signal_maker

include_all_system_verilog_files: True
