// Seed: 3115656183
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    input wire id_3,
    output uwire id_4,
    input tri1 id_5
);
  wire id_7;
  module_0(
      id_7, id_7
  );
endmodule
module module_2 (
    input wand  id_0,
    input wand  id_1,
    input uwire id_2
);
  wire id_4;
  wire id_5;
  tri  id_6;
  assign id_6 = id_1 - 1;
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1,
    output tri id_2,
    output wor id_3,
    input tri1 id_4,
    output wand id_5,
    inout tri id_6,
    output supply0 id_7,
    input tri1 id_8,
    input supply1 id_9,
    output wire id_10,
    output tri1 id_11,
    output uwire id_12,
    output wire id_13
);
  assign id_12 = id_9 < 1;
  module_2(
      id_8, id_4, id_6
  );
endmodule
