<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a> &#124;
<a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. ">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.  
 <a href="classllvm_1_1MachineRegisterInfo.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register wit...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_begin/reg_end - Provide iteration support to walk over all definitions and uses of a register within the <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> that corresponds to this <a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. ">MachineRegisterInfo</a> object.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a9ad833072520047643998c0086c06d54"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a9ad833072520047643998c0086c06d54"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register.  <a href="#a9ad833072520047643998c0086c06d54">More...</a><br /></td></tr>
<tr class="separator:a9ad833072520047643998c0086c06d54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee910bfb3cde58b0b8834643db86dbdd"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:aee910bfb3cde58b0b8834643db86dbdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  <a href="#aee910bfb3cde58b0b8834643db86dbdd">More...</a><br /></td></tr>
<tr class="separator:aee910bfb3cde58b0b8834643db86dbdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c8ef80a42dc5b502a59d0589f33174"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a78c8ef80a42dc5b502a59d0589f33174"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle.  <a href="#a78c8ef80a42dc5b502a59d0589f33174">More...</a><br /></td></tr>
<tr class="separator:a78c8ef80a42dc5b502a59d0589f33174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e21e988464268f39bf33577a0e6338d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a9e21e988464268f39bf33577a0e6338d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug.  <a href="#a9e21e988464268f39bf33577a0e6338d">More...</a><br /></td></tr>
<tr class="separator:a9e21e988464268f39bf33577a0e6338d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a373997aa28d573f4b0261825d7b35dae"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a373997aa28d573f4b0261825d7b35dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>, skipping those marked as Debug.  <a href="#a373997aa28d573f4b0261825d7b35dae">More...</a><br /></td></tr>
<tr class="separator:a373997aa28d573f4b0261825d7b35dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03fc575960a7a7fcc9050082175a41e6"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a03fc575960a7a7fcc9050082175a41e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="#a03fc575960a7a7fcc9050082175a41e6">More...</a><br /></td></tr>
<tr class="separator:a03fc575960a7a7fcc9050082175a41e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="#a5af36ddc8f223c0df75cab0afc9f3be5">More...</a><br /></td></tr>
<tr class="separator:a5af36ddc8f223c0df75cab0afc9f3be5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f79efa184c5ee606e291c818e223561"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a1f79efa184c5ee606e291c818e223561"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst.  <a href="#a1f79efa184c5ee606e291c818e223561">More...</a><br /></td></tr>
<tr class="separator:a1f79efa184c5ee606e291c818e223561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0123573fe275c10b05854230317a3cf9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a0123573fe275c10b05854230317a3cf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle.  <a href="#a0123573fe275c10b05854230317a3cf9">More...</a><br /></td></tr>
<tr class="separator:a0123573fe275c10b05854230317a3cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67006003227c154cbadfb7d8350dfc95"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:a67006003227c154cbadfb7d8350dfc95"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="#a67006003227c154cbadfb7d8350dfc95">More...</a><br /></td></tr>
<tr class="separator:a67006003227c154cbadfb7d8350dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  <a href="#aaf20ba00cf60393b0507754bc8ceb1c7">More...</a><br /></td></tr>
<tr class="separator:aaf20ba00cf60393b0507754bc8ceb1c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7161ee1354698f61aac698061dfb162b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a7161ee1354698f61aac698061dfb162b"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle.  <a href="#a7161ee1354698f61aac698061dfb162b">More...</a><br /></td></tr>
<tr class="separator:a7161ee1354698f61aac698061dfb162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:ab42af5458dfaa5dcd5ca474495e6710e"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug.  <a href="#ab42af5458dfaa5dcd5ca474495e6710e">More...</a><br /></td></tr>
<tr class="separator:ab42af5458dfaa5dcd5ca474495e6710e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a> &gt;</td></tr>
<tr class="memdesc:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>, skipping those marked as Debug.  <a href="#ac659520ff7ad7ccab5c4eab4eaf1f078">More...</a><br /></td></tr>
<tr class="separator:ac659520ff7ad7ccab5c4eab4eaf1f078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a780eeaf8400eefb448708024e0e88f4d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> = <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt; <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a> &gt;</td></tr>
<tr class="memdesc:a780eeaf8400eefb448708024e0e88f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="#a780eeaf8400eefb448708024e0e88f4d">More...</a><br /></td></tr>
<tr class="separator:a780eeaf8400eefb448708024e0e88f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab108abebfb89a6a71dbdd9178da60bb0"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> = std::vector&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></td></tr>
<tr class="separator:ab108abebfb89a6a71dbdd9178da60bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a3e736a38ebafb662ddd8645d83a1d534"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3e736a38ebafb662ddd8645d83a1d534">MachineRegisterInfo</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr class="separator:a3e736a38ebafb662ddd8645d83a1d534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac451b8ac7ac62bfe24225bfddeb35943">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ac451b8ac7ac62bfe24225bfddeb35943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1020f860881156caff3f67b8d741520"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad1020f860881156caff3f67b8d741520">operator=</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;)=delete</td></tr>
<tr class="separator:ad1020f860881156caff3f67b8d741520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed4562ccf898feaf2eb6cf5555b5084d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed4562ccf898feaf2eb6cf5555b5084d">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aed4562ccf898feaf2eb6cf5555b5084d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a6208e23829aa84a5e95a1034c68c2fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d788d22cfaad654abf383f817e12add"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr class="separator:a8d788d22cfaad654abf383f817e12add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a035f850aa2492716906dbb0610e98c90"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr class="separator:a035f850aa2492716906dbb0610e98c90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a218bf4a49a8808ebb854ec9b89907904"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a218bf4a49a8808ebb854ec9b89907904"><td class="mdescLeft">&#160;</td><td class="mdescRight">tracksLiveness - Returns true when tracking register liveness accurately.  <a href="#a218bf4a49a8808ebb854ec9b89907904">More...</a><br /></td></tr>
<tr class="separator:a218bf4a49a8808ebb854ec9b89907904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721b3ae1a20e295cc4f1143958ad3884"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr class="memdesc:a721b3ae1a20e295cc4f1143958ad3884"><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.  <a href="#a721b3ae1a20e295cc4f1143958ad3884">More...</a><br /></td></tr>
<tr class="separator:a721b3ae1a20e295cc4f1143958ad3884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f2602cf77af82396115293302557ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7f2602cf77af82396115293302557ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level.  <a href="#a7f2602cf77af82396115293302557ee0">More...</a><br /></td></tr>
<tr class="separator:a7f2602cf77af82396115293302557ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4214f202c6a3b5b3933489a6edc49b6b">shouldTrackSubRegLiveness</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4214f202c6a3b5b3933489a6edc49b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ad9eedacb98923ab00074ec4760db2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a48ad9eedacb98923ab00074ec4760db2">subRegLivenessEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a48ad9eedacb98923ab00074ec4760db2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3076649c65eeacac14b0aa8eaa75bcdf">isUpdatedCSRsInitialized</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the updated CSR list was initialized and false otherwise.  <a href="#a3076649c65eeacac14b0aa8eaa75bcdf">More...</a><br /></td></tr>
<tr class="separator:a3076649c65eeacac14b0aa8eaa75bcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a7c9335c5112fe5667eb2ad081175e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0a7c9335c5112fe5667eb2ad081175e0">disableCalleeSavedRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a0a7c9335c5112fe5667eb2ad081175e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables the register from the list of CSRs.  <a href="#a0a7c9335c5112fe5667eb2ad081175e0">More...</a><br /></td></tr>
<tr class="separator:a0a7c9335c5112fe5667eb2ad081175e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns list of callee saved registers.  <a href="#a8ae9c5d17b40aa7be0189dd4f12dc315">More...</a><br /></td></tr>
<tr class="separator:a8ae9c5d17b40aa7be0189dd4f12dc315"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaefaeb20cd3228ca22ecaff2fa385f9c">setCalleeSavedRegs</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt; CSRs)</td></tr>
<tr class="memdesc:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the updated Callee Saved Registers list.  <a href="#aaefaeb20cd3228ca22ecaff2fa385f9c">More...</a><br /></td></tr>
<tr class="separator:aaefaeb20cd3228ca22ecaff2fa385f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">More...</a><br /></td></tr>
<tr class="separator:af7f7e5eb5b55add81ed8fe39ac83b9c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="memdesc:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="#aea6bca2d194dea4aa5634cf5c394ebdc">More...</a><br /></td></tr>
<tr class="separator:aea6bca2d194dea4aa5634cf5c394ebdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a557ce2bfb3c946e43d65d750b2537987"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="classunsigned.html">unsigned</a> NumOps)</td></tr>
<tr class="memdesc:a557ce2bfb3c946e43d65d750b2537987"><td class="mdescLeft">&#160;</td><td class="mdescRight">Move NumOps operands from Src to Dst, updating use-def lists as needed.  <a href="#a557ce2bfb3c946e43d65d750b2537987">More...</a><br /></td></tr>
<tr class="separator:a557ce2bfb3c946e43d65d750b2537987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad5d93934c9bbebe3e1768de7d0ed87a2">verifyUseList</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="#ad5d93934c9bbebe3e1768de7d0ed87a2">More...</a><br /></td></tr>
<tr class="separator:ad5d93934c9bbebe3e1768de7d0ed87a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="#a12fa9d44c84f7cadd81bf4758a22e1e9">More...</a><br /></td></tr>
<tr class="separator:a12fa9d44c84f7cadd81bf4758a22e1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf3a34039722dc78157301709872e04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acaf3a34039722dc78157301709872e04">reg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acaf3a34039722dc78157301709872e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7d991cb3f56dc25f5f473dacc2a2b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab7d991cb3f56dc25f5f473dacc2a2b54">reg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab7d991cb3f56dc25f5f473dacc2a2b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2d0b6074f2fcb4d38e61ab3b6e1d78d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af2d0b6074f2fcb4d38e61ab3b6e1d78d">reg_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af2d0b6074f2fcb4d38e61ab3b6e1d78d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af175e7bc585ea589ad3f96c697f9c809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af175e7bc585ea589ad3f96c697f9c809">reg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af175e7bc585ea589ad3f96c697f9c809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cff3c597580f6b1c47884417a2d3d77"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6cff3c597580f6b1c47884417a2d3d77">reg_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6cff3c597580f6b1c47884417a2d3d77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f30c1dced3803334130b1f4c78408a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a22f30c1dced3803334130b1f4c78408a">reg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a22f30c1dced3803334130b1f4c78408a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a310d01c7a2bd9b4a4f81dc4ce5019405">reg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).  <a href="#a310d01c7a2bd9b4a4f81dc4ce5019405">More...</a><br /></td></tr>
<tr class="separator:a310d01c7a2bd9b4a4f81dc4ce5019405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a04a5fd48b56cb883a30104fd811fd8c4">reg_nodbg_begin</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a04a5fd48b56cb883a30104fd811fd8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9c9aa968d736395f54528df95357bc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe9c9aa968d736395f54528df95357bc">reg_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe9c9aa968d736395f54528df95357bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a52157fb868bfb5fbbeddced828bb50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8a52157fb868bfb5fbbeddced828bb50">reg_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8a52157fb868bfb5fbbeddced828bb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a490fc15ee74690747d125eec8748f82d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a490fc15ee74690747d125eec8748f82d">reg_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a490fc15ee74690747d125eec8748f82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea027230315fae8256940378f249ef94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea027230315fae8256940378f249ef94">reg_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aea027230315fae8256940378f249ef94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19681236f116779d6fa5def008238375"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a19681236f116779d6fa5def008238375">reg_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a19681236f116779d6fa5def008238375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a666dc30b9326da6b9e69740a241df89d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a666dc30b9326da6b9e69740a241df89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.  <a href="#a666dc30b9326da6b9e69740a241df89d">More...</a><br /></td></tr>
<tr class="separator:a666dc30b9326da6b9e69740a241df89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada584bbca3ecf7eda9a0777665ad1401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ada584bbca3ecf7eda9a0777665ad1401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a496c6cc53735fa707c7e3d40d8596bc7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a496c6cc53735fa707c7e3d40d8596bc7">def_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a496c6cc53735fa707c7e3d40d8596bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fae869007b900fbe4275983eda693f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab0fae869007b900fbe4275983eda693f">def_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab0fae869007b900fbe4275983eda693f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1296be6b320f6245df7185e7f83bfc32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1296be6b320f6245df7185e7f83bfc32">def_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1296be6b320f6245df7185e7f83bfc32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedd0ab6802e5324f233f8ce78f1b285d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd0ab6802e5324f233f8ce78f1b285d">def_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aedd0ab6802e5324f233f8ce78f1b285d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab08cf287735ad25dc812b12a6cb36c94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab08cf287735ad25dc812b12a6cb36c94">def_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab08cf287735ad25dc812b12a6cb36c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">def_empty - Return true if there are no instructions defining the specified register (it may be live-in).  <a href="#a7d0764332d0d09b2fe5ef6719865e5ae">More...</a><br /></td></tr>
<tr class="separator:a7d0764332d0d09b2fe5ef6719865e5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56213f0cc001a2332555f3267f232b2a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">getVRegName</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a56213f0cc001a2332555f3267f232b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">insertVRegByName</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="separator:a5564fc93a2fdf66aeb6a6c3e8cd12dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac6d0ea5cd5faa6c348d99ec0a7b28483">hasOneDef</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if there is exactly one operand defining the specified register.  <a href="#ac6d0ea5cd5faa6c348d99ec0a7b28483">More...</a><br /></td></tr>
<tr class="separator:ac6d0ea5cd5faa6c348d99ec0a7b28483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5245c607ac5fc192aa01ab891d28cc5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5245c607ac5fc192aa01ab891d28cc5">use_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5245c607ac5fc192aa01ab891d28cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a266b6e4e1a7494ccbcce8548143144a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a266b6e4e1a7494ccbcce8548143144a5">use_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a266b6e4e1a7494ccbcce8548143144a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10b034976e75d74e80f4a49af43d4c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab10b034976e75d74e80f4a49af43d4c0">use_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab10b034976e75d74e80f4a49af43d4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12cf2c9d0141338b1095ed6cdf393d9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a12cf2c9d0141338b1095ed6cdf393d9b">use_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a12cf2c9d0141338b1095ed6cdf393d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1e6b16f8652a8def68255c956a1bebb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af1e6b16f8652a8def68255c956a1bebb">use_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af1e6b16f8652a8def68255c956a1bebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3f9bb6d714ee76928314f4bb31bf08d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af3f9bb6d714ee76928314f4bb31bf08d">use_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af3f9bb6d714ee76928314f4bb31bf08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98654f32fd96ffb498b0181c6546bf53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a98654f32fd96ffb498b0181c6546bf53">use_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a98654f32fd96ffb498b0181c6546bf53"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_empty - Return true if there are no instructions using the specified register.  <a href="#a98654f32fd96ffb498b0181c6546bf53">More...</a><br /></td></tr>
<tr class="separator:a98654f32fd96ffb498b0181c6546bf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a0be37f8867dd216462956f3207d457"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4a0be37f8867dd216462956f3207d457">hasOneUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4a0be37f8867dd216462956f3207d457"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneUse - Return true if there is exactly one instruction using the specified register.  <a href="#a4a0be37f8867dd216462956f3207d457">More...</a><br /></td></tr>
<tr class="separator:a4a0be37f8867dd216462956f3207d457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab144d3ebe68e42833265587bf91f7889"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab144d3ebe68e42833265587bf91f7889">use_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab144d3ebe68e42833265587bf91f7889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc02eef5ad3d36de1dd5c4799348b5ee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afc02eef5ad3d36de1dd5c4799348b5ee">use_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:afc02eef5ad3d36de1dd5c4799348b5ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe8abe7fcd341a7f3be4120a6b79c63"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6fe8abe7fcd341a7f3be4120a6b79c63">use_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6fe8abe7fcd341a7f3be4120a6b79c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60a9dd675392e7290cd450d4aabc99d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60a9dd675392e7290cd450d4aabc99d7">use_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a60a9dd675392e7290cd450d4aabc99d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26195c19fad506e63d768d04197d498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac26195c19fad506e63d768d04197d498">use_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac26195c19fad506e63d768d04197d498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6bd4e1c6f44caf846330f094255a378"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab6bd4e1c6f44caf846330f094255a378">use_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ab6bd4e1c6f44caf846330f094255a378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6808b0f3ed9cfc2673de84764c7cb0a6">use_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.  <a href="#a6808b0f3ed9cfc2673de84764c7cb0a6">More...</a><br /></td></tr>
<tr class="separator:a6808b0f3ed9cfc2673de84764c7cb0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae3b0ac9c0aa471a4f05360c8dd596fa2">hasOneNonDBGUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.  <a href="#ae3b0ac9c0aa471a4f05360c8dd596fa2">More...</a><br /></td></tr>
<tr class="separator:ae3b0ac9c0aa471a4f05360c8dd596fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb0a0a2518786aa67a8e98974f49a40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedb0a0a2518786aa67a8e98974f49a40">hasOneNonDBGUser</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aedb0a0a2518786aa67a8e98974f49a40"><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register.  <a href="#aedb0a0a2518786aa67a8e98974f49a40">More...</a><br /></td></tr>
<tr class="separator:aedb0a0a2518786aa67a8e98974f49a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (<a class="el" href="classunsigned.html">unsigned</a> FromReg, <a class="el" href="classunsigned.html">unsigned</a> ToReg)</td></tr>
<tr class="memdesc:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="mdescLeft">&#160;</td><td class="mdescRight">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  <a href="#a0eb653bae4f5a11b4b19a6247fd0021c">More...</a><br /></td></tr>
<tr class="separator:a0eb653bae4f5a11b4b19a6247fd0021c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8940addb370f40defa2763c0da9d3eda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8940addb370f40defa2763c0da9d3eda"><td class="mdescLeft">&#160;</td><td class="mdescRight">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  <a href="#a8940addb370f40defa2763c0da9d3eda">More...</a><br /></td></tr>
<tr class="separator:a8940addb370f40defa2763c0da9d3eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83b7b1113f9f59efaa7ef036dd4cfc1b">getUniqueVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  <a href="#a83b7b1113f9f59efaa7ef036dd4cfc1b">More...</a><br /></td></tr>
<tr class="separator:a83b7b1113f9f59efaa7ef036dd4cfc1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86d8bbbfb8278ba2c26c581e232918d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a86d8bbbfb8278ba2c26c581e232918d0">clearKillFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a86d8bbbfb8278ba2c26c581e232918d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a>.  <a href="#a86d8bbbfb8278ba2c26c581e232918d0">More...</a><br /></td></tr>
<tr class="separator:a86d8bbbfb8278ba2c26c581e232918d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734704e257f859b52021ca205fe43854"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a734704e257f859b52021ca205fe43854">dumpUses</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a734704e257f859b52021ca205fe43854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b344055038c0e8ca5cc37818db8ac62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4b344055038c0e8ca5cc37818db8ac62">isConstantPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a4b344055038c0e8ca5cc37818db8ac62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if PhysReg is unallocatable and constant throughout the function.  <a href="#a4b344055038c0e8ca5cc37818db8ac62">More...</a><br /></td></tr>
<tr class="separator:a4b344055038c0e8ca5cc37818db8ac62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbb43404d392ed21de1ef8c4fd36061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5bbb43404d392ed21de1ef8c4fd36061">isCallerPreservedOrConstPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5bbb43404d392ed21de1ef8c4fd36061"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true.  <a href="#a5bbb43404d392ed21de1ef8c4fd36061">More...</a><br /></td></tr>
<tr class="separator:a5bbb43404d392ed21de1ef8c4fd36061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5307edc71242a67ab7e903b11f63c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d5307edc71242a67ab7e903b11f63c7">getPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8d5307edc71242a67ab7e903b11f63c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an iterator over the pressure sets affected by the given physical or virtual register.  <a href="#a8d5307edc71242a67ab7e903b11f63c7">More...</a><br /></td></tr>
<tr class="separator:a8d5307edc71242a67ab7e903b11f63c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa363afffca4fc13a709673936b47fe33"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa363afffca4fc13a709673936b47fe33"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of the specified virtual register.  <a href="#aa363afffca4fc13a709673936b47fe33">More...</a><br /></td></tr>
<tr class="separator:aa363afffca4fc13a709673936b47fe33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf941f3063f77e3b9cc2c6dad202a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acbf941f3063f77e3b9cc2c6dad202a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet.  <a href="#acbf941f3063f77e3b9cc2c6dad202a87">More...</a><br /></td></tr>
<tr class="separator:acbf941f3063f77e3b9cc2c6dad202a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b80a63a15baed24b80b6a1f2b127f45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a6b80a63a15baed24b80b6a1f2b127f45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class.  <a href="#a6b80a63a15baed24b80b6a1f2b127f45">More...</a><br /></td></tr>
<tr class="separator:a6b80a63a15baed24b80b6a1f2b127f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52921494ed817c48aa6e4bc9cb8d01bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a52921494ed817c48aa6e4bc9cb8d01bf">getRegClassOrRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a52921494ed817c48aa6e4bc9cb8d01bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register bank or register class of <code>Reg</code>.  <a href="#a52921494ed817c48aa6e4bc9cb8d01bf">More...</a><br /></td></tr>
<tr class="separator:a52921494ed817c48aa6e4bc9cb8d01bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc2f27ea446a79159a27f3fb39840847"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr class="memdesc:abc2f27ea446a79159a27f3fb39840847"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegClass - Set the register class of the specified virtual register.  <a href="#abc2f27ea446a79159a27f3fb39840847">More...</a><br /></td></tr>
<tr class="separator:abc2f27ea446a79159a27f3fb39840847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a045d8b89fdced7e84e7fcef52843b087"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087">setRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank)</td></tr>
<tr class="memdesc:a045d8b89fdced7e84e7fcef52843b087"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the register bank to <code>RegBank</code> for <code>Reg</code>.  <a href="#a045d8b89fdced7e84e7fcef52843b087">More...</a><br /></td></tr>
<tr class="separator:a045d8b89fdced7e84e7fcef52843b087"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a777418fff099e9dfdfd83ef6a4c6ab78"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a777418fff099e9dfdfd83ef6a4c6ab78">setRegClassOrRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;RCOrRB)</td></tr>
<tr class="separator:a777418fff099e9dfdfd83ef6a4c6ab78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4312b4757ac75bf9be905acfeefd6838"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:a4312b4757ac75bf9be905acfeefd6838"><td class="mdescLeft">&#160;</td><td class="mdescRight">constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  <a href="#a4312b4757ac75bf9be905acfeefd6838">More...</a><br /></td></tr>
<tr class="separator:a4312b4757ac75bf9be905acfeefd6838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72253aca109632c9c1fd754ae5454a5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a72253aca109632c9c1fd754ae5454a5d">constrainRegAttrs</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> ConstrainingReg, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr class="memdesc:a72253aca109632c9c1fd754ae5454a5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type).  <a href="#a72253aca109632c9c1fd754ae5454a5d">More...</a><br /></td></tr>
<tr class="separator:a72253aca109632c9c1fd754ae5454a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed4564189302ded06c4afe4998796c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">recomputeRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a4ed4564189302ded06c4afe4998796c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg.  <a href="#a4ed4564189302ded06c4afe4998796c6">More...</a><br /></td></tr>
<tr class="separator:a4ed4564189302ded06c4afe4998796c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c77792a06583e0fe7a0379ad94a2809"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5c77792a06583e0fe7a0379ad94a2809">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a5c77792a06583e0fe7a0379ad94a2809"><td class="mdescLeft">&#160;</td><td class="mdescRight">createVirtualRegister - Create and return a new virtual register in the function with the specified register class.  <a href="#a5c77792a06583e0fe7a0379ad94a2809">More...</a><br /></td></tr>
<tr class="separator:a5c77792a06583e0fe7a0379ad94a2809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac27689339b95eeb89bc9e40aa1e394f9">cloneVirtualRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:ac27689339b95eeb89bc9e40aa1e394f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new virtual register in the function with the same attributes as the given register.  <a href="#ac27689339b95eeb89bc9e40aa1e394f9">More...</a><br /></td></tr>
<tr class="separator:ac27689339b95eeb89bc9e40aa1e394f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d82b368180ebfc984ea84c15d7cba51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2d82b368180ebfc984ea84c15d7cba51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register.  <a href="#a2d82b368180ebfc984ea84c15d7cba51">More...</a><br /></td></tr>
<tr class="separator:a2d82b368180ebfc984ea84c15d7cba51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72b0d596bd6f8648e1be951b782ea62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab72b0d596bd6f8648e1be951b782ea62">setType</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty)</td></tr>
<tr class="memdesc:ab72b0d596bd6f8648e1be951b782ea62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the low-level type of <code>VReg</code> to <code>Ty</code>.  <a href="#ab72b0d596bd6f8648e1be951b782ea62">More...</a><br /></td></tr>
<tr class="separator:ab72b0d596bd6f8648e1be951b782ea62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9694f2906cfe1d6d35bbe6742c67dff0">createGenericVirtualRegister</a> (<a class="el" href="classllvm_1_1LLT.html">LLT</a> Ty, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create and return a new generic virtual register with low-level type <code>Ty</code>.  <a href="#a9694f2906cfe1d6d35bbe6742c67dff0">More...</a><br /></td></tr>
<tr class="separator:a9694f2906cfe1d6d35bbe6742c67dff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d53825c081045b4e59ed65576130ec"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a99d53825c081045b4e59ed65576130ec">clearVirtRegTypes</a> ()</td></tr>
<tr class="memdesc:a99d53825c081045b4e59ed65576130ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers).  <a href="#a99d53825c081045b4e59ed65576130ec">More...</a><br /></td></tr>
<tr class="separator:a99d53825c081045b4e59ed65576130ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe7178771a2d20bb0f7c7cb554daa57a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe7178771a2d20bb0f7c7cb554daa57a">createIncompleteVirtualRegister</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>=&quot;&quot;)</td></tr>
<tr class="memdesc:abe7178771a2d20bb0f7c7cb554daa57a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Creates a new virtual register that has no register class, register bank or size assigned yet.  <a href="#abe7178771a2d20bb0f7c7cb554daa57a">More...</a><br /></td></tr>
<tr class="separator:abe7178771a2d20bb0f7c7cb554daa57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae73582bbbc71758dcac70cd8c56210e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ae73582bbbc71758dcac70cd8c56210e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumVirtRegs - Return the number of virtual registers created.  <a href="#ae73582bbbc71758dcac70cd8c56210e4">More...</a><br /></td></tr>
<tr class="separator:ae73582bbbc71758dcac70cd8c56210e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e403e3e1f758b87c25302090c96c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr class="memdesc:a7e2e403e3e1f758b87c25302090c96c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="#a7e2e403e3e1f758b87c25302090c96c2">More...</a><br /></td></tr>
<tr class="separator:a7e2e403e3e1f758b87c25302090c96c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegAllocationHint - Specify a register allocation hint for the specified virtual register.  <a href="#a60b5a4a9be5a9b436a0be6edf036bbe3">More...</a><br /></td></tr>
<tr class="separator:a60b5a4a9be5a9b436a0be6edf036bbe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff8c24566f38978fcc22e831bf96a2cb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aff8c24566f38978fcc22e831bf96a2cb">addRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:aff8c24566f38978fcc22e831bf96a2cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">addRegAllocationHint - Add a register allocation hint to the hints vector for VReg.  <a href="#aff8c24566f38978fcc22e831bf96a2cb">More...</a><br /></td></tr>
<tr class="separator:aff8c24566f38978fcc22e831bf96a2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad309c94beeccfc4057dbb1cf0e9b52f8">setSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr class="memdesc:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specify the preferred (target independent) register allocation hint for the specified virtual register.  <a href="#ad309c94beeccfc4057dbb1cf0e9b52f8">More...</a><br /></td></tr>
<tr class="separator:ad309c94beeccfc4057dbb1cf0e9b52f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81fd0dc0cbc3134b6d267fe5d471f8fa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a81fd0dc0cbc3134b6d267fe5d471f8fa">clearSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg)</td></tr>
<tr class="separator:a81fd0dc0cbc3134b6d267fe5d471f8fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5721f23077cefcde736c7e4d5e87990a"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5721f23077cefcde736c7e4d5e87990a">getRegAllocationHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5721f23077cefcde736c7e4d5e87990a"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHint - Return the register allocation hint for the specified virtual register.  <a href="#a5721f23077cefcde736c7e4d5e87990a">More...</a><br /></td></tr>
<tr class="separator:a5721f23077cefcde736c7e4d5e87990a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a021a3cabd072c6984bf30b0f8a3fc0a6">getSimpleHint</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.  <a href="#a021a3cabd072c6984bf30b0f8a3fc0a6">More...</a><br /></td></tr>
<tr class="separator:a021a3cabd072c6984bf30b0f8a3fc0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc9762f2b944a0b60de5740eba7b2fb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, 4 &gt; &gt; &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">getRegAllocationHints</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:abcc9762f2b944a0b60de5740eba7b2fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.  <a href="#abcc9762f2b944a0b60de5740eba7b2fb">More...</a><br /></td></tr>
<tr class="separator:abcc9762f2b944a0b60de5740eba7b2fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af09e7e49f709b8daeda7e77037aa4ccb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af09e7e49f709b8daeda7e77037aa4ccb">markUsesInDebugValueAsUndef</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af09e7e49f709b8daeda7e77037aa4ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis.  <a href="#af09e7e49f709b8daeda7e77037aa4ccb">More...</a><br /></td></tr>
<tr class="separator:af09e7e49f709b8daeda7e77037aa4ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa16cb155875107e5dea9ef78bbc244bd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa16cb155875107e5dea9ef78bbc244bd">updateDbgUsersToReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; <a class="el" href="IVUsers_8cpp.html#a4e5b9edb51eec9dbca592075eb64dfcb">Users</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa16cb155875107e5dea9ef78bbc244bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">updateDbgUsersToReg - Update a collection of DBG_VALUE instructions to refer to the designated register.  <a href="#aa16cb155875107e5dea9ef78bbc244bd">More...</a><br /></td></tr>
<tr class="separator:aa16cb155875107e5dea9ef78bbc244bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3f4e7e42c7fa8e740ea609860a881aa2">isPhysRegModified</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg, <a class="el" href="classbool.html">bool</a> SkipNoReturnDef=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified in this function.  <a href="#a3f4e7e42c7fa8e740ea609860a881aa2">More...</a><br /></td></tr>
<tr class="separator:a3f4e7e42c7fa8e740ea609860a881aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9edbca092a4412142216b59cfc3461"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed9edbca092a4412142216b59cfc3461">isPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aed9edbca092a4412142216b59cfc3461"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the specified register is modified or read in this function.  <a href="#aed9edbca092a4412142216b59cfc3461">More...</a><br /></td></tr>
<tr class="separator:aed9edbca092a4412142216b59cfc3461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac386aa863d0dc665f4b7da757f60054b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *RegMask)</td></tr>
<tr class="memdesc:ac386aa863d0dc665f4b7da757f60054b"><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.  <a href="#ac386aa863d0dc665f4b7da757f60054b">More...</a><br /></td></tr>
<tr class="separator:ac386aa863d0dc665f4b7da757f60054b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a243bb1ee52bc86198096da5bb1e6de0b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a243bb1ee52bc86198096da5bb1e6de0b">getUsedPhysRegsMask</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a243bb1ee52bc86198096da5bb1e6de0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad32d5b4fe86449641427a131c27c03f7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr class="memdesc:ad32d5b4fe86449641427a131c27c03f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.  <a href="#ad32d5b4fe86449641427a131c27c03f7">More...</a><br /></td></tr>
<tr class="separator:ad32d5b4fe86449641427a131c27c03f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="mdescLeft">&#160;</td><td class="mdescRight">reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant.  <a href="#a5ecfe2828dd348fc0b23c8d1d73c4b75">More...</a><br /></td></tr>
<tr class="separator:a5ecfe2828dd348fc0b23c8d1d73c4b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad98fe80b4fa4b8dd783fe5c5f398afc2">canReserveReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">canReserveReg - Returns true if PhysReg can be used as a reserved register.  <a href="#ad98fe80b4fa4b8dd783fe5c5f398afc2">More...</a><br /></td></tr>
<tr class="separator:ad98fe80b4fa4b8dd783fe5c5f398afc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2147d9005c53d827be55ae88f2395611"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a2147d9005c53d827be55ae88f2395611"><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a reference to the frozen set of reserved registers.  <a href="#a2147d9005c53d827be55ae88f2395611">More...</a><br /></td></tr>
<tr class="separator:a2147d9005c53d827be55ae88f2395611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e932ae6f5e4f886aac63b679f94f305"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a7e932ae6f5e4f886aac63b679f94f305"><td class="mdescLeft">&#160;</td><td class="mdescRight">isReserved - Returns true when PhysReg is a reserved register.  <a href="#a7e932ae6f5e4f886aac63b679f94f305">More...</a><br /></td></tr>
<tr class="separator:a7e932ae6f5e4f886aac63b679f94f305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada7de8e2cf4949a58445f955d4d98caa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a> (<a class="el" href="classunsigned.html">unsigned</a> Unit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ada7de8e2cf4949a58445f955d4d98caa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true when the given register unit is considered reserved.  <a href="#ada7de8e2cf4949a58445f955d4d98caa">More...</a><br /></td></tr>
<tr class="separator:ada7de8e2cf4949a58445f955d4d98caa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c52645cdf8bf296f62276354ddffad1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8c52645cdf8bf296f62276354ddffad1">isAllocatable</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8c52645cdf8bf296f62276354ddffad1"><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.  <a href="#a8c52645cdf8bf296f62276354ddffad1">More...</a><br /></td></tr>
<tr class="separator:a8c52645cdf8bf296f62276354ddffad1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741035a378541c4f5b78ba3b73d86633"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> vreg=0)</td></tr>
<tr class="memdesc:a741035a378541c4f5b78ba3b73d86633"><td class="mdescLeft">&#160;</td><td class="mdescRight">addLiveIn - Add the specified register as a live-in.  <a href="#a741035a378541c4f5b78ba3b73d86633">More...</a><br /></td></tr>
<tr class="separator:a741035a378541c4f5b78ba3b73d86633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade38103c28d56389d7848497aae70bba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ade38103c28d56389d7848497aae70bba">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ade38103c28d56389d7848497aae70bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5c135f0c45228e88b1927c069fc1d88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa5c135f0c45228e88b1927c069fc1d88">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5c135f0c45228e88b1927c069fc1d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9eecf2b6aa6f212610a87813955328"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1c9eecf2b6aa6f212610a87813955328">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1c9eecf2b6aa6f212610a87813955328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc12f1cf49861a3e232070bf493ad54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aebc12f1cf49861a3e232070bf493ad54">liveins</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aebc12f1cf49861a3e232070bf493ad54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a466ce899b4682c8608c399ad215da282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a466ce899b4682c8608c399ad215da282">isLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a466ce899b4682c8608c399ad215da282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1844ba886f473d14ebcf4788d6bd37d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1844ba886f473d14ebcf4788d6bd37d1">getLiveInPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a1844ba886f473d14ebcf4788d6bd37d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.  <a href="#a1844ba886f473d14ebcf4788d6bd37d1">More...</a><br /></td></tr>
<tr class="separator:a1844ba886f473d14ebcf4788d6bd37d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdef738c41b02f8f089b8774974eb0cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afdef738c41b02f8f089b8774974eb0cb">getLiveInVirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:afdef738c41b02f8f089b8774974eb0cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register.  <a href="#afdef738c41b02f8f089b8774974eb0cb">More...</a><br /></td></tr>
<tr class="separator:afdef738c41b02f8f089b8774974eb0cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr class="memdesc:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.  <a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">More...</a><br /></td></tr>
<tr class="separator:a44ddc08d3e0ee02a2a8fb36fb4c8ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>.  <a href="#a35cdf8b9e0c19566eb24b080a04b7b35">More...</a><br /></td></tr>
<tr class="separator:a35cdf8b9e0c19566eb24b080a04b7b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr class="separator:a1d8edf72c1d3e14e4d2396b98e07ad72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr class="separator:a45911f3aacb9b7ea62d1fa8fc8180039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab05bea8bf7513acba82ca339c74de2de"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr class="separator:ab05bea8bf7513acba82ca339c74de2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a728707da8d5c6832316ff91231f3c2ef"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr class="separator:a728707da8d5c6832316ff91231f3c2ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:a29a1144eb9d753b6b682a933aa3f8f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94275a1edd38ff90ce524665a268d71e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:a94275a1edd38ff90ce524665a268d71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa21b132afc12ed3cead7a879506f277a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr class="separator:aa21b132afc12ed3cead7a879506f277a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr class="separator:a54dd0a5ebf7dbe5aab5fe51979356645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr class="separator:a595a7a24c293a79d1f19a3ae2337bb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8347c6938efe4d9a4426b92ef57851e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr class="separator:ac8347c6938efe4d9a4426b92ef57851e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a73104304bf1f9d344ad495283561b5"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr class="separator:a7a73104304bf1f9d344ad495283561b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d9cb3eb3b146477bb4a708a246607be"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr class="separator:a6d9cb3eb3b146477bb4a708a246607be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a355ba266da19094cc0948311c431768e"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr class="separator:a355ba266da19094cc0948311c431768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr class="separator:afb1fd76e39ba4dfa2c428df88bbc82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc6af82327a6f208f586e90cc48dbed"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr class="separator:aacc6af82327a6f208f586e90cc48dbed"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="friends"></a>
Friends</h2></td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6aee9b8f6b0a4a4c26901e271fa6dfa7">defusechain_iterator</a></td></tr>
<tr class="separator:a6aee9b8f6b0a4a4c26901e271fa6dfa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplParams" colspan="2">template&lt;bool , bool , bool , bool , bool , bool &gt; </td></tr>
<tr class="memitem:a3b000c853733de927f22652f954eca68"><td class="memTemplItemLeft" align="right" valign="top">class&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3b000c853733de927f22652f954eca68">defusechain_instr_iterator</a></td></tr>
<tr class="separator:a3b000c853733de927f22652f954eca68"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. ">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00052">52</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a id="a0123573fe275c10b05854230317a3cf9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0123573fe275c10b05854230317a3cf9">&#9670;&nbsp;</a></span>def_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">llvm::MachineRegisterInfo::def_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00412">412</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a1f79efa184c5ee606e291c818e223561"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f79efa184c5ee606e291c818e223561">&#9670;&nbsp;</a></span>def_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">llvm::MachineRegisterInfo::def_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00396">396</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a5af36ddc8f223c0df75cab0afc9f3be5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5af36ddc8f223c0df75cab0afc9f3be5">&#9670;&nbsp;</a></span>def_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">llvm::MachineRegisterInfo::def_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00383">383</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab108abebfb89a6a71dbdd9178da60bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab108abebfb89a6a71dbdd9178da60bb0">&#9670;&nbsp;</a></span>livein_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">llvm::MachineRegisterInfo::livein_iterator</a> =  std::vector&lt;std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>,<a class="el" href="classunsigned.html">unsigned</a>&gt; &gt;::<a class="el" href="classSymbolMapType_1_1const__iterator.html">const_iterator</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00933">933</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a78c8ef80a42dc5b502a59d0589f33174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c8ef80a42dc5b502a59d0589f33174">&#9670;&nbsp;</a></span>reg_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">llvm::MachineRegisterInfo::reg_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00309">309</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a03fc575960a7a7fcc9050082175a41e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03fc575960a7a7fcc9050082175a41e6">&#9670;&nbsp;</a></span>reg_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00362">362</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aee910bfb3cde58b0b8834643db86dbdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee910bfb3cde58b0b8834643db86dbdd">&#9670;&nbsp;</a></span>reg_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">llvm::MachineRegisterInfo::reg_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00293">293</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a373997aa28d573f4b0261825d7b35dae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a373997aa28d573f4b0261825d7b35dae">&#9670;&nbsp;</a></span>reg_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00345">345</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9ad833072520047643998c0086c06d54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad833072520047643998c0086c06d54">&#9670;&nbsp;</a></span>reg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">llvm::MachineRegisterInfo::reg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00280">280</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a9e21e988464268f39bf33577a0e6338d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e21e988464268f39bf33577a0e6338d">&#9670;&nbsp;</a></span>reg_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">llvm::MachineRegisterInfo::reg_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00328">328</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a7161ee1354698f61aac698061dfb162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7161ee1354698f61aac698061dfb162b">&#9670;&nbsp;</a></span>use_bundle_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">llvm::MachineRegisterInfo::use_bundle_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00482">482</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a780eeaf8400eefb448708024e0e88f4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a780eeaf8400eefb448708024e0e88f4d">&#9670;&nbsp;</a></span>use_bundle_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00544">544</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="aaf20ba00cf60393b0507754bc8ceb1c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf20ba00cf60393b0507754bc8ceb1c7">&#9670;&nbsp;</a></span>use_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">llvm::MachineRegisterInfo::use_instr_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00466">466</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ac659520ff7ad7ccab5c4eab4eaf1f078"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac659520ff7ad7ccab5c4eab4eaf1f078">&#9670;&nbsp;</a></span>use_instr_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00527">527</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a67006003227c154cbadfb7d8350dfc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67006003227c154cbadfb7d8350dfc95">&#9670;&nbsp;</a></span>use_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">llvm::MachineRegisterInfo::use_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">453</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="ab42af5458dfaa5dcd5ca474495e6710e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab42af5458dfaa5dcd5ca474495e6710e">&#9670;&nbsp;</a></span>use_nodbg_iterator</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">llvm::MachineRegisterInfo::use_nodbg_iterator</a> =  <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>, <a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00510">510</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a3e736a38ebafb662ddd8645d83a1d534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e736a38ebafb662ddd8645d83a1d534">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCRegisterInfo_8h_source.html#l00484">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00371">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<a id="ac451b8ac7ac62bfe24225bfddeb35943"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac451b8ac7ac62bfe24225bfddeb35943">&#9670;&nbsp;</a></span>MachineRegisterInfo() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">llvm::MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a741035a378541c4f5b78ba3b73d86633"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741035a378541c4f5b78ba3b73d86633">&#9670;&nbsp;</a></span>addLiveIn()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addLiveIn - Add the specified register as a live-in. </p>
<p>Note that it is an error to add the same register to the same set more than once. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00926">926</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01257">addLiveIn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00385">allocateHSAUserSGPRs()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00561">AnalyzeReturnValues()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00140">buildEpilogReload()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00641">callingConvSupported()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00369">CC_Lanai32_VarArg()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01821">CC_RISCV_FastCC()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00392">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01830">llvm::AMDGPULegalizerInfo::getLiveInRegister()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00055">llvm::MipsCallLowering::MipsHandler::handle()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="ARCISelLowering_8cpp_source.html#l00370">lowerCallResult()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01061">LowerCallResult()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00745">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01324">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00383">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00190">llvm::BPFTargetLowering::LowerOperation()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00502">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01782">unpackF64OnRV32DSoftABI()</a>, and <a class="el" href="RISCVISelLowering_8cpp_source.html#l01699">unpackFromRegLoc()</a>.</p>

</div>
</div>
<a id="ac386aa863d0dc665f4b7da757f60054b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac386aa863d0dc665f4b7da757f60054b">&#9670;&nbsp;</a></span>addPhysRegsUsedFromRegMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classuint32__t.html">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </p>
<p>This corresponds to the bit mask attached to register mask operands. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00848">848</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00787">llvm::BitVector::setBitsNotInMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00583">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="aff8c24566f38978fcc22e831bf96a2cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff8c24566f38978fcc22e831bf96a2cb">&#9670;&nbsp;</a></span>addRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::addRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>addRegAllocationHint - Add a register allocation hint to the hints vector for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00771">771</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2">&#9670;&nbsp;</a></span>addRegOperandToUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::addRegOperandToUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">265</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::isDef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00102">llvm::MachineInstr::addImplicitDefUseOperands()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00199">llvm::MachineInstr::addOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00234">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00099">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="ad98fe80b4fa4b8dd783fe5c5f398afc2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad98fe80b4fa4b8dd783fe5c5f398afc2">&#9670;&nbsp;</a></span>canReserveReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::canReserveReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> is called. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00879">879</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00872">reservedRegsFrozen()</a>, and <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00294">llvm::MipsRegisterInfo::canRealignStack()</a>, <a class="el" href="X86RegisterInfo_8cpp_source.html#l00650">llvm::X86RegisterInfo::canRealignStack()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00416">llvm::ARMBaseRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a id="a86d8bbbfb8278ba2c26c581e232918d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86d8bbbfb8278ba2c26c581e232918d0">&#9670;&nbsp;</a></span>clearKillFlags()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearKillFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a>. </p>
<p>This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00437">437</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00983">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00756">insertPHI()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00539">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03120">isDefInSubRange()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04411">loadSRsrcFromVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a81fd0dc0cbc3134b6d267fe5d471f8fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81fd0dc0cbc3134b6d267fe5d471f8fa">&#9670;&nbsp;</a></span>clearSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::clearSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00782">782</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, and <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>.</p>

<p class="reference">Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a7e2e403e3e1f758b87c25302090c96c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2e403e3e1f758b87c25302090c96c2">&#9670;&nbsp;</a></span>clearVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">202</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00083">llvm::Register::index2VirtReg()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00375">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01776">llvm::SIInstrInfo::insertIndirectBranch()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00752">llvm::scavengeFrameVirtualRegs()</a>.</p>

</div>
</div>
<a id="a99d53825c081045b4e59ed65576130ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99d53825c081045b4e59ed65576130ec">&#9670;&nbsp;</a></span>clearVirtRegTypes()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::clearVirtRegTypes </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00199">199</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, and <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ac27689339b95eeb89bc9e40aa1e394f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac27689339b95eeb89bc9e40aa1e394f9">&#9670;&nbsp;</a></span>cloneVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::cloneVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new virtual register in the function with the same attributes as the given register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">172</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00170">llvm::CombinerHelper::applyCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00277">llvm::CombinerHelper::applyCombineShuffleVector()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>.</p>

</div>
</div>
<a id="a72253aca109632c9c1fd754ae5454a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72253aca109632c9c1fd754ae5454a5d">&#9670;&nbsp;</a></span>constrainRegAttrs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::constrainRegAttrs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ConstrainingReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Constrain the register class or the register bank of the virtual register <code>Reg</code> (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type). </p>
<p>Do nothing if any of the attributes (classes, banks, or low-level types) of the registers are deemed incompatible, or if the resulting register will have a class smaller than before and of size less than <code>MinNumRegs</code>. Return true if such register attributes exist, false otherwise.</p>
<dl class="section note"><dt>Note</dt><dd><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> this method instead of constrainRegClass and <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC. ">RegisterBankInfo::constrainGenericRegister</a> everywhere but <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> ISel / <a class="el" href="classllvm_1_1FastISel.html" title="This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...">FastISel</a> and GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions...">InstructionSelect</a> pass respectively. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">getRegClassOrRegBank()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00089">llvm::LLT::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00042">llvm::CombinerHelper::replaceRegWith()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>.</p>

</div>
</div>
<a id="a4312b4757ac75bf9be905acfeefd6838"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4312b4757ac75bf9be905acfeefd6838">&#9670;&nbsp;</a></span>constrainRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * MachineRegisterInfo::constrainRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. </p>
<p>Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</p>
<dl class="section note"><dt>Note</dt><dd>Assumes that the register has a register class assigned. <a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC. ">RegisterBankInfo::constrainGenericRegister</a> in GlobalISel's <a class="el" href="classllvm_1_1InstructionSelect.html" title="This pass is responsible for selecting generic machine instructions to target-specific instructions...">InstructionSelect</a> pass and constrainRegAttrs in every other pass, including non-select passes of GlobalISel, instead. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">85</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00493">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="FastISel_8cpp_source.html#l02023">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00892">llvm::X86InstrInfo::convertToThreeAddress()</a>, <a class="el" href="FastISel_8cpp_source.html#l02230">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06598">llvm::SIInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04168">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04321">genMaddR()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00316">getRegsUsedByPHIs()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00539">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00566">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00435">insertUndefLaneMask()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02986">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01180">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00407">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01249">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00630">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02231">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01270">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00473">llvm::rewriteT2FrameIndex()</a>, <a class="el" href="UnreachableBlockElim_8cpp_source.html#l00070">llvm::UnreachableBlockElimPass::run()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02844">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l04628">updateOperandRegConstraints()</a>.</p>

</div>
</div>
<a id="a9694f2906cfe1d6d35bbe6742c67dff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9694f2906cfe1d6d35bbe6742c67dff0">&#9670;&nbsp;</a></span>createGenericVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createGenericVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Create and return a new generic virtual register with low-level type <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">188</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64CallLowering_8cpp_source.html#l00051">llvm::AArch64CallLowering::AArch64CallLowering()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00385">allocateHSAUserSGPRs()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00149">llvm::AMDGPUCallLowering::AMDGPUCallLowering()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01618">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">llvm::MachineIRBuilder::buildSequence()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00698">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00175">getGCDType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01830">llvm::AMDGPULegalizerInfo::getLiveInRegister()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00181">llvm::CallLowering::handleAssignments()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00055">isSupportedType()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02129">llvm::AMDGPULegalizerInfo::legalizeFDIV64()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00083">llvm::LegalizerHelper::legalizeInstrStep()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00355">llvm::MipsLegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="MipsCallLowering_8cpp_source.html#l00537">llvm::MipsCallLowering::lowerCall()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00225">llvm::MachineIRBuilder::materializePtrAdd()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="CallLowering_8cpp_source.html#l00130">llvm::CallLowering::packRegs()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00218">unpackRegsToOrigType()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="abe7178771a2d20bb0f7c7cb554daa57a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7178771a2d20bb0f7c7cb554daa57a">&#9670;&nbsp;</a></span>createIncompleteVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::createIncompleteVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Creates a new virtual register that has no register class, register bank or size assigned yet. </p>
<p>This is only allowed to be used temporarily while constructing machine instructions. Most operations are undefined on an incomplete register until one of <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847" title="setRegClass - Set the register class of the specified virtual register. ">setRegClass()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a045d8b89fdced7e84e7fcef52843b087" title="Set the register bank to RegBank for Reg. ">setRegBank()</a> or setSize() has been called on it. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">146</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="Register_8h_source.html#l00083">llvm::Register::index2VirtReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">insertVRegByName()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">createVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="MIParser_8cpp_source.html#l00324">llvm::PerFunctionMIParsingState::getVRegInfo()</a>, and <a class="el" href="MIParser_8cpp_source.html#l00335">llvm::PerFunctionMIParsingState::getVRegInfoNamed()</a>.</p>

</div>
</div>
<a id="a5c77792a06583e0fe7a0379ad94a2809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c77792a06583e0fe7a0379ad94a2809">&#9670;&nbsp;</a></span>createVirtualRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> MachineRegisterInfo::createVirtualRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em> = <code>&quot;&quot;</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">158</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00114">llvm::TargetRegisterClass::isAllocatable()</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineIRBuilder_8h_source.html#l00074">llvm::DstOp::addDefToMIB()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00493">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01257">addLiveIn()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00230">allPhiOperandsUndefined()</a>, <a class="el" href="AVRISelLowering_8cpp_source.html#l01026">llvm::analyzeArguments()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l00561">AnalyzeReturnValues()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01461">llvm::HexagonFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03861">llvm::SIInstrInfo::buildExtractSubReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00641">callingConvSupported()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="LanaiISelLowering_8cpp_source.html#l00369">CC_Lanai32_VarArg()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01821">CC_RISCV_FastCC()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l03325">llvm::AArch64TargetLowering::CCAssignFnForReturn()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01073">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00030">llvm::constrainRegToClass()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l02625">containsNewBackedge()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00098">convertImplicitDefToConstZero()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06074">llvm::SIInstrInfo::convertNonUniformIfRegion()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06099">llvm::SIInstrInfo::convertNonUniformLoopRegion()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00115">llvm::SwiftErrorValueTracking::createEntriesInEntryBlock()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00428">createLaneMaskReg()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30720">createPHIsForCMOVsInSinkBB()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06791">createPHIsForSelects()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00357">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l02019">llvm::FastISel::createResultReg()</a>, <a class="el" href="SIAddIMGInit_8cpp_source.html#l00060">llvm::createSIAddIMGInitPass()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01985">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="RISCVRegisterInfo_8cpp_source.html#l00106">llvm::RISCVRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00450">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00256">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00448">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l01012">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00749">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10618">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l11072">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10930">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03121">llvm::SITargetLowering::emitGWSMemViolTestLoop()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03395">emitIndirectSrc()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10543">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01295">llvm::MipsTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03586">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l32221">llvm::X86TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03170">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04328">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10736">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l10112">emitPostSt()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00401">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00108">llvm::RISCVFrameLowering::emitPrologue()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01101">emitReadCycleWidePseudo()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01426">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00124">emitThumbRegPlusImmInReg()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30234">emitXBegin()</a>, <a class="el" href="WebAssemblyLateEHPrepare_8cpp_source.html#l00087">eraseDeadBBsAndChildren()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01573">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04481">extractRsrcPtr()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04049">findIntrinsicID()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l08047">findMatchingInlineAsmOperand()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l01343">fixupRegionExits()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06726">forceReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04357">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04242">genNeg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06198">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="ARMISelDAGToDAG_8cpp_source.html#l04602">getARClassRegisterMask()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00525">llvm::FunctionLoweringInfo::getCatchPadExceptionPointerVReg()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01025">getDSShaderTypeValue()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l17433">llvm::ARMTargetLowering::getExceptionSelectorRegister()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00047">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="LanaiMachineFunctionInfo_8cpp_source.html#l00015">llvm::LanaiMachineFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00471">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06015">llvm::X86InstrInfo::getGlobalBaseReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="MipsSERegisterInfo_8cpp_source.html#l00129">getLoadStoreOffsetAlign()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="ARCExpandPseudos_8cpp_source.html#l00046">getMappedOp()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00026">llvm::SwiftErrorValueTracking::getOrCreateVReg()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00050">llvm::SwiftErrorValueTracking::getOrCreateVRegDefAt()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00216">getRegClassFromGRPhysReg()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l07943">GetRegistersForValue()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00316">getRegsUsedByPHIs()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31359">getRetpolineSymbol()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l07772">llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00531">llvm::BPFTargetLowering::getTargetNodeName()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00035">llvm::RISCVFrameLowering::hasBP()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00062">llvm::MipsFunctionInfo::initGlobalBaseReg()</a>, <a class="el" href="AArch64SIMDInstrOpt_8cpp_source.html#l00210">INITIALIZE_PASS()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00500">llvm::X86FrameLowering::inlineStackProbe()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01992">llvm::SITargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="AArch64ISelLowering_8cpp_source.html#l13307">llvm::AArch64TargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l15354">llvm::PPCTargetLowering::insertCopiesSplitCSR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00947">llvm::SIInstrInfo::insertEQ()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00375">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01776">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00960">llvm::SIInstrInfo::insertNE()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00116">InsertNewDef()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00756">insertPHI()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00566">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02166">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l02278">isFunctionEntryBlock()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00264">isIdentityValue()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l47212">llvm::X86TargetLowering::isIntDivCheap()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02089">isStackPtrRelative()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04281">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04021">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04133">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03833">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10297">llvm::SITargetLowering::legalizeTargetIndependentNode()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00603">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03276">loadM0FromVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01180">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04411">loadSRsrcFromVGPR()</a>, <a class="el" href="ARCISelLowering_8cpp_source.html#l00370">lowerCallResult()</a>, <a class="el" href="XCoreISelLowering_8cpp_source.html#l01061">LowerCallResult()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00839">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00730">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00687">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00642">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00493">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00745">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l01324">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00383">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00344">LowerFPToInt()</a>, <a class="el" href="BPFISelLowering_8cpp_source.html#l00190">llvm::BPFTargetLowering::LowerOperation()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00291">llvm::AMDGPUCallLowering::lowerReturn()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l02269">llvm::SITargetLowering::LowerReturn()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00915">llvm::PPCRegisterInfo::lowerVRSAVERestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00889">llvm::PPCRegisterInfo::lowerVRSAVESpilling()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00342">llvm::SIRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00060">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00596">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00483">moveForSingleUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00164">llvm::RISCVInstrInfo::movImm()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="ScheduleDAGSDNodes_8cpp_source.html#l00760">ProcessSourceNode()</a>, <a class="el" href="SwiftErrorValueTracking_8cpp_source.html#l00147">llvm::SwiftErrorValueTracking::propagateVRegs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04220">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00772">llvm::TargetInstrInfo::reassociateOps()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00528">rematerializeCheapDef()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l09420">llvm::ARMTargetLowering::ReplaceNodeResults()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00195">llvm::MachinePipeliner::runOnMachineFunction()</a>, <a class="el" href="AVRFrameLowering_8cpp_source.html#l00501">llvm::AVRDynAllocaSR::runOnMachineFunction()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01769">llvm::AMDGPUInstructionSelector::select()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00670">selectCopy()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03338">setM0ToIndexFromSGPR()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01300">shouldUseAndMask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01050">llvm::SIInstrInfo::storeRegToStackSlot()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l09564">tryToElideArgumentCopy()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01782">unpackF64OnRV32DSoftABI()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l03531">UnpackFromArgumentSlot()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l01699">unpackFromRegLoc()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>.</p>

</div>
</div>
<a id="ada584bbca3ecf7eda9a0777665ad1401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada584bbca3ecf7eda9a0777665ad1401">&#9670;&nbsp;</a></span>def_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">384</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00469">isKilled()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00444">MustSaveLR()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>, and <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00586">llvm::MachineTraceMetrics::Ensemble::verify()</a>.</p>

</div>
</div>
<a id="aedd0ab6802e5324f233f8ce78f1b285d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedd0ab6802e5324f233f8ce78f1b285d">&#9670;&nbsp;</a></span>def_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">413</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">def_bundles()</a>.</p>

</div>
</div>
<a id="a595a7a24c293a79d1f19a3ae2337bb49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595a7a24c293a79d1f19a3ae2337bb49">&#9670;&nbsp;</a></span>def_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a> llvm::MachineRegisterInfo::def_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">416</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">def_bundles()</a>.</p>

</div>
</div>
<a id="ab08cf287735ad25dc812b12a6cb36c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab08cf287735ad25dc812b12a6cb36c94">&#9670;&nbsp;</a></span>def_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0123573fe275c10b05854230317a3cf9">def_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::def_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00420">420</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00413">def_bundle_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00416">def_bundle_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>.</p>

</div>
</div>
<a id="a7d0764332d0d09b2fe5ef6719865e5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d0764332d0d09b2fe5ef6719865e5ae">&#9670;&nbsp;</a></span>def_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::def_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">426</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00085">isCallableFunction()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00315">isSSA()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05229">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00722">llvm::MachineOperand::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00153">llvm::printRegClassOrBank()</a>, and <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="aa21b132afc12ed3cead7a879506f277a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa21b132afc12ed3cead7a879506f277a">&#9670;&nbsp;</a></span>def_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a> llvm::MachineRegisterInfo::def_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">387</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00469">isKilled()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00444">MustSaveLR()</a>, and <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>.</p>

</div>
</div>
<a id="ab0fae869007b900fbe4275983eda693f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0fae869007b900fbe4275983eda693f">&#9670;&nbsp;</a></span>def_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">397</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">getVRegDef()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00308">isDefBetween()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00466">regIsPICBase()</a>, and <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="a54dd0a5ebf7dbe5aab5fe51979356645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54dd0a5ebf7dbe5aab5fe51979356645">&#9670;&nbsp;</a></span>def_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a> llvm::MachineRegisterInfo::def_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">400</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">getVRegDef()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l00308">isDefBetween()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l00466">regIsPICBase()</a>.</p>

</div>
</div>
<a id="a1296be6b320f6245df7185e7f83bfc32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1296be6b320f6245df7185e7f83bfc32">&#9670;&nbsp;</a></span>def_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1f79efa184c5ee606e291c818e223561">def_instr_iterator</a>&gt; llvm::MachineRegisterInfo::def_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00405">405</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01101">getOtherVRegDef()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00343">getSingleDef()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00422">hoistAndMergeSGPRInits()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, and <a class="el" href="PHIElimination_8cpp_source.html#l00221">isImplicitlyDefined()</a>.</p>

</div>
</div>
<a id="a496c6cc53735fa707c7e3d40d8596bc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a496c6cc53735fa707c7e3d40d8596bc7">&#9670;&nbsp;</a></span>def_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5af36ddc8f223c0df75cab0afc9f3be5">def_iterator</a>&gt; llvm::MachineRegisterInfo::def_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00389">389</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>, and <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00147">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00312">findSingleRegDef()</a>, and <a class="el" href="RegAllocGreedy_8cpp_source.html#l02512">hasTiedDef()</a>.</p>

</div>
</div>
<a id="a0a7c9335c5112fe5667eb2ad081175e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a7c9335c5112fe5667eb2ad081175e0">&#9670;&nbsp;</a></span>disableCalleeSavedRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::disableCalleeSavedRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disables the register from the list of CSRs. </p>
<p>I.e. the register will not appear as part of the CSR mask. </p><dl class="section see"><dt>See also</dt><dd>UpdatedCalleeSavedRegs. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">613</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="namespacellvm_1_1sys_1_1fs.html#a921e0b01f22f9a37012450f9b5f0ccb7">llvm::sys::fs::remove()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, and <a class="el" href="X86ISelLowering_8cpp_source.html#l02612">Passv64i1ArgInRegs()</a>.</p>

</div>
</div>
<a id="a734704e257f859b52021ca205fe43854"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a734704e257f859b52021ca205fe43854">&#9670;&nbsp;</a></span>dumpUses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a> void MachineRegisterInfo::dumpUses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00507">507</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">&#9670;&nbsp;</a></span>EmitLiveInCopies()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::EmitLiveInCopies </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00470">470</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00315">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00044">llvm::MCInstrInfo::get()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00221">second</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">liveins()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ad32d5b4fe86449641427a131c27c03f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad32d5b4fe86449641427a131c27c03f7">&#9670;&nbsp;</a></span>freezeReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::freezeReservedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">513</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00484">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00169">llvm::BitVector::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetLoweringBase_8cpp_source.html#l02005">llvm::TargetLoweringBase::finalizeLowering()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00852">getUsedPhysRegsMask()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="MachineOutliner_8cpp_source.html#l00950">INITIALIZE_PASS()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00394">llvm::MIRParserImpl::initializeMachineFunction()</a>, and <a class="el" href="RegAllocPBQP_8cpp_source.html#l00782">normalizePBQPSpillWeight()</a>.</p>

</div>
</div>
<a id="a8ae9c5d17b40aa7be0189dd4f12dc315"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ae9c5d17b40aa7be0189dd4f12dc315">&#9670;&nbsp;</a></span>getCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> * MachineRegisterInfo::getCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns list of callee saved registers. </p>
<p>The function returns the updated CSR list (after taking into account registers that are disabled from the CSR list). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00637">637</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6801a273e861350b84268644b09a4783">llvm::TargetRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LivePhysRegs_8cpp_source.html#l00172">addCalleeSavedRegs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00260">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPR()</a>, <a class="el" href="PrologEpilogInserter_8cpp_source.html#l00381">assignCalleeSavedSpillSlots()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="RISCVFrameLowering_8cpp_source.html#l00353">llvm::RISCVFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02340">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00076">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00387">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="MachineFrameInfo_8cpp_source.html#l00114">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="SILowerSGPRSpills_8cpp_source.html#l00120">insertCSRRestores()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="X86MachineFunctionInfo_8cpp_source.html#l00018">llvm::X86MachineFunctionInfo::setRestoreBasePointer()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00054">llvm::CriticalAntiDepBreaker::StartBlock()</a>, and <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00152">llvm::AggressiveAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a id="a1844ba886f473d14ebcf4788d6bd37d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1844ba886f473d14ebcf4788d6bd37d1">&#9670;&nbsp;</a></span>getLiveInPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">451</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00934">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00935">livein_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05521">getUnderlyingArgRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">liveins()</a>, and <a class="el" href="TargetLowering_8cpp_source.html#l00078">llvm::TargetLowering::parametersInCSRMatch()</a>.</p>

</div>
</div>
<a id="afdef738c41b02f8f089b8774974eb0cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdef738c41b02f8f089b8774974eb0cb">&#9670;&nbsp;</a></span>getLiveInVirtReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> MachineRegisterInfo::getLiveInVirtReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">460</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00934">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00935">livein_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l03444">EnsureStackAlignment()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01830">llvm::AMDGPULegalizerInfo::getLiveInRegister()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01383">llvm::SITargetLowering::isTypeDesirableForOp()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">liveins()</a>.</p>

</div>
</div>
<a id="a35cdf8b9e0c19566eb24b080a04b7b35"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35cdf8b9e0c19566eb24b080a04b7b35">&#9670;&nbsp;</a></span>getMaxLaneMaskForVReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MachineRegisterInfo::getMaxLaneMaskForVReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">499</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00203">llvm::TargetRegisterClass::getLaneMask()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, and <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01219">definesFullReg()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00395">llvm::SplitEditor::dump()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01845">llvm::SIRegisterInfo::findReachingDef()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00198">getDefRegMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00421">getLanesWithProperty()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00256">llvm::getLiveLaneMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00097">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">liveins()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00983">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>, and <a class="el" href="LiveInterval_8cpp_source.html#l01085">llvm::LiveInterval::verify()</a>.</p>

</div>
</div>
<a id="ae73582bbbc71758dcac70cd8c56210e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae73582bbbc71758dcac70cd8c56210e4">&#9670;&nbsp;</a></span>getNumVirtRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::MachineRegisterInfo::getNumVirtRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">754</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">clearVirtRegs()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00077">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00694">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00790">attemptDebugCopyProp()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">clearVirtRegs()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00275">llvm::getLiveRegs()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00076">llvm::VirtRegMap::grow()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="WebAssemblyRegNumbering_8cpp_source.html#l00053">INITIALIZE_PASS()</a>, <a class="el" href="WebAssemblyMachineFunctionInfo_8cpp_source.html#l00023">llvm::WebAssemblyFunctionInfo::initWARegs()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00315">isSSA()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00137">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00497">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00036">llvm::printLivesAt()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00125">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00752">llvm::scavengeFrameVirtualRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a8d5307edc71242a67ab7e903b11f63c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5307edc71242a67ab7e903b11f63c7">&#9670;&nbsp;</a></span>getPressureSets()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> llvm::MachineRegisterInfo::getPressureSets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get an iterator over the pressure sets affected by the given physical or virtual register. </p>
<p>If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01207">1207</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00670">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00064">decreaseSetPressure()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00097">llvm::GCNRegPressure::inc()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00050">increaseSetPressure()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01198">llvm::PSetIterator::operator++()</a>, <a class="el" href="SIMachineScheduler_8cpp_source.html#l01440">llvm::SIScheduleBlockScheduler::SIScheduleBlockScheduler()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a5721f23077cefcde736c7e4d5e87990a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5721f23077cefcde736c7e4d5e87990a">&#9670;&nbsp;</a></span>getRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>&gt; llvm::MachineRegisterInfo::getRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>
<p>If there are many hints, this returns the one with the greatest weight. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">792</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00109">llvm::Register::id()</a>, <a class="el" href="Register_8h_source.html#l00089">llvm::Register::isVirtual()</a>, and <a class="el" href="IndexedMap_8h_source.html#l00077">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00301">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00802">getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00110">llvm::VirtRegMap::hasKnownPreference()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00355">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="abcc9762f2b944a0b60de5740eba7b2fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc9762f2b944a0b60de5740eba7b2fb">&#9670;&nbsp;</a></span>getRegAllocationHints()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="classunsigned.html">unsigned</a>, 4&gt; &gt;&amp; llvm::MachineRegisterInfo::getRegAllocationHints </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00811">811</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">markUsesInDebugValueAsUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>.</p>

</div>
</div>
<a id="a6b80a63a15baed24b80b6a1f2b127f45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b80a63a15baed24b80b6a1f2b127f45">&#9670;&nbsp;</a></span>getRegBankOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a>* llvm::MachineRegisterInfo::getRegBankOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank of <code>Reg</code>, or null if Reg has not been assigned a register bank or has been assigned a register class. </p>
<dl class="section note"><dt>Note</dt><dd>It is possible to get the register bank from the register class via <a class="el" href="classllvm_1_1RegisterBankInfo.html#ad811f6f1baffbba4c3c1f363c8a4b902" title="Get a register bank that covers RC. ">RegisterBankInfo::getRegBankFromRegClass</a>. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00657">657</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00201">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00072">llvm::CombinerHelper::matchCombineCopy()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00153">llvm::printRegClassOrBank()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01300">shouldUseAndMask()</a>.</p>

</div>
</div>
<a id="aa363afffca4fc13a709673936b47fe33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa363afffca4fc13a709673936b47fe33">&#9670;&nbsp;</a></span>getRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of the specified virtual register. </p>
<p>This shouldn't be used directly unless <code>Reg</code> has a register class. </p><dl class="section see"><dt>See also</dt><dd><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87" title="Return the register class of Reg, or null if Reg has not been assigned a register class yet...">getRegClassOrNull</a> when this might happen. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">631</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="Register_8h_source.html#l00109">llvm::Register::id()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00946">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00611">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00029">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="PHIElimination_8cpp_source.html#l00230">allPhiOperandsUndefined()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00119">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00434">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00431">canFoldIntoCSel()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00497">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00533">llvm::SystemZInstrInfo::canInsertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02126">llvm::SIInstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02830">llvm::X86InstrInfo::canInsertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">constrainRegClass()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l02625">containsNewBackedge()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00098">convertImplicitDefToConstZero()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00051">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00032">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l06791">createPHIsForSelects()</a>, <a class="el" href="AMDGPUISelDAGToDAG_8cpp_source.html#l00398">llvm::createR600ISelDag()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01219">definesFullReg()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01975">llvm::HexagonFrameLowering::determineCalleeSaves()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00395">llvm::SplitEditor::dump()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l10930">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03486">emitIndirectDst()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03395">emitIndirectSrc()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l01295">llvm::MipsTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l30234">emitXBegin()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00187">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="HexagonBlockRanges_8cpp_source.html#l00261">llvm::HexagonBlockRanges::expandToSubRegs()</a>, <a class="el" href="FastISel_8cpp_source.html#l02230">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l01343">fixupRegionExits()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03239">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l01003">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00469">foldPatchpoint()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00348">llvm::BitTracker::MachineEvaluator::getCell()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00168">getCopyRegClasses()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00366">llvm::ScheduleDAGInstrs::getLaneMaskForMO()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">getMaxLaneMaskForVReg()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00175">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03816">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00029">getRC32()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="BitTracker_8cpp_source.html#l00329">llvm::BitTracker::MachineEvaluator::getRegBitWidth()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01679">llvm::SIRegisterInfo::getRegClassForReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00472">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00316">getRegsUsedByPHIs()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00137">getRegTy()</a>, <a class="el" href="WebAssemblyAsmPrinter_8cpp_source.html#l00057">llvm::WebAssemblyAsmPrinter::getRegType()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l31359">getRetpolineSymbol()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00153">hasVectorOperands()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00054">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l00756">insertPHI()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00566">llvm::SystemZInstrInfo::insertSelect()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02166">llvm::SIInstrInfo::insertSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02866">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00068">llvm::isEqual()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00113">isFPR64()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l02278">isFunctionEntryBlock()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03922">llvm::SIInstrInfo::isLegalRegOperand()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05070">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01054">llvm::isOfRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00138">llvm::SIRegisterInfo::isSGPRReg()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04522">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04262">llvm::SIInstrInfo::legalizeOperandsSMRD()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04133">llvm::SIInstrInfo::legalizeOperandsVOP3()</a>, <a class="el" href="WebAssemblyMCInstLower_8cpp_source.html#l00206">llvm::WebAssemblyMCInstLower::lower()</a>, <a class="el" href="WebAssemblyISelLowering_8cpp_source.html#l00344">LowerFPToInt()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00089">llvm::HexagonEvaluator::mask()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00758">llvm::SIInstrInfo::materializeImmediate()</a>, <a class="el" href="WebAssemblyPeephole_8cpp_source.html#l00060">maybeRewriteToDrop()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00596">moveAndTeeForMultiUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00483">moveForSingleUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00149">optimizeCall()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02231">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00137">llvm::VirtRegMap::print()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00876">PrintNodeInfo()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00153">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01177">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04220">llvm::SIInstrInfo::readlaneVGPRToSGPR()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="R600MachineScheduler_8cpp_source.html#l00193">llvm::R600SchedStrategy::releaseBottomNode()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00528">rematerializeCheapDef()</a>, <a class="el" href="UnreachableBlockElim_8cpp_source.html#l00070">llvm::UnreachableBlockElimPass::run()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l00195">llvm::MachinePipeliner::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>, <a class="el" href="AVRISelDAGToDAG_8cpp_source.html#l00202">llvm::AVRDAGToDAGISel::SelectInlineAsmMemoryOperand()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l03338">setM0ToIndexFromSGPR()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00426">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00436">llvm::SIInstrInfo::shouldClusterMemOps()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">shouldTrackSubRegLiveness()</a>, <a class="el" href="LiveDebugVariables_8cpp_source.html#l01167">llvm::LiveDebugVariables::splitRegister()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03413">swapMIOperands()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">tryChangeVGPRtoSGPRinCopy()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01048">UpdateOperandRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03108">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a id="acbf941f3063f77e3b9cc2c6dad202a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf941f3063f77e3b9cc2c6dad202a87">&#9670;&nbsp;</a></span>getRegClassOrNull()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* llvm::MachineRegisterInfo::getRegClassOrNull </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register class of <code>Reg</code>, or null if Reg has not been assigned a register class yet. </p>
<dl class="section note"><dt>Note</dt><dd>A null register class can only happen when these two conditions are met:<ol type="1">
<li>Generic virtual registers are created.</li>
<li>The machine function has not completely been through the instruction selection process. None of this condition is possible without GlobalISel for now. In other words, if GlobalISel is not used or if the query happens after the select pass, using getRegClass is safe. </li>
</ol>
</dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00648">648</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="PointerUnion_8h_source.html#l00201">llvm::PointerUnion&lt; PTs &gt;::dyn_cast()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01025">getDSShaderTypeValue()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00216">getRegClassFromGRPhysReg()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00072">llvm::CombinerHelper::matchCombineCopy()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00153">llvm::printRegClassOrBank()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>.</p>

</div>
</div>
<a id="a52921494ed817c48aa6e4bc9cb8d01bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52921494ed817c48aa6e4bc9cb8d01bf">&#9670;&nbsp;</a></span>getRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a>&amp; llvm::MachineRegisterInfo::getRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return the register bank or register class of <code>Reg</code>. </p>
<dl class="section note"><dt>Note</dt><dd>Before the register bank gets assigned (i.e., before the <a class="el" href="classllvm_1_1RegBankSelect.html" title="This pass implements the reg bank selector pass used in the GlobalISel pipeline. ">RegBankSelect</a> pass) <code>Reg</code> may not have either. </dd></dl>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">665</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">setRegBank()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">setRegClass()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01815">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>, and <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01300">shouldUseAndMask()</a>.</p>

</div>
</div>
<a id="a2147d9005c53d827be55ae88f2395611"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2147d9005c53d827be55ae88f2395611">&#9670;&nbsp;</a></span>getReservedRegs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getReservedRegs </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. </p>
<p>This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00886">886</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00872">reservedRegsFrozen()</a>.</p>

<p class="reference">Referenced by <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">isReserved()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00043">llvm::RegisterClassInfo::runOnMachineFunction()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>.</p>

</div>
</div>
<a id="a021a3cabd072c6984bf30b0f8a3fc0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021a3cabd072c6984bf30b0f8a3fc0a6">&#9670;&nbsp;</a></span>getSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> llvm::MachineRegisterInfo::getSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00802">802</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00792">getRegAllocationHint()</a>, and <a class="el" href="Register_8h_source.html#l00089">llvm::Register::isVirtual()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00101">llvm::VirtRegMap::hasPreferredPhys()</a>, and <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>.</p>

</div>
</div>
<a id="aed4562ccf898feaf2eb6cf5555b5084d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed4562ccf898feaf2eb6cf5555b5084d">&#9670;&nbsp;</a></span>getTargetRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* llvm::MachineRegisterInfo::getTargetRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">153</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00123">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l00703">llvm::X86InstrInfo::classifyLEAReg()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00242">llvm::computeLiveIns()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l00976">llvm::LiveInterval::computeSubRangeUndefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00147">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">disableCalleeSavedRegister()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06520">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06487">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00379">findSurvivorBackwards()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00082">findUnusedSGPRNonCalleeSaved()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01222">findUseBetween()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00637">getCalleeSavedRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00198">getDefRegMask()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00210">getUsedRegMask()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00225">llvm::LiveRegSet::init()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02866">llvm::X86InstrInfo::insertSelect()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00915">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, <a class="el" href="DetectDeadLanes_8cpp_source.html#l00152">isCrossCopy()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00068">llvm::isEqual()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l01054">llvm::isOfRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">isReservedRegUnit()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00473">llvm::GCNUpwardRPTracker::isValid()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02348">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03833">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="X86CallLowering_8cpp_source.html#l00187">llvm::X86CallLowering::lowerReturn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00044">MachineRegisterInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00605">llvm::MIPrinter::print()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00497">llvm::GCNRPTracker::printLiveRegs()</a>, <a class="el" href="GCNRegPressure_8cpp_source.html#l00036">llvm::printLivesAt()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00876">PrintNodeInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01177">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00275">llvm::recomputeLivenessFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00678">scavengeFrameVirtualRegsInBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">selectSelectOpc()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00836">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00543">spillVGPRtoAGPR()</a>, <a class="el" href="AArch64A57FPLoadBalancing_8cpp_source.html#l00285">false::Chain::str()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02395">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04628">updateOperandRegConstraints()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l03199">llvm::SIInstrInfo::verifyInstruction()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>, and <a class="el" href="X86CallLowering_8cpp_source.html#l00050">llvm::X86CallLowering::X86CallLowering()</a>.</p>

</div>
</div>
<a id="a2d82b368180ebfc984ea84c15d7cba51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d82b368180ebfc984ea84c15d7cba51">&#9670;&nbsp;</a></span>getType()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1LLT.html">LLT</a> llvm::MachineRegisterInfo::getType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the low-level type of <code>Reg</code> or <a class="el" href="classllvm_1_1LLT.html">LLT</a>{} if Reg is not a generic (target independent) virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">729</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00199">clearVirtRegTypes()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">createGenericVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>, <a class="el" href="IndexedMap_8h_source.html#l00073">llvm::IndexedMap&lt; T, ToIndexT &gt;::inBounds()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00225">Name</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">setType()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01375">llvm::CombinerHelper::applyPtrAddImmedChain()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00135">llvm::MIPatternMatch::bind_helper&lt; LLT &gt;::bind()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00763">llvm::MachineIRBuilder::buildAtomicCmpXchg()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00735">llvm::MachineIRBuilder::buildAtomicCmpXchgWithSuccess()</a>, <a class="el" href="MachineIRBuilder_8cpp_source.html#l00527">llvm::MachineIRBuilder::buildSequence()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01435">llvm::AMDGPURegisterBankInfo::buildVCopy()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00926">changeFCMPPredToAArch64CC()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00090">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00376">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00338">llvm::ConstantFoldBinOp()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00414">llvm::ConstantFoldExtOp()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01073">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00392">llvm::createMemLibcall()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04049">findIntrinsicID()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00845">getBufferStoreFormatOpcode()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01815">llvm::SIRegisterInfo::getConstrainedRegClassForOperand()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">llvm::getDefIgnoringCopies()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04136">getImmedFromMO()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00417">llvm::AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ARMRegisterBankInfo_8cpp_source.html#l00212">llvm::ARMRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00397">llvm::MipsRegisterBankInfo::getInstrMapping()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00162">llvm::X86RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02453">llvm::AMDGPURegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02349">llvm::AMDGPURegisterBankInfo::getInstrMappingForLoad()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00069">llvm::GISelKnownBits::getKnownBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l02875">getLaneCopyOpcode()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00550">getLeaOP()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00088">llvm::DstOp::getLLTTy()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00159">llvm::SrcOp::getLLTTy()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00935">getMemsetValue()</a>, <a class="el" href="X86RegisterBankInfo_8cpp_source.html#l00066">llvm::X86GenRegisterBankInfo::getPartialMappingIdx()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00083">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00112">llvm::RegisterBankInfo::getRegBankFromConstraints()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00216">getRegClassFromGRPhysReg()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00472">llvm::TargetRegisterInfo::getRegSizeInBits()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="LegalizerInfo_8cpp_source.html#l00392">getTypeFromTypeIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01423">llvm::MachineInstr::getTypeToPrint()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01039">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01258">llvm::AMDGPURegisterBankInfo::handleD16VData()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02293">llvm::AMDGPULegalizerInfo::handleD16VData()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00388">isPreISelGenericFloatingPointOpcode()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01250">llvm::AMDGPULegalizerInfo::legalizeAddrSpaceCast()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01779">llvm::AMDGPULegalizerInfo::legalizeAtomicCmpXChg()</a>, <a class="el" href="MipsLegalizerInfo_8cpp_source.html#l00259">llvm::MipsLegalizerInfo::legalizeCustom()</a>, <a class="el" href="ARMLegalizerInfo_8cpp_source.html#l00360">llvm::ARMLegalizerInfo::legalizeCustom()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01530">llvm::AMDGPULegalizerInfo::legalizeExtractVectorElt()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01936">llvm::AMDGPULegalizerInfo::legalizeFastUnsafeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01383">llvm::AMDGPULegalizerInfo::legalizeFceil()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01913">llvm::AMDGPULegalizerInfo::legalizeFDIV()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01756">llvm::AMDGPULegalizerInfo::legalizeFMad()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01356">llvm::AMDGPULegalizerInfo::legalizeFrint()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01674">llvm::AMDGPULegalizerInfo::legalizeGlobalValue()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02246">llvm::AMDGPULegalizerInfo::legalizeImplicitArgPtr()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01559">llvm::AMDGPULegalizerInfo::legalizeInsertVectorElt()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01428">llvm::AMDGPULegalizerInfo::legalizeIntrinsicTrunc()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01474">llvm::AMDGPULegalizerInfo::legalizeITOFP()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02315">llvm::AMDGPULegalizerInfo::legalizeRawBufferStore()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01589">llvm::AMDGPULegalizerInfo::legalizeSinCos()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00490">llvm::LegalizerHelper::libcall()</a>, <a class="el" href="ARMCallLowering_8cpp_source.html#l00265">llvm::ARMCallLowering::lowerReturn()</a>, <a class="el" href="AArch64CallLowering_8cpp_source.html#l00256">llvm::AArch64CallLowering::lowerReturn()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00328">llvm::MIPatternMatch::CheckType::match()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00125">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00072">llvm::CombinerHelper::matchCombineCopy()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00386">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00201">llvm::CombinerHelper::matchCombineShuffleVector()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00597">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00153">llvm::printRegClassOrBank()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00873">selectFCMPOpc()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00233">selectMergeValues()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00859">selectSelectOpc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01358">llvm::AMDGPURegisterBankInfo::selectStoreIntrinsic()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00264">selectUnmergeValues()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00627">llvm::MipsRegisterBankInfo::setRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00698">setRegsToType()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01300">shouldUseAndMask()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00078">llvm::GISelKnownBits::signBitIsZero()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01224">sizeToSubRegIndex()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00420">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00473">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00141">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00168">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00196">llvm::LegalizationArtifactCombiner::tryFoldImplicitDef()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00430">unsupportedBinOp()</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l01429">llvm::LegalizerHelper::widenScalar()</a>, and <a class="el" href="X86InstructionSelector_8cpp_source.html#l00473">X86SelectAddress()</a>.</p>

</div>
</div>
<a id="a83b7b1113f9f59efaa7ef036dd4cfc1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83b7b1113f9f59efaa7ef036dd4cfc1b">&#9670;&nbsp;</a></span>getUniqueVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getUniqueVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. </p>
<p>If there are multiple definitions or no definition, return null. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l04224">llvm::PPCInstrInfo::analyzeLoopForPipelining()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00737">llvm::CombinerHelper::applyCombineIndexedLoadStore()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03668">canCombine()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01396">canInstrSubstituteCmpInstr()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00575">llvm::CombinerHelper::dominates()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00312">findSingleRegDef()</a>, <a class="el" href="SIFixupVectorISel_8cpp_source.html#l00085">findSRegBaseAndIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00856">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04168">genFusedMultiply()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l04321">genMaddR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02602">getFoldableImm()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00121">getOrExecSource()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00470">getRegSeqInit()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00269">getVRegDef()</a>, <a class="el" href="X86WinAllocaExpander_8cpp_source.html#l00079">getWinAllocaAmount()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00668">llvm::TargetInstrInfo::hasReassociableOperands()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00687">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00059">isImplicitlyDef()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04281">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l01342">llvm::CombinerHelper::matchPtrAddImmedChain()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00283">llvm::LanaiInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03550">llvm::X86InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l04801">shouldPreventUndefRegUpdateMemFold()</a>, <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l00710">unstackifyVRegsUsedInSplitBB()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a243bb1ee52bc86198096da5bb1e6de0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a243bb1ee52bc86198096da5bb1e6de0b">&#9670;&nbsp;</a></span>getUsedPhysRegsMask()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; llvm::MachineRegisterInfo::getUsedPhysRegsMask </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00852">852</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00513">freezeReservedRegs()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00085">isCallableFunction()</a>.</p>

</div>
</div>
<a id="a8940addb370f40defa2763c0da9d3eda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8940addb370f40defa2763c0da9d3eda">&#9670;&nbsp;</a></span>getVRegDef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * MachineRegisterInfo::getVRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. </p>
<p>This assumes that the code is in SSA form, so there should only be one definition. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">400</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01129">llvm::MachineRegisterInfo::defusechain_instr_iterator&lt; ReturnUses, ReturnDefs, SkipDebug, ByOperand, ByInstr, ByBundle &gt;::atEnd()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00397">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00400">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00826">llvm::CombinerHelper::applyElideBrByInvertingCond()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00125">llvm::MIPatternMatch::bind_helper&lt; MachineInstr * &gt;::bind()</a>, <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00238">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00431">canFoldIntoCSel()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l00926">changeFCMPPredToAArch64CC()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00051">llvm::GISelKnownBits::computeKnownBitsForFrameIndex()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00090">llvm::GISelKnownBits::computeKnownBitsImpl()</a>, <a class="el" href="GISelKnownBits_8cpp_source.html#l00376">llvm::GISelKnownBits::computeNumSignBits()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l00374">llvm::createHexagonHardwareLoops()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="InstructionSelectorImpl_8h_source.html#l00049">llvm::InstructionSelector::executeMatchTable()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00295">llvm::getConstantFPVRegVal()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00218">llvm::getConstantVRegValWithLookThrough()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00303">llvm::getDefIgnoringCopies()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02307">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04136">getImmedFromMO()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l00965">getImmOrMaterializedImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04657">getShiftTypeForInst()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01039">getVectorShiftImm()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06452">llvm::getVRegSubRegDef()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="InstructionSelector_8cpp_source.html#l00057">llvm::InstructionSelector::isBaseWithConstantOffset()</a>, <a class="el" href="HexagonHardwareLoops_8cpp_source.html#l01597">isImmValidForOpcode()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01757">isIntersect()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00389">llvm::isKnownNeverNaN()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00720">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03990">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l02089">isStackPtrRelative()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04281">llvm::SIInstrInfo::legalizeGenericOperand()</a>, <a class="el" href="AArch64LegalizerInfo_8cpp_source.html#l00642">llvm::AArch64LegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00495">llvm::TargetRegisterInfo::lookThruCopyLike()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00125">llvm::CombinerHelper::matchCombineConcatVectors()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00779">llvm::CombinerHelper::matchElideBrByInvertingCond()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l02544">MatchingStackOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05229">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03831">llvm::X86InstrInfo::optimizeLoadInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01741">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00953">pushDepHeight()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00418">removeCopies()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01769">llvm::AMDGPUInstructionSelector::select()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00048">llvm::LegalizationArtifactCombiner::tryCombineAnyExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00420">llvm::LegalizationArtifactCombiner::tryCombineExtract()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00473">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00141">llvm::LegalizationArtifactCombiner::tryCombineSExt()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00168">llvm::LegalizationArtifactCombiner::tryCombineTrunc()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00097">llvm::LegalizationArtifactCombiner::tryCombineZExt()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00056">updatePHIs()</a>, <a class="el" href="MachineTraceMetrics_8cpp_source.html#l00700">updatePhysDepsDownwards()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00328">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>, and <a class="el" href="X86InstructionSelector_8cpp_source.html#l00473">X86SelectAddress()</a>.</p>

</div>
</div>
<a id="a56213f0cc001a2332555f3267f232b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56213f0cc001a2332555f3267f232b2a">&#9670;&nbsp;</a></span>getVRegName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a> llvm::MachineRegisterInfo::getVRegName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00428">428</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00073">llvm::IndexedMap&lt; T, ToIndexT &gt;::inBounds()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, and <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>.</p>

</div>
</div>
<a id="ac6d0ea5cd5faa6c348d99ec0a7b28483"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d0ea5cd5faa6c348d99ec0a7b28483">&#9670;&nbsp;</a></span>hasOneDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if there is exactly one operand defining the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00444">444</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00393">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00316">isSafeToMove()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00315">isSSA()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00483">moveForSingleUse()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05229">llvm::AArch64InstrInfo::optimizeCondBranch()</a>.</p>

</div>
</div>
<a id="ae3b0ac9c0aa471a4f05360c8dd596fa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b0ac9c0aa471a4f05360c8dd596fa2">&#9670;&nbsp;</a></span>hasOneNonDBGUse()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">419</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l03668">canCombine()</a>, <a class="el" href="LanaiInstrInfo_8cpp_source.html#l00457">canFoldIntoSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">llvm::ARMBaseInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="WebAssemblyRegisterInfo_8cpp_source.html#l00053">llvm::WebAssemblyRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00519">findOnlyInterestingUse()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00608">llvm::SystemZInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01324">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00687">llvm::TargetInstrInfo::hasReassociableSibling()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00836">isOperandKill()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00400">oneUseDominatesOtherUses()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05229">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01807">verifyCFIntrinsic()</a>.</p>

</div>
</div>
<a id="aedb0a0a2518786aa67a8e98974f49a40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedb0a0a2518786aa67a8e98974f49a40">&#9670;&nbsp;</a></span>hasOneNonDBGUser()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::hasOneNonDBGUser </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>
<p>Said instruction may have multiple uses. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">426</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">use_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a4a0be37f8867dd216462956f3207d457"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a0be37f8867dd216462956f3207d457">&#9670;&nbsp;</a></span>hasOneUse()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::hasOneUse </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">500</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02734">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00575">llvm::CombinerHelper::dominates()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02315">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04136">getImmedFromMO()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l03208">getInsertVecEltOpInfo()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00287">hasOneUse()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00469">isKilled()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00033">llvm::MIPatternMatch::OneUse_match&lt; SubPatternT &gt;::match()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00779">llvm::CombinerHelper::matchElideBrByInvertingCond()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00483">moveForSingleUse()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00473">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02319">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a5564fc93a2fdf66aeb6a6c3e8cd12dc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5564fc93a2fdf66aeb6a6c3e8cd12dc6">&#9670;&nbsp;</a></span>insertVRegByName()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::insertVRegByName </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td>
          <td class="paramname"><em>Name</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00432">432</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="StringRef_8h_source.html#l00147">llvm::StringRef::empty()</a>, <a class="el" href="StringMap_8h_source.html#l00340">llvm::StringMap&lt; NoneType, AllocatorTy &gt;::end()</a>, <a class="el" href="StringMap_8h_source.html#l00355">llvm::StringMap&lt; NoneType, AllocatorTy &gt;::find()</a>, <a class="el" href="IndexedMap_8h_source.html#l00067">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>, <a class="el" href="StringSet_8h_source.html#l00038">llvm::StringSet&lt; AllocatorTy &gt;::insert()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="StringRef_8h_source.html#l00239">llvm::StringRef::str()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00146">createIncompleteVirtualRegister()</a>.</p>

</div>
</div>
<a id="a721b3ae1a20e295cc4f1143958ad3884"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a721b3ae1a20e295cc4f1143958ad3884">&#9670;&nbsp;</a></span>invalidateLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::invalidateLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00207">207</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunctionProperties::reset()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyCFGStackify_8cpp_source.html#l01263">appendEndToFunction()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00183">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00502">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="WebAssemblyCFGSort_8cpp_source.html#l00241">sortBlocks()</a>.</p>

</div>
</div>
<a id="a8c52645cdf8bf296f62276354ddffad1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c52645cdf8bf296f62276354ddffad1">&#9670;&nbsp;</a></span>isAllocatable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isAllocatable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved. </p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00915">915</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00332">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">isReserved()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00323">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00140">buildEpilogReload()</a>, <a class="el" href="MachinePipeliner_8cpp_source.html#l01545">computeLiveOuts()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00278">CriticalPathStep()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01494">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00142">llvm::PPCRegisterInfo::getCalleeSavedRegs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a5bbb43404d392ed21de1ef8c4fd36061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbb43404d392ed21de1ef8c4fd36061">&#9670;&nbsp;</a></span>isCallerPreservedOrConstPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isCallerPreservedOrConstPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true. </p>
<p>This is a utility member function. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00499">llvm::TargetRegisterInfo::isCallerPreservedPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a4b344055038c0e8ca5cc37818db8ac62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b344055038c0e8ca5cc37818db8ac62">&#9670;&nbsp;</a></span>isConstantPhysReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isConstantPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p>Writing to a constant register has no effect. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">519</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00426">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00915">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00487">llvm::TargetRegisterInfo::isConstantPhysReg()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00289">llvm::ScheduleDAGInstrs::addPhysRegDeps()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00856">llvm::TargetInstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00333">isNopCopy()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>.</p>

</div>
</div>
<a id="a466ce899b4682c8608c399ad215da282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a466ce899b4682c8608c399ad215da282">&#9670;&nbsp;</a></span>isLiveIn()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isLiveIn </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00934">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00935">livein_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l02579">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02286">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l04118">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l01849">getPrologueDeath()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03990">llvm::PPCInstrInfo::isSignOrZeroExtended()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">liveins()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01873">reservePrivateMemoryRegs()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00888">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l02062">llvm::X86FrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l02184">llvm::PPCFrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a id="a3f4e7e42c7fa8e740ea609860a881aa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f4e7e42c7fa8e740ea609860a881aa2">&#9670;&nbsp;</a></span>isPhysRegModified()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegModified </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>SkipNoReturnDef</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified in this function. </p>
<p>This checks that no defining machine operands exist for the register or any of its aliases. Definitions found on functions marked noreturn are ignored, to consider them pass 'true' for optional parameter SkipNoReturnDef. The register is also considered modified when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">586</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00387">def_end()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00568">isNoReturnDef()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00534">llvm::XCoreFrameLowering::determineCalleeSaves()</a>, <a class="el" href="TargetFrameLoweringImpl_8cpp_source.html#l00076">llvm::TargetFrameLowering::determineCalleeSaves()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00339">HandleVRSaveUpdate()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00316">isSafeToMove()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00823">updateDbgUsersToReg()</a>.</p>

</div>
</div>
<a id="aed9edbca092a4412142216b59cfc3461"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9edbca092a4412142216b59cfc3461">&#9670;&nbsp;</a></span>isPhysRegUsed()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isPhysRegUsed </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return true if the specified register is modified or read in this function. </p>
<p>This checks that no machine operands exist for the register or any of its aliases. The register is also considered used when it is set in the UsedPhysRegMask. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">601</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00797">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00323">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l02130">llvm::PPCFrameLowering::assignCalleeSavedSpillSlots()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00140">buildEpilogReload()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02340">llvm::AArch64FrameLowering::determineCalleeSaves()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00392">llvm::SIFrameLowering::emitEntryFunctionPrologue()</a>, <a class="el" href="SIFrameLowering_8cpp_source.html#l00050">findScratchNonCalleeSaveRegister()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l01494">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="GCNHazardRecognizer_8cpp_source.html#l00040">llvm::GCNHazardRecognizer::GCNHazardRecognizer()</a>, <a class="el" href="VEFrameLowering_8cpp_source.html#l00298">llvm::VEFrameLowering::getFrameIndexReference()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l01429">needToReserveScavengingSpillSlots()</a>, <a class="el" href="ExecutionDomainFix_8cpp_source.html#l00413">llvm::ExecutionDomainFix::runOnMachineFunction()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00823">updateDbgUsersToReg()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00306">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a id="a7e932ae6f5e4f886aac63b679f94f305"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e932ae6f5e4f886aac63b679f94f305">&#9670;&nbsp;</a></span>isReserved()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isReserved </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isReserved - Returns true when PhysReg is a reserved register. </p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">897</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00886">getReservedRegs()</a>, <a class="el" href="Register_8h_source.html#l00109">llvm::Register::id()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">isReservedRegUnit()</a>, and <a class="el" href="BitVector_8h_source.html#l00501">llvm::BitVector::test()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00059">addHints()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00253">llvm::addLiveIns()</a>, <a class="el" href="LivePhysRegs_8cpp_source.html#l00139">llvm::LivePhysRegs::available()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l00861">CompareMBBNumbers()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01633">llvm::ARMFrameLowering::determineCalleeSaves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00971">llvm::X86FrameLowering::emitPrologue()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00379">findSurvivorBackwards()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00301">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00383">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="AArch64FalkorHWPFFix_8cpp_source.html#l00659">getTag()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="RegAllocPBQP_8cpp_source.html#l00568">isACalleeSavedRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00915">isAllocatable()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00733">isBackwardPropagatableCopy()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00333">isNopCopy()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">isReservedRegUnit()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00888">llvm::ARMFrameLowering::ResolveFrameIndexReference()</a>, <a class="el" href="RegisterScavenging_8h_source.html#l00166">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00808">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l02079">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01389">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="ada7de8e2cf4949a58445f955d4d98caa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada7de8e2cf4949a58445f955d4d98caa">&#9670;&nbsp;</a></span>isReservedRegUnit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::isReservedRegUnit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Unit</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true when the given register unit is considered reserved. </p>
<p><a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers. ">Register</a> units are considered reserved when for at least one of their root registers, the root register and all super registers are reserved. This currently iterates the register hierarchy and may be slower than expected. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00657">657</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">isReserved()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00217">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00757">llvm::MCRegUnitRootIterator::isValid()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00975">llvm::LiveIntervals::HMEditor::getRegUnitLI()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00897">isReserved()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>.</p>

</div>
</div>
<a id="a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">&#9670;&nbsp;</a></span>isSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00185">185</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00158">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>.</p>

<p class="reference">Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l02734">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06520">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06487">llvm::execMayBeModifiedBeforeUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01573">llvm::SIInstrInfo::expandMovDPP64()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02435">llvm::PPCInstrInfo::fixupIsDeadOrKill()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02536">llvm::PPCInstrInfo::foldFrameOffset()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02307">llvm::PPCInstrInfo::getDefMIPostRA()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06452">llvm::getVRegSubRegDef()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00264">isIdentityValue()</a>, <a class="el" href="R600OptimizeVectorRegisters_8cpp_source.html#l00059">isImplicitlyDef()</a>, <a class="el" href="PPCReduceCRLogicals_8cpp_source.html#l00140">splitMBB()</a>, and <a class="el" href="PPCInstrInfo_8cpp_source.html#l03413">swapMIOperands()</a>.</p>

</div>
</div>
<a id="a3076649c65eeacac14b0aa8eaa75bcdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3076649c65eeacac14b0aa8eaa75bcdf">&#9670;&nbsp;</a></span>isUpdatedCSRsInitialized()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::isUpdatedCSRsInitialized </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if the updated CSR list was initialized and false otherwise. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">230</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00265">addRegOperandToUseList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00613">disableCalleeSavedRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00637">getCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">moveOperands()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">removeRegOperandFromUseList()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">setCalleeSavedRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>.</p>

</div>
</div>
<a id="a035f850aa2492716906dbb0610e98c90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a035f850aa2492716906dbb0610e98c90">&#9670;&nbsp;</a></span>leaveSSA()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::leaveSSA </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00191">191</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getProperties()</a>, <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a4fc3b812627e58da17a703f73013db96">llvm::MachineFunctionProperties::IsSSA</a>, and <a class="el" href="MachineFunction_8h_source.html#l00167">llvm::MachineFunctionProperties::reset()</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, and <a class="el" href="WebAssemblyOptimizeLiveIntervals_8cpp_source.html#l00060">INITIALIZE_PASS()</a>.</p>

</div>
</div>
<a id="ade38103c28d56389d7848497aae70bba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade38103c28d56389d7848497aae70bba">&#9670;&nbsp;</a></span>livein_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> llvm::MachineRegisterInfo::livein_begin </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00934">934</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">isLiveIn()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00503">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="a1c9eecf2b6aa6f212610a87813955328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9eecf2b6aa6f212610a87813955328">&#9670;&nbsp;</a></span>livein_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::livein_empty </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00936">936</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00503">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="aa5c135f0c45228e88b1927c069fc1d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5c135f0c45228e88b1927c069fc1d88">&#9670;&nbsp;</a></span>livein_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab108abebfb89a6a71dbdd9178da60bb0">livein_iterator</a> llvm::MachineRegisterInfo::livein_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00935">935</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">isLiveIn()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00503">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a id="aebc12f1cf49861a3e232070bf493ad54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebc12f1cf49861a3e232070bf493ad54">&#9670;&nbsp;</a></span>liveins()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt;std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>&gt; &gt; llvm::MachineRegisterInfo::liveins </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00938">938</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00470">EmitLiveInCopies()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00451">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00460">getLiveInVirtReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00499">getMaxLaneMaskForVReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00442">isLiveIn()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00133">checkFnHasLiveInYmmOrZmm()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="HexagonBitTracker_8cpp_source.html#l00982">llvm::HexagonEvaluator::evaluate()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l01179">llvm::R600InstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00339">HandleVRSaveUpdate()</a>, <a class="el" href="X86ISelLowering_8cpp_source.html#l03343">isSortedByValueNo()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="af09e7e49f709b8daeda7e77037aa4ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af09e7e49f709b8daeda7e77037aa4ccb">&#9670;&nbsp;</a></span>markUsesInDebugValueAsUndef()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::markUsesInDebugValueAsUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">545</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstr_8h_source.html#l01057">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">use_instr_end()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00674">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00811">getRegAllocationHints()</a>, and <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>.</p>

</div>
</div>
<a id="a557ce2bfb3c946e43d65d750b2537987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a557ce2bfb3c946e43d65d750b2537987">&#9670;&nbsp;</a></span>moveOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::moveOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Move NumOps operands from Src to Dst, updating use-def lists as needed. </p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00333">333</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00186">moveOperands()</a>.</p>

</div>
</div>
<a id="ad1020f860881156caff3f67b8d741520"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1020f860881156caff3f67b8d741520">&#9670;&nbsp;</a></span>operator=()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>&amp; llvm::MachineRegisterInfo::operator= </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">delete</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a4ed4564189302ded06c4afe4998796c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ed4564189302ded06c4afe4998796c6">&#9670;&nbsp;</a></span>recomputeRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> MachineRegisterInfo::recomputeRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. </p>
<p>Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">122</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00095">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00709">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00899">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="MachineFunction_8h_source.html#l00469">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">setRegClassOrRegBank()</a>.</p>

</div>
</div>
<a id="acaf3a34039722dc78157301709872e04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf3a34039722dc78157301709872e04">&#9670;&nbsp;</a></span>reg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">281</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01361">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02319">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a id="a6cff3c597580f6b1c47884417a2d3d77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cff3c597580f6b1c47884417a2d3d77">&#9670;&nbsp;</a></span>reg_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">reg_bundles()</a>.</p>

</div>
</div>
<a id="ab05bea8bf7513acba82ca339c74de2de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab05bea8bf7513acba82ca339c74de2de">&#9670;&nbsp;</a></span>reg_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a> llvm::MachineRegisterInfo::reg_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00313">313</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">reg_bundles()</a>.</p>

</div>
</div>
<a id="aea027230315fae8256940378f249ef94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea027230315fae8256940378f249ef94">&#9670;&nbsp;</a></span>reg_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00363">363</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a94275a1edd38ff90ce524665a268d71e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94275a1edd38ff90ce524665a268d71e">&#9670;&nbsp;</a></span>reg_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00366">366</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="a22f30c1dced3803334130b1f4c78408a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f30c1dced3803334130b1f4c78408a">&#9670;&nbsp;</a></span>reg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78c8ef80a42dc5b502a59d0589f33174">reg_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::reg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00317">317</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00313">reg_bundle_end()</a>.</p>

</div>
</div>
<a id="a310d01c7a2bd9b4a4f81dc4ce5019405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a310d01c7a2bd9b4a4f81dc4ce5019405">&#9670;&nbsp;</a></span>reg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>.</p>

</div>
</div>
<a id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d8edf72c1d3e14e4d2396b98e07ad72">&#9670;&nbsp;</a></span>reg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a> llvm::MachineRegisterInfo::reg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">284</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, <a class="el" href="LiveInterval_8cpp_source.html#l01361">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00323">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>.</p>

</div>
</div>
<a id="af2d0b6074f2fcb4d38e61ab3b6e1d78d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2d0b6074f2fcb4d38e61ab3b6e1d78d">&#9670;&nbsp;</a></span>reg_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00294">294</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">reg_instructions()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a45911f3aacb9b7ea62d1fa8fc8180039"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45911f3aacb9b7ea62d1fa8fc8180039">&#9670;&nbsp;</a></span>reg_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a> llvm::MachineRegisterInfo::reg_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">297</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">reg_instructions()</a>, and <a class="el" href="CalcSpillWeights_8cpp_source.html#l00151">llvm::VirtRegAuxInfo::weightCalcHelper()</a>.</p>

</div>
</div>
<a id="a8a52157fb868bfb5fbbeddced828bb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a52157fb868bfb5fbbeddced828bb50">&#9670;&nbsp;</a></span>reg_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00346">346</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a29a1144eb9d753b6b682a933aa3f8f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29a1144eb9d753b6b682a933aa3f8f9f">&#9670;&nbsp;</a></span>reg_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00349">349</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="af175e7bc585ea589ad3f96c697f9c809"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af175e7bc585ea589ad3f96c697f9c809">&#9670;&nbsp;</a></span>reg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#aee910bfb3cde58b0b8834643db86dbdd">reg_instr_iterator</a>&gt; llvm::MachineRegisterInfo::reg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00302">302</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00294">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00297">reg_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00021">llvm::findPHICopyInsertPoint()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00446">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a04a5fd48b56cb883a30104fd811fd8c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04a5fd48b56cb883a30104fd811fd8c4">&#9670;&nbsp;</a></span>reg_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">329</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a19681236f116779d6fa5def008238375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19681236f116779d6fa5def008238375">&#9670;&nbsp;</a></span>reg_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a03fc575960a7a7fcc9050082175a41e6">reg_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00371">371</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00363">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00366">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a666dc30b9326da6b9e69740a241df89d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a666dc30b9326da6b9e69740a241df89d">&#9670;&nbsp;</a></span>reg_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reg_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">377</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00694">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00085">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="X86VZeroUpper_8cpp_source.html#l00168">callHasRegMask()</a>, <a class="el" href="X86FloatingPoint_8cpp_source.html#l00315">getFPReg()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">isPhysRegUsed()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>.</p>

</div>
</div>
<a id="a728707da8d5c6832316ff91231f3c2ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a728707da8d5c6832316ff91231f3c2ef">&#9670;&nbsp;</a></span>reg_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a> llvm::MachineRegisterInfo::reg_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">332</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00377">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a490fc15ee74690747d125eec8748f82d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a490fc15ee74690747d125eec8748f82d">&#9670;&nbsp;</a></span>reg_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a373997aa28d573f4b0261825d7b35dae">reg_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">354</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00346">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00349">reg_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00077">llvm::SystemZRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00239">INITIALIZE_PASS()</a>, and <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>.</p>

</div>
</div>
<a id="abe9c9aa968d736395f54528df95357bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9c9aa968d736395f54528df95357bc">&#9670;&nbsp;</a></span>reg_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9e21e988464268f39bf33577a0e6338d">reg_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">337</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00074">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="LiveRangeCalc_8cpp_source.html#l00147">llvm::LiveRangeCalc::createDeadDefs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">tryChangeVGPRtoSGPRinCopy()</a>.</p>

</div>
</div>
<a id="ab7d991cb3f56dc25f5f473dacc2a2b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab7d991cb3f56dc25f5f473dacc2a2b54">&#9670;&nbsp;</a></span>reg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9ad833072520047643998c0086c06d54">reg_iterator</a>&gt; llvm::MachineRegisterInfo::reg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">286</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00343">getSingleDef()</a>, <a class="el" href="AMDGPUAsmPrinter_8cpp_source.html#l00590">hasAnyNonFlatUseOfReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

</div>
</div>
<a id="aea6bca2d194dea4aa5634cf5c394ebdc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6bca2d194dea4aa5634cf5c394ebdc">&#9670;&nbsp;</a></span>removeRegOperandFromUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::removeRegOperandFromUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00102">llvm::MachineInstr::addImplicitDefUseOperands()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00234">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00099">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a id="a0eb653bae4f5a11b4b19a6247fd0021c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb653bae4f5a11b4b19a6247fd0021c">&#9670;&nbsp;</a></span>replaceRegWith()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::replaceRegWith </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class and register bank to match the FromReg constraints using one of the methods:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg)) constrainRegAttrs(ToReg, FromReg) <a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3" title="Constrain the (possibly generic) virtual register Reg to RC. ">RegisterBankInfo::constrainGenericRegister</a>(ToReg, *MRI.getRegClass(FromReg), MRI)</p>
<p>These functions will return a falsy result if the virtual registers have incompatible constraints.</p>
<p>Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">380</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00093">llvm::RISCVFenceField::O</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00281">reg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00284">reg_end()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00085">llvm::MachineOperand::substPhysReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFrameLowering_8cpp_source.html#l00140">buildEpilogReload()</a>, <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l10724">llvm::SITargetLowering::finalizeLowering()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01112">getNewSource()</a>, <a class="el" href="OptimizePHIs_8cpp_source.html#l00071">INITIALIZE_PASS()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00375">llvm::RISCVInstrInfo::insertIndirectBranch()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01776">llvm::SIInstrInfo::insertIndirectBranch()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00042">llvm::CombinerHelper::replaceRegWith()</a>, <a class="el" href="UnreachableBlockElim_8cpp_source.html#l00070">llvm::UnreachableBlockElimPass::run()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00624">scavengeVReg()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00283">llvm::LegalizationArtifactCombiner::tryCombineMerges()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00306">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a id="a5ecfe2828dd348fc0b23c8d1d73c4b75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ecfe2828dd348fc0b23c8d1d73c4b75">&#9670;&nbsp;</a></span>reservedRegsFrozen()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::reservedRegsFrozen </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00872">872</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="BitVector_8h_source.html#l00166">llvm::BitVector::empty()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00879">canReserveReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00886">getReservedRegs()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>.</p>

</div>
</div>
<a id="a6208e23829aa84a5e95a1034c68c2fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6208e23829aa84a5e95a1034c68c2fd6">&#9670;&nbsp;</a></span>resetDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::resetDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00157">157</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00148">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="aaefaeb20cd3228ca22ecaff2fa385f9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaefaeb20cd3228ca22ecaff2fa385f9c">&#9670;&nbsp;</a></span>setCalleeSavedRegs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setCalleeSavedRegs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &gt;&#160;</td>
          <td class="paramname"><em>CSRs</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the updated Callee Saved Registers list. </p>
<p>Notice that it will override ant previously disabled/saved CSRs. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00644">644</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00502">llvm::MIRParserImpl::parseRegisterInfo()</a>, and <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00085">llvm::AArch64RegisterInfo::UpdateCustomCalleeSavedRegs()</a>.</p>

</div>
</div>
<a id="a8d788d22cfaad654abf383f817e12add"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d788d22cfaad654abf383f817e12add">&#9670;&nbsp;</a></span>setDelegate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setDelegate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00166">166</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00138">llvm::LiveRangeEdit::LiveRangeEdit()</a>.</p>

</div>
</div>
<a id="a60b5a4a9be5a9b436a0be6edf036bbe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b5a4a9be5a9b436a0be6edf036bbe3">&#9670;&nbsp;</a></span>setRegAllocationHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegAllocationHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>
<p>This is typically used by target, and in case of an earlier hint it will be overwritten. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">762</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="IndexedMap_8h_source.html#l00063">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, and <a class="el" href="ItaniumDemangle_8h.html#a88ee8e4eea43084bd8964682683da88caa1fa27779242b4902f7ae3bdd5c6d508">Type</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06198">llvm::SIInstrInfo::getAddNoCarry()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00778">setSimpleHint()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00315">shrinkScalarLogicOp()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00355">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>.</p>

</div>
</div>
<a id="a045d8b89fdced7e84e7fcef52843b087"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a045d8b89fdced7e84e7fcef52843b087">&#9670;&nbsp;</a></span>setRegBank()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RegBank</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the register bank to <code>RegBank</code> for <code>Reg</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00063">63</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01468">llvm::AMDGPURegisterBankInfo::applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="X86InstructionSelector_8cpp_source.html#l00683">canTurnIntoCOPY()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00698">llvm::RegisterBankInfo::OperandsMapper::createVRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="RegBankSelect_8cpp_source.html#l00099">llvm::RegBankSelect::getAnalysisUsage()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">getRegClassOrRegBank()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l01065">getVectorSHLImm()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01230">llvm::AMDGPURegisterBankInfo::lowerScalarMinMax()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00627">llvm::MipsRegisterBankInfo::setRegBank()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00583">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="abc2f27ea446a79159a27f3fb39840847"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc2f27ea446a79159a27f3fb39840847">&#9670;&nbsp;</a></span>setRegClass()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>setRegClass - Set the register class of the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">58</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00114">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l10436">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01618">llvm::AMDGPULegalizerInfo::buildPCRelGlobalAddress()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00069">constrainRegClass()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l01219">definesFullReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01025">getDSShaderTypeValue()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00238">getLogicalBitOpcode()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00665">getRegClassOrRegBank()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00316">getRegsUsedByPHIs()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l01490">isConstant()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l02348">llvm::AMDGPULegalizerInfo::legalizeIntrinsic()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l00067">llvm::AMDGPUInstructionSelector::setupMF()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00583">llvm::MIRParserImpl::setupRegisterInfo()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03413">swapMIOperands()</a>, and <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00202">tryChangeVGPRtoSGPRinCopy()</a>.</p>

</div>
</div>
<a id="a777418fff099e9dfdfd83ef6a4c6ab78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a777418fff099e9dfdfd83ef6a4c6ab78">&#9670;&nbsp;</a></span>setRegClassOrRegBank()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setRegClassOrRegBank </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#a28c8e1cb83b8f7949d651cf7752abf70">RegClassOrRegBank</a> &amp;&#160;</td>
          <td class="paramname"><em>RCOrRB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00675">675</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">createVirtualRegister()</a>, <a class="el" href="AMDGPULibCalls_8cpp_source.html#l00225">Name</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00122">recomputeRegClass()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, and <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>.</p>

</div>
</div>
<a id="ad309c94beeccfc4057dbb1cf0e9b52f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad309c94beeccfc4057dbb1cf0e9b52f8">&#9670;&nbsp;</a></span>setSimpleHint()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::setSimpleHint </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Specify the preferred (target independent) register allocation hint for the specified virtual register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00778">778</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00762">setRegAllocationHint()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l03170">emitLoadM0FromVGPRLoop()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04328">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, and <a class="el" href="MIRParser_8cpp_source.html#l00583">llvm::MIRParserImpl::setupRegisterInfo()</a>.</p>

</div>
</div>
<a id="ab72b0d596bd6f8648e1be951b782ea62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72b0d596bd6f8648e1be951b782ea62">&#9670;&nbsp;</a></span>setType()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::setType </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a>&#160;</td>
          <td class="paramname"><em>Ty</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the low-level type of <code>VReg</code> to <code>Ty</code>. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00182">182</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IndexedMap_8h_source.html#l00067">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l01767">llvm::SITargetLowering::allocateHSAUserSGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01623">llvm::SITargetLowering::allocateSpecialEntryInputVGPRs()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01659">allocateVGPR32Input()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01113">llvm::AMDGPURegisterBankInfo::applyMappingWideLoad()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00172">cloneVirtualRegister()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01073">llvm::AMDGPURegisterBankInfo::constrainOpWithReadfirstlane()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">constrainRegAttrs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00188">createGenericVirtualRegister()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00734">llvm::AMDGPURegisterBankInfo::executeInWaterfallLoop()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01180">llvm::AMDGPULegalizerInfo::getSegmentAperture()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00729">getType()</a>, <a class="el" href="MIParser_8cpp_source.html#l01132">isImplicitOperandIn()</a>, <a class="el" href="AMDGPUCallLowering_8cpp_source.html#l00489">packSplitRegsToOrigType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00698">setRegsToType()</a>.</p>

</div>
</div>
<a id="a7f2602cf77af82396115293302557ee0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f2602cf77af82396115293302557ee0">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">214</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="TargetRegisterInfo_8h_source.html#l00059">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00221">subRegLivenessEnabled()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l03120">isDefInSubRange()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l03690">isTerminalReg()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00154">llvm::LiveIntervals::print()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">shouldTrackSubRegLiveness()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00446">llvm::LiveIntervals::shrinkToUses()</a>.</p>

</div>
</div>
<a id="a4214f202c6a3b5b3933489a6edc49b6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4214f202c6a3b5b3933489a6edc49b6b">&#9670;&nbsp;</a></span>shouldTrackSubRegLiveness() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::shouldTrackSubRegLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">getRegClass()</a>, <a class="el" href="Register_8h_source.html#l00089">llvm::Register::isVirtual()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a48ad9eedacb98923ab00074ec4760db2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48ad9eedacb98923ab00074ec4760db2">&#9670;&nbsp;</a></span>subRegLivenessEnabled()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::subRegLivenessEnabled </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00221">221</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="LiveIntervals_8cpp_source.html#l00694">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00214">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a id="a218bf4a49a8808ebb854ec9b89907904"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a218bf4a49a8808ebb854ec9b89907904">&#9670;&nbsp;</a></span>tracksLiveness()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::tracksLiveness </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>tracksLiveness - Returns true when tracking register liveness accurately. </p>
<p>(see MachineFUnctionProperties::Property description for details) </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00197">197</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineFunction_8h_source.html#l00560">llvm::MachineFunction::getProperties()</a>, <a class="el" href="MachineFunction_8h_source.html#l00158">llvm::MachineFunctionProperties::hasProperty()</a>, and <a class="el" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a0020348b08bb4cccecf3241eac999d8a">llvm::MachineFunctionProperties::TracksLiveness</a>.</p>

<p class="reference">Referenced by <a class="el" href="RDFGraph_8cpp_source.html#l00866">llvm::rdf::DataFlowGraph::build()</a>, <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01278">canRenameUpToDef()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00286">llvm::MIRPrinter::convert()</a>, <a class="el" href="MachineOutliner_8h_source.html#l00138">llvm::outliner::Candidate::initLRU()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l05993">llvm::AArch64InstrInfo::isMBBSafeToOutlineFrom()</a>, <a class="el" href="MachineVerifier_8cpp_source.html#l00608">matchPair()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00183">llvm::BranchFolder::OptimizeFunction()</a>, <a class="el" href="MIRParser_8cpp_source.html#l00502">llvm::MIRParserImpl::parseRegisterInfo()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00605">llvm::MIPrinter::print()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00290">llvm::MachineBasicBlock::print()</a>, and <a class="el" href="AArch64LoadStoreOptimizer_8cpp_source.html#l01389">tryToFindRegisterToRename()</a>.</p>

</div>
</div>
<a id="aa16cb155875107e5dea9ef78bbc244bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa16cb155875107e5dea9ef78bbc244bd">&#9670;&nbsp;</a></span>updateDbgUsersToReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void llvm::MachineRegisterInfo::updateDbgUsersToReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt;&#160;</td>
          <td class="paramname"><em>Users</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>updateDbgUsersToReg - Update a collection of DBG_VALUE instructions to refer to the designated register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00823">823</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00586">isPhysRegModified()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00601">isPhysRegUsed()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00333">isNopCopy()</a>.</p>

</div>
</div>
<a id="aa5245c607ac5fc192aa01ab891d28cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5245c607ac5fc192aa01ab891d28cc5">&#9670;&nbsp;</a></span>use_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">454</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">hasOneUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00352">hasUseAfterLoop()</a>, <a class="el" href="HexagonBitSimplify_8cpp_source.html#l02940">INITIALIZE_PASS()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l01438">isPHIRegionIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00334">replaceRegUsesAfterLoop()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

</div>
</div>
<a id="af1e6b16f8652a8def68255c956a1bebb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1e6b16f8652a8def68255c956a1bebb">&#9670;&nbsp;</a></span>use_bundle_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">483</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">use_bundles()</a>.</p>

</div>
</div>
<a id="a6d9cb3eb3b146477bb4a708a246607be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d9cb3eb3b146477bb4a708a246607be">&#9670;&nbsp;</a></span>use_bundle_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a> llvm::MachineRegisterInfo::use_bundle_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">486</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">use_bundles()</a>.</p>

</div>
</div>
<a id="ac26195c19fad506e63d768d04197d498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26195c19fad506e63d768d04197d498">&#9670;&nbsp;</a></span>use_bundle_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">545</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="aacc6af82327a6f208f586e90cc48dbed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacc6af82327a6f208f586e90cc48dbed">&#9670;&nbsp;</a></span>use_bundle_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a> llvm::MachineRegisterInfo::use_bundle_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">548</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a id="af3f9bb6d714ee76928314f4bb31bf08d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af3f9bb6d714ee76928314f4bb31bf08d">&#9670;&nbsp;</a></span>use_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7161ee1354698f61aac698061dfb162b">use_bundle_iterator</a>&gt; llvm::MachineRegisterInfo::use_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00490">490</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00483">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">use_bundle_end()</a>.</p>

</div>
</div>
<a id="a98654f32fd96ffb498b0181c6546bf53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98654f32fd96ffb498b0181c6546bf53">&#9670;&nbsp;</a></span>use_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">496</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="WebAssemblyRegColoring_8cpp_source.html#l00065">computeWeight()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02734">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="SparcAsmPrinter_8cpp_source.html#l00156">EmitHiLo()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00292">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00032">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="WebAssemblyExplicitLocals_8cpp_source.html#l00169">findStartOfTree()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00071">foldImmediates()</a>, <a class="el" href="PPCBranchSelector_8cpp_source.html#l00106">GetInitialOffset()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00849">operator&lt;&lt;()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00528">rematerializeCheapDef()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a id="ac8347c6938efe4d9a4426b92ef57851e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8347c6938efe4d9a4426b92ef57851e">&#9670;&nbsp;</a></span>use_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a> llvm::MachineRegisterInfo::use_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00500">hasOneUse()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00352">hasUseAfterLoop()</a>, <a class="el" href="HexagonBitSimplify_8cpp_source.html#l02940">INITIALIZE_PASS()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l01438">isPHIRegionIndex()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l04825">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00303">propagateLocalCopies()</a>, <a class="el" href="ModuloSchedule_8cpp_source.html#l00334">replaceRegUsesAfterLoop()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00158">llvm::TailDuplicator::tailDuplicateAndUpdate()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00496">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">use_operands()</a>.</p>

</div>
</div>
<a id="ab10b034976e75d74e80f4a49af43d4c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab10b034976e75d74e80f4a49af43d4c0">&#9670;&nbsp;</a></span>use_instr_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">467</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00240">foldVGPRCopyIntoRegSequence()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">markUsesInDebugValueAsUndef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="InstructionSelect_8cpp_source.html#l00066">llvm::InstructionSelect::runOnMachineFunction()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

</div>
</div>
<a id="a7a73104304bf1f9d344ad495283561b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a73104304bf1f9d344ad495283561b5">&#9670;&nbsp;</a></span>use_instr_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a> llvm::MachineRegisterInfo::use_instr_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">470</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00545">markUsesInDebugValueAsUndef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01620">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00409">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">use_instructions()</a>.</p>

</div>
</div>
<a id="a6fe8abe7fcd341a7f3be4120a6b79c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe8abe7fcd341a7f3be4120a6b79c63">&#9670;&nbsp;</a></span>use_instr_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">528</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00519">findOnlyInterestingUse()</a>, <a class="el" href="SIFoldOperands_8cpp_source.html#l01306">hasOneNonDBGUseInst()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">hasOneNonDBGUser()</a>, <a class="el" href="RegAllocFast_8cpp_source.html#l00621">isCoalescable()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00147">isSimpleIf()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, <a class="el" href="Localizer_8cpp_source.html#l00035">llvm::Localizer::Localizer()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">use_nodbg_instructions()</a>, and <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l01807">verifyCFIntrinsic()</a>.</p>

</div>
</div>
<a id="afb1fd76e39ba4dfa2c428df88bbc82c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb1fd76e39ba4dfa2c428df88bbc82c2">&#9670;&nbsp;</a></span>use_instr_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a> llvm::MachineRegisterInfo::use_instr_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">531</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIFoldOperands_8cpp_source.html#l01306">hasOneNonDBGUseInst()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">hasOneNonDBGUser()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00147">isSimpleIf()</a>, <a class="el" href="Localizer_8cpp_source.html#l00035">llvm::Localizer::Localizer()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a id="a12cf2c9d0141338b1095ed6cdf393d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12cf2c9d0141338b1095ed6cdf393d9b">&#9670;&nbsp;</a></span>use_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#aaf20ba00cf60393b0507754bc8ceb1c7">use_instr_iterator</a>&gt; llvm::MachineRegisterInfo::use_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00475">475</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">use_instr_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="GISelChangeObserver_8cpp_source.html#l00018">llvm::GISelChangeObserver::changingAllUsesOfReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l02734">llvm::PPCInstrInfo::convertToImmediateForm()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00575">llvm::CombinerHelper::dominates()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00507">dumpUses()</a>, <a class="el" href="AArch64InstructionSelector_8cpp_source.html#l04136">getImmedFromMO()</a>, <a class="el" href="AArch64RegisterBankInfo_8cpp_source.html#l00510">llvm::AArch64RegisterBankInfo::getInstrMapping()</a>, <a class="el" href="MipsRegisterBankInfo_8cpp_source.html#l00159">isAmbiguous()</a>, <a class="el" href="MachineLICM_8cpp_source.html#l00982">isCopyFeedingInvariantStore()</a>, <a class="el" href="TailDuplicator_8cpp_source.html#l00295">isDefLiveOut()</a>, <a class="el" href="SILowerI1Copies_8cpp_source.html#l00494">isVRegCompatibleReg()</a>, <a class="el" href="CombinerHelper_8cpp_source.html#l00386">llvm::CombinerHelper::matchCombineExtendingLoads()</a>, <a class="el" href="MachineSink_8cpp_source.html#l00837">performSink()</a>, and <a class="el" href="LegalizationArtifactCombiner_8h_source.html#l00473">llvm::LegalizationArtifactCombiner::tryCombineInstruction()</a>.</p>

</div>
</div>
<a id="ab144d3ebe68e42833265587bf91f7889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab144d3ebe68e42833265587bf91f7889">&#9670;&nbsp;</a></span>use_nodbg_begin()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_begin </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">511</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00139">dominatesAllUsesOf()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">hasOneNonDBGUse()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00400">oneUseDominatesOtherUses()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="ab6bd4e1c6f44caf846330f094255a378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6bd4e1c6f44caf846330f094255a378">&#9670;&nbsp;</a></span>use_nodbg_bundles()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a780eeaf8400eefb448708024e0e88f4d">use_bundle_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_bundles </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00553">553</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00545">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00548">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a id="a6808b0f3ed9cfc2673de84764c7cb0a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6808b0f3ed9cfc2673de84764c7cb0a6">&#9670;&nbsp;</a></span>use_nodbg_empty()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::MachineRegisterInfo::use_nodbg_empty </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">559</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00437">clearKillFlags()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00507">dumpUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01207">getPressureSets()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00426">hasOneNonDBGUser()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00536">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00519">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00380">replaceRegWith()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00470">EmitLiveInCopies()</a>, <a class="el" href="WebAssemblyPrepareForLiveIntervals_8cpp_source.html#l00065">hasArgumentDef()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00264">isIdentityValue()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00158">llvm::isTriviallyDead()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01182">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l03550">llvm::X86InstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="SIFoldOperands_8cpp_source.html#l00184">updateOperand()</a>.</p>

</div>
</div>
<a id="a355ba266da19094cc0948311c431768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a355ba266da19094cc0948311c431768e">&#9670;&nbsp;</a></span>use_nodbg_end()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a> llvm::MachineRegisterInfo::use_nodbg_end </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">514</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARCOptAddrMode_8cpp_source.html#l00139">dominatesAllUsesOf()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">hasOneNonDBGUse()</a>, <a class="el" href="WebAssemblyMemIntrinsicResults_8cpp_source.html#l00084">replaceDominatedUses()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00559">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_operands()</a>.</p>

</div>
</div>
<a id="a60a9dd675392e7290cd450d4aabc99d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60a9dd675392e7290cd450d4aabc99d7">&#9670;&nbsp;</a></span>use_nodbg_instructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac659520ff7ad7ccab5c4eab4eaf1f078">use_instr_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_instructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00536">536</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00528">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00531">use_instr_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l06520">llvm::execMayBeModifiedBeforeAnyUse()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00312">findSingleRegDef()</a>, <a class="el" href="Localizer_8cpp_source.html#l00097">llvm::Localizer::getAnalysisUsage()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="MachineCSE_8cpp_source.html#l00258">isCallerPreservedOrConstPhysReg()</a>, <a class="el" href="PeepholeOptimizer_8cpp_source.html#l01488">isVirtualRegisterOperand()</a>, and <a class="el" href="SIOptimizeExecMaskingPreRA_8cpp_source.html#l00189">optimizeVcndVcmpPair()</a>.</p>

</div>
</div>
<a id="afc02eef5ad3d36de1dd5c4799348b5ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc02eef5ad3d36de1dd5c4799348b5ee">&#9670;&nbsp;</a></span>use_nodbg_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab42af5458dfaa5dcd5ca474495e6710e">use_nodbg_iterator</a>&gt; llvm::MachineRegisterInfo::use_nodbg_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">519</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00511">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00514">use_nodbg_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l00744">addSegmentsWithValNo()</a>, <a class="el" href="SplitKit_8cpp_source.html#l00156">llvm::SplitAnalysis::clear()</a>, <a class="el" href="SIPeepholeSDWA_8cpp_source.html#l00290">findSingleRegUse()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01222">findUseBetween()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00287">hasOneUse()</a>, <a class="el" href="DeadMachineInstructionElim_8cpp_source.html#l00056">INITIALIZE_PASS()</a>, <a class="el" href="GCNDPPCombine_8cpp_source.html#l00264">isIdentityValue()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00455">matchSwap()</a>, <a class="el" href="WebAssemblyRegStackify_8cpp_source.html#l00400">oneUseDominatesOtherUses()</a>, <a class="el" href="MIRCanonicalizerPass_8cpp_source.html#l00136">rescheduleCanonically()</a>, <a class="el" href="LiveIntervals_8cpp_source.html#l00553">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="LiveIntervals_8cpp_source.html#l00983">llvm::LiveIntervals::HMEditor::updateAllRanges()</a>.</p>

</div>
</div>
<a id="a266b6e4e1a7494ccbcce8548143144a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a266b6e4e1a7494ccbcce8548143144a5">&#9670;&nbsp;</a></span>use_operands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a67006003227c154cbadfb7d8350dfc95">use_iterator</a>&gt; llvm::MachineRegisterInfo::use_operands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00459">459</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p class="reference">References <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00454">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">use_end()</a>.</p>

<p class="reference">Referenced by <a class="el" href="CombinerHelper_8cpp_source.html#l00452">llvm::CombinerHelper::applyCombineExtendingLoads()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l02122">llvm::MachineInstr::changeDebugValuesDefReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00437">clearKillFlags()</a>, <a class="el" href="AMDGPUMachineCFGStructurizer_8cpp_source.html#l00618">createBBSelectReg()</a>, and <a class="el" href="MachineLoopUtils_8cpp_source.html#l00027">llvm::PeelSingleBlockLoop()</a>.</p>

</div>
</div>
<a id="ad5d93934c9bbebe3e1768de7d0ed87a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5d93934c9bbebe3e1768de7d0ed87a2">&#9670;&nbsp;</a></span>verifyUseList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="raw__ostream_8cpp_source.html#l00882">llvm::errs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00236">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00089">llvm::printReg()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00286">reg_operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00202">clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">verifyUseLists()</a>.</p>

</div>
</div>
<a id="a12fa9d44c84f7cadd81bf4758a22e1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fa9d44c84f7cadd81bf4758a22e1e9">&#9670;&nbsp;</a></span>verifyUseLists()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void MachineRegisterInfo::verifyUseLists </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Verify the use list of all registers. </p>

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00255">255</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00754">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00153">getTargetRegisterInfo()</a>, <a class="el" href="Register_8h_source.html#l00083">llvm::Register::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00217">verifyUseList()</a>.</p>

<p class="reference">Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00230">isUpdatedCSRsInitialized()</a>, and <a class="el" href="MachineVerifier_8cpp_source.html#l00329">llvm::MachineFunction::verify()</a>.</p>

</div>
</div>
<h2 class="groupheader">Friends And Related Function Documentation</h2>
<a id="a3b000c853733de927f22652f954eca68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b000c853733de927f22652f954eca68">&#9670;&nbsp;</a></span>defusechain_instr_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00275">275</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a id="a6aee9b8f6b0a4a4c26901e271fa6dfa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6aee9b8f6b0a4a4c26901e271fa6dfa7">&#9670;&nbsp;</a></span>defusechain_iterator</h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;bool , bool , bool , bool , bool , bool &gt; </div>
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">friend</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00269">269</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li>lib/CodeGen/<a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:21:04 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
