

================================================================
== Vitis HLS Report for 'lab4_z1'
================================================================
* Date:           Thu Dec  8 19:42:13 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab4_z1
* Solution:       sol2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  4.252 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       53|       53|  0.530 us|  0.530 us|   54|   54|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                               |                     |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |            Instance           |        Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_lab4_z1_Pipeline_L1_fu_72  |lab4_z1_Pipeline_L1  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
        +-------------------------------+---------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L2      |       52|       52|        13|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT | URAM|
+-----------------+---------+----+-------+------+-----+
|DSP              |        -|   -|      -|     -|    -|
|Expression       |        -|   -|      0|    20|    -|
|FIFO             |        -|   -|      -|     -|    -|
|Instance         |        -|   1|    207|   149|    -|
|Memory           |        -|   -|      -|     -|    -|
|Multiplexer      |        -|   -|      -|    69|    -|
|Register         |        -|   -|     59|     -|    -|
+-----------------+---------+----+-------+------+-----+
|Total            |        0|   1|    266|   238|    0|
+-----------------+---------+----+-------+------+-----+
|Available        |       40|  40|  16000|  8000|    0|
+-----------------+---------+----+-------+------+-----+
|Utilization (%)  |        0|   2|      1|     2|    0|
+-----------------+---------+----+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |grp_lab4_z1_Pipeline_L1_fu_72  |lab4_z1_Pipeline_L1  |        0|   1|  207|  149|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                          |                     |        0|   1|  207|  149|    0|
    +-------------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln8_fu_97_p2   |         +|   0|  0|  11|           3|           1|
    |icmp_ln8_fu_91_p2  |      icmp|   0|  0|   9|           3|           4|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  20|           6|           5|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  25|          6|    1|          6|
    |i_fu_42                    |   9|          2|    3|          6|
    |resultVecror_arr_address0  |  13|          3|    2|          6|
    |resultVecror_arr_ce0       |  13|          3|    1|          3|
    |resultVecror_arr_we0       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  69|         16|    8|         23|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   5|   0|    5|          0|
    |grp_lab4_z1_Pipeline_L1_fu_72_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_42                                     |   3|   0|    3|          0|
    |resultVecror_arr_load_reg_148               |  32|   0|   32|          0|
    |secondVector_arr_load_reg_143               |  16|   0|   16|          0|
    |trunc_ln6_reg_128                           |   2|   0|    2|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |  59|   0|   59|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_local_block             |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_local_deadlock          |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_clk                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|           lab4_z1|  return value|
|firstVector_arr_address0   |  out|    2|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_ce0        |  out|    1|   ap_memory|   firstVector_arr|         array|
|firstVector_arr_q0         |   in|   16|   ap_memory|   firstVector_arr|         array|
|secondVector_arr_address0  |  out|    2|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_ce0       |  out|    1|   ap_memory|  secondVector_arr|         array|
|secondVector_arr_q0        |   in|   16|   ap_memory|  secondVector_arr|         array|
|resultVecror_arr_address0  |  out|    2|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_ce0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_we0       |  out|    1|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_d0        |  out|   32|   ap_memory|  resultVecror_arr|         array|
|resultVecror_arr_q0        |   in|   32|   ap_memory|  resultVecror_arr|         array|
+---------------------------+-----+-----+------------+------------------+--------------+

