library ieee;
use ieee.std_logic_1164.all;

entity Pipeline_IF_ID is
	port (	
		i_CLK		: in std_logic;
		i_RST		: in std_logic;
		i_PCAdd4	: in std_logic_vector(31 downto 0);
		i_Inst		: in std_logic_vector(31 downto 0);
		o_PCAdd4	: out std_logic_vector(31 downto 0);
		o_Inst		: out std_logic_vector(31 downto 0)
		); 	
end Pipeline_IF_ID;


-------------  architecture --------------
architecture structural of Pipeline_IF_ID is

component reg_N is
	generic( N : integer := 32);
	port (
		i_data   : in std_logic_vector(N-1 downto 0);
		i_writeEn: in std_logic;
		i_reset  : in std_logic;
		i_clock  : in std_logic;
		o_output : out std_logic_vector(N-1 downto 0));
end component;

signal s_CLK		: std_logic;
signal s_RST		: std_logic;
signal s_PCAdd4		: std_logic_vector(31 downto 0);
signal s_Inst		: std_logic_vector(31 downto 0);

begin

reg1: reg_N
	port map (	i_data   => i_PCAdd4,
			i_writeEn=> '1',
			i_reset  => i_RST,
			i_clock  => i_CLK,
			o_output => o_PCAdd4
		);
reg2: reg_N
	port map (	i_data 	 => i_Inst,
			i_writeEn=> '1',
			i_reset	 => i_RST,
			i_clock	 => i_CLK,
			o_output => o_Inst
		);

end structural;