$date
    Oct 27, 2010  15:10:41
$end
$version
    TOOL:	ncsim	08.10-p002
$end
$timescale
    10 ps
$end

$scope module tb_top_module_controller $end
$var wire      1 !    alu_overflow  $end
$var reg      32 "    ir [31:0] $end
$var reg       1 #    clk  $end
$var reg       1 $    reset  $end

$scope module tb $end
$var wire      1 !    alu_overflow  $end
$var wire     32 %    ir [31:0] $end
$var wire      1 &    clk  $end
$var wire      1 '    reset  $end
$var wire      5 (    read_address1 [4:0] $end
$var wire      5 )    read_address2 [4:0] $end
$var wire      5 *    write_address [4:0] $end
$var wire     20 +    immediate [19:0] $end
$var wire      6 ,    opcode [5:0] $end
$var wire      5 -    sub_opcode [4:0] $end
$var wire     32 .    src1 [31:0] $end
$var wire     32 /    read_data2 [31:0] $end
$var wire     32 0    src2 [31:0] $end
$var wire     32 1    alu_result [31:0] $end
$var wire     32 2    mux2to1_result [31:0] $end
$var wire     20 3    mux5to1_result [19:0] $end
$var wire     32 4    sign_out [31:0] $end
$var wire      1 5    read  $end
$var wire      1 6    write  $end
$var wire      3 7    mux5to1_select [2:0] $end
$var wire      1 8    imm_reg_select  $end
$var wire      1 9    mux2to1_select  $end
$var wire      1 :    enable_execute  $end
$var wire     32 ;    write_data [31:0] $end

$scope module buff $end
$var reg      32 <    write_data [31:0] $end
$var wire     32 2    mux2to1_result [31:0] $end
$var wire      1 6    write  $end
$upscope $end


$scope module register $end
$var parameter 32 =    datasize  $end
$var parameter 32 >    addrsize  $end
$var reg      32 ?    read_data1 [31:0] $end
$var reg      32 @    read_data2 [31:0] $end
$var wire      5 (    read_address1 [4:0] $end
$var wire      5 )    read_address2 [4:0] $end
$var wire      5 *    write_address [4:0] $end
$var wire     32 ;    write_data [31:0] $end
$var wire      1 &    clk  $end
$var wire      1 '    reset  $end
$var wire      1 5    read  $end
$var wire      1 6    write  $end
$var integer  32 A    i  $end
$upscope $end


$scope module imm_reg $end
$var reg      32 B    src2 [31:0] $end
$var wire     32 /    read_data2 [31:0] $end
$var wire     32 4    immediate [31:0] $end
$var wire      1 8    imm_reg_select  $end
$upscope $end


$scope module sign $end
$var reg      32 C    sign_out [31:0] $end
$var wire     20 3    mux5to1_result [19:0] $end
$upscope $end


$scope module mux5to1 $end
$var reg      20 D    mux5to1_result [19:0] $end
$var wire     20 +    immediate [19:0] $end
$var wire      3 7    mux5to1_select [2:0] $end
$upscope $end


$scope module alu_m1 $end
$var reg      32 E    alu_result [31:0] $end
$var reg       1 F    alu_overflow  $end
$var wire     32 .    read_data1 [31:0] $end
$var wire     32 0    src2 [31:0] $end
$var wire      6 ,    opcode [5:0] $end
$var wire      5 -    sub_opcode [4:0] $end
$var wire      1 :    enable_execute  $end
$var reg      64 G    rotate [63:0] $end
$var reg       1 H    a  $end
$var reg       1 I    b  $end
$upscope $end


$scope module mux2to1 $end
$var reg      32 J    write_data [31:0] $end
$var wire     32 0    src2 [31:0] $end
$var wire     32 1    alu_result [31:0] $end
$var wire      1 9    mux2to1_select  $end
$upscope $end


$scope module control $end
$var wire      1 &    clk  $end
$var wire      1 '    reset  $end
$var wire     32 %    ir [31:0] $end
$var reg       1 K    enable_execute  $end
$var reg       1 L    read  $end
$var reg       1 M    write  $end
$var wire      6 ,    opcode [5:0] $end
$var wire      5 -    sub_opcode [4:0] $end
$var reg       3 N    mux5to1_select [2:0] $end
$var reg       1 O    mux2to1_select  $end
$var reg       1 P    imm_reg_select  $end
$var reg       2 Q    current_state [1:0] $end
$var reg       2 R    next_state [1:0] $end
$var parameter  2 S    S0  $end
$var parameter  2 T    S1  $end
$var parameter  2 U    S2  $end
$var parameter  2 V    S3  $end
$upscope $end

$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
b11 V
b10 U
b1 T
b0 S
b101 >
b100000 =
0!
b0 "
0#
1$
b0 %
0&
1'
b0 (
b0 )
b0 *
b0 +
b0 ,
b0 -
bx .
bx /
b0 0
b0 1
b0 2
b0 3
b0 4
x5
x6
bx 7
x8
x9
x:
bx ;
bx <
bx ?
bx @
b100000 A
b0 B
b0 C
b0 D
b0 E
0F
bx G
xH
xI
b0 J
xK
xL
xM
bx N
xO
xP
bx Q
bx R
$end
#5000
1#
1&
b0 A
b1 A
b10 A
b11 A
b100 A
b101 A
b110 A
b111 A
b1000 A
b1001 A
b1010 A
b1011 A
b1100 A
b1101 A
b1110 A
b1111 A
b10000 A
b10001 A
b10010 A
b10011 A
b10100 A
b10101 A
b10110 A
b10111 A
b11000 A
b11001 A
b11010 A
b11011 A
b11100 A
b11101 A
b11110 A
b11111 A
b100000 A
b0 Q
b1 R
0L
0K
0M
b0 N
0O
0P
08
09
b0 7
06
0:
05
b0 <
b0 ;
bx B
bx 0
bx J
bx 2
#10000
0#
0&
#15000
1#
1&
b0 A
b1 A
b10 A
b11 A
b100 A
b101 A
b110 A
b111 A
b1000 A
b1001 A
b1010 A
b1011 A
b1100 A
b1101 A
b1110 A
b1111 A
b10000 A
b10001 A
b10010 A
b10011 A
b10100 A
b10101 A
b10110 A
b10111 A
b11000 A
b11001 A
b11010 A
b11011 A
b11100 A
b11101 A
b11110 A
b11111 A
b100000 A
#20000
0#
0&
#25000
1#
1&
b0 A
b1 A
b10 A
b11 A
b100 A
b101 A
b110 A
b111 A
b1000 A
b1001 A
b1010 A
b1011 A
b1100 A
b1101 A
b1110 A
b1111 A
b10000 A
b10001 A
b10010 A
b10011 A
b10100 A
b10101 A
b10110 A
b10111 A
b11000 A
b11001 A
b11010 A
b11011 A
b11100 A
b11101 A
b11110 A
b11111 A
b100000 A
#30000
0#
0&
#35000
1#
1&
b0 A
b1 A
b10 A
b11 A
b100 A
b101 A
b110 A
b111 A
b1000 A
b1001 A
b1010 A
b1011 A
b1100 A
b1101 A
b1110 A
b1111 A
b10000 A
b10001 A
b10010 A
b10011 A
b10100 A
b10101 A
b10110 A
b10111 A
b11000 A
b11001 A
b11010 A
b11011 A
b11100 A
b11101 A
b11110 A
b11111 A
b100000 A
#40000
0$
b1010000000000000000000000001101 "
0#
b1010000000000000000000000001101 %
0'
0&
b1101 +
b1101 -
b101000 ,
#45000
1#
1&
b0 ?
b0 @
b1 Q
b10 R
1L
15
b0 /
b0 .
b0 B
b0 0
b0 J
b0 2
#50000
0#
0&
#55000
1#
1&
b10 Q
b11 R
0L
1K
b1 N
1P
1O
19
18
b1 7
1:
05
b1101 D
0H
0I
b1101 3
b1101 C
b1101 4
b1101 B
b1101 0
b1101 E
b1101 1
b1101 J
b1101 2
#60000
0#
0&
#65000
1#
1&
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 D
b1101 <
b0 E
b0 1
b1101 ;
b0 3
b0 C
b0 4
b0 B
b0 0
b0 J
b0 2
#70000
0#
0&
#75000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#80000
b1010000000100001000000000001100 "
0#
b1010000000100001000000000001100 %
0&
b1000000000001100 +
b1 *
b1 (
b1100 -
#85000
1#
1&
b1 Q
b10 R
1L
15
#90000
0#
0&
#95000
1#
1&
b1101 @
b10 Q
b11 R
0L
1K
b1 N
1P
1O
19
18
b1 7
1:
05
b1101 /
b1100 D
b1100 3
b1100 C
b1100 4
b1100 B
b1100 0
b1100 E
b1100 1
b1100 J
b1100 2
#100000
0#
0&
#105000
1#
1&
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 D
b1100 <
b0 E
b0 1
b1100 ;
b0 3
b0 C
b0 4
b0 B
b0 0
b0 J
b0 2
#110000
0#
0&
#115000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#120000
b1000100001000000000000000010000 "
0#
b1000100001000000000000000010000 %
0&
b10000 +
b10 *
b0 (
b10000 -
b100010 ,
b11111111111111100000 D
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
#125000
1#
1&
b1 Q
b10 R
1L
15
#130000
0#
0&
#135000
1#
1&
b1101 ?
b1101 @
b10 Q
b11 R
0L
1K
b100 N
1P
18
b100 7
1:
05
b1101 /
b1101 .
b10000 D
b10000 3
b10000 C
b10000 4
b10000 B
b10000 0
b10000 J
b10000 2
#140000
0#
0&
#145000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
b0 7
08
16
0:
b0 /
b0 .
b11111111111111100000 D
b10000 <
b10000 ;
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
b0 B
b0 0
b0 J
b0 2
#150000
0#
0&
#155000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#160000
b1000000001100000000010000000000 "
0#
b1000000001100000000010000000000 %
0&
b10000000000 +
b11 *
b1 )
b0 -
b100000 ,
b1 D
b1 3
b1 C
b1 4
#165000
1#
1&
b1 Q
b10 R
1L
15
#170000
0#
0&
#175000
1#
1&
b1101 ?
b1100 @
b10 Q
b11 R
0L
1K
b10 N
1O
19
b10 7
1:
05
b1100 /
b1101 .
b1101 E
b1101 1
b1100 B
b1101 J
b1101 2
b1100 0
b11001 E
b11001 1
b11001 J
b11001 2
#180000
0#
0&
#185000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
b0 N
0O
09
b0 7
16
0:
b0 /
b0 .
b11001 <
b0 E
b0 1
b11001 ;
b1100 J
b0 B
b0 0
b1100 2
b0 J
b0 2
#190000
0#
0&
#195000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#200000
b1000000010000000000010000000001 "
0#
b1000000010000000000010000000001 %
0&
b10000000001 +
b100 *
b1 -
#205000
1#
1&
b1 Q
b10 R
1L
15
#210000
0#
0&
#215000
1#
1&
b1101 ?
b1100 @
b10 Q
b11 R
0L
1K
b10 N
1O
19
b10 7
1:
05
b1100 /
b1101 .
b1101 E
b1101 1
b1100 B
b1101 J
b1101 2
b1100 0
b1 E
b1 1
b1 J
b1 2
#220000
0#
0&
#225000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
b0 N
0O
09
b0 7
16
0:
b0 /
b0 .
b1 <
b0 E
b0 1
b1 ;
b1100 J
b0 B
b0 0
b1100 2
b0 J
b0 2
#230000
0#
0&
#235000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#240000
b1000000010100011001000000000010 "
0#
b1000000010100011001000000000010 %
0&
b11001000000000010 +
b101 *
b100 )
b11 (
b10 -
b100 D
b100 3
b100 C
b100 4
#245000
1#
1&
b1 Q
b10 R
1L
15
#250000
0#
0&
#255000
1#
1&
b11001 ?
b1 @
b10 Q
b11 R
0L
1K
b10 N
1O
19
b10 7
1:
05
b1 /
b11001 .
b1 B
b1 0
b1 E
b1 1
b1 J
b1 2
#260000
0#
0&
#265000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
b0 N
0O
09
b0 7
16
0:
b0 /
b0 .
b1 <
b0 E
b0 1
b1 ;
b0 B
b0 0
b0 J
b0 2
#270000
0#
0&
#275000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#280000
b1000000011000011001000000000100 "
0#
b1000000011000011001000000000100 %
0&
b11001000000000100 +
b110 *
b100 -
#285000
1#
1&
b1 Q
b10 R
1L
15
#290000
0#
0&
#295000
1#
1&
b11001 ?
b1 @
b10 Q
b11 R
0L
1K
b10 N
1O
19
b10 7
1:
05
b1 /
b11001 .
b11001 E
b11001 1
b1 B
b11001 J
b11001 2
b1 0
#300000
0#
0&
#305000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
b0 N
0O
09
b0 7
16
0:
b0 /
b0 .
b11001 <
b0 E
b0 1
b11001 ;
b1 J
b0 B
b0 0
b1 2
b0 J
b0 2
#310000
0#
0&
#315000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#320000
b1000000011100011001000000000011 "
0#
b1000000011100011001000000000011 %
0&
b11001000000000011 +
b111 *
b11 -
#325000
1#
1&
b1 Q
b10 R
1L
15
#330000
0#
0&
#335000
1#
1&
b11001 ?
b1 @
b10 Q
b11 R
0L
1K
b10 N
1O
19
b10 7
1:
05
b1 /
b11001 .
b11001 E
b11001 1
b1 B
b11001 J
b11001 2
b1 0
b11000 E
b11000 1
b11000 J
b11000 2
#340000
0#
0&
#345000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
b0 N
0O
09
b0 7
16
0:
b0 /
b0 .
b11000 <
b0 E
b0 1
b11000 ;
b1 J
b0 B
b0 0
b1 2
b0 J
b0 2
#350000
0#
0&
#355000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#360000
b1000000100000000001000000001000 "
0#
b1000000100000000001000000001000 %
0&
b1000000001000 +
b1000 *
b0 (
b1000 -
#365000
1#
1&
b1 Q
b10 R
1L
15
#370000
0#
0&
#375000
1#
1&
b1101 ?
b1 @
b10 Q
b11 R
0L
1K
b10 N
1P
1O
19
18
b10 7
1:
05
b1 /
b1101 .
b1101 E
b1101 1
b100 B
b1101 J
b1101 2
b100 0
b11010000 E
b11010000 1
b11010000 J
b11010000 2
#380000
0#
0&
#385000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b11010000 <
b0 E
b0 1
b11010000 ;
b100 J
b0 B
b0 0
b100 2
b0 J
b0 2
#390000
0#
0&
#395000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#400000
b1000000100100001010000000001011 "
0#
b1000000100100001010000000001011 %
0&
b1010000000001011 +
b1001 *
b1000 )
b1 (
b1011 -
b1000 D
b1000 3
b1000 C
b1000 4
#405000
1#
1&
b1 Q
b10 R
1L
15
#410000
0#
0&
#415000
1#
1&
b1100 ?
b11010000 @
b10 Q
b11 R
0L
1K
b10 N
1P
1O
19
18
b10 7
1:
05
b11010000 /
b1100 .
b110000000000000000000000000000001100 G
b1100 E
b1100 1
b1000 B
b1100 J
b1100 2
b1000 0
b1100000000000000000000000000 G
b1100000000000000000000000000 E
b1100000000000000000000000000 1
b1100000000000000000000000000 J
b1100000000000000000000000000 2
#420000
0#
0&
#425000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b1100000000000000000000000000 <
b0 E
b0 1
b1100000000000000000000000000 ;
b1000 J
b0 B
b0 0
b1000 2
b0 J
b0 2
#430000
0#
0&
#435000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#440000
b1011000000000000000000000011111 "
0#
b1011000000000000000000000011111 %
0&
b11111 +
b0 *
b0 )
b0 (
b11111 -
b101100 ,
b11111111111111100000 D
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
#445000
1#
1&
b1 Q
b10 R
1L
15
#450000
0#
0&
#455000
1#
1&
b1101 ?
b1101 @
b10 Q
b11 R
0L
1K
b11 N
1P
1O
19
18
b11 7
1:
05
b1101 /
b1101 .
b11111 D
b1101 E
b1101 1
b11111 3
b11111 C
b11111 4
b11111 B
b1101 J
b1101 2
b11111 0
b11111 E
b11111 1
b11111 J
b11111 2
#460000
0#
0&
#465000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b11111111111111100000 D
b11111 <
b0 E
b0 1
b11111 ;
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
b0 B
b0 0
b0 J
b0 2
#470000
0#
0&
#475000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#480000
b1010110000100001000000000010101 "
0#
b1010110000100001000000000010101 %
0&
b1000000000010101 +
b1 *
b1 (
b10101 -
b101011 ,
#485000
1#
1&
b1 Q
b10 R
1L
15
#490000
0#
0&
#495000
1#
1&
b1100 ?
b11111 @
b10 Q
b11 R
0L
1K
b11 N
1P
1O
19
18
b11 7
1:
05
b11111 /
b1100 .
b10101 D
b1100 E
b1100 1
b10101 3
b10101 C
b10101 4
b10101 B
b1100 J
b1100 2
b10101 0
b11001 E
b11001 1
b11001 J
b11001 2
#500000
0#
0&
#505000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b11111111111111100000 D
b11001 <
b0 E
b0 1
b11001 ;
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
b10101 J
b0 B
b0 0
b10101 2
b0 J
b0 2
#510000
0#
0&
#515000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#520000
0#
0&
#525000
1#
1&
b1 Q
b10 R
1L
15
#530000
0#
0&
#535000
1#
1&
b11001 ?
b11111 @
b10 Q
b11 R
0L
1K
b11 N
1P
1O
19
18
b11 7
1:
05
b11111 /
b11001 .
b10101 D
b11001 E
b11001 1
b10101 3
b10101 C
b10101 4
b10101 B
b11001 J
b11001 2
b10101 0
b1100 E
b1100 1
b1100 J
b1100 2
#540000
0#
0&
#545000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b11111111111111100000 D
b1100 <
b0 E
b0 1
b1100 ;
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
b10101 J
b0 B
b0 0
b10101 2
b0 J
b0 2
#550000
0#
0&
#555000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#560000
0#
0&
#565000
1#
1&
b1 Q
b10 R
1L
15
#570000
0#
0&
#575000
1#
1&
b1100 ?
b11111 @
b10 Q
b11 R
0L
1K
b11 N
1P
1O
19
18
b11 7
1:
05
b11111 /
b1100 .
b10101 D
b1100 E
b1100 1
b10101 3
b10101 C
b10101 4
b10101 B
b1100 J
b1100 2
b10101 0
b11001 E
b11001 1
b11001 J
b11001 2
#580000
0#
0&
#585000
1#
1&
b0 ?
b0 @
b11 Q
b0 R
0K
1M
0P
b0 N
0O
09
b0 7
08
16
0:
b0 /
b0 .
b11111111111111100000 D
b11001 <
b0 E
b0 1
b11001 ;
b11111111111111100000 3
b11111111111111111111111111100000 C
b11111111111111111111111111100000 4
b10101 J
b0 B
b0 0
b10101 2
b0 J
b0 2
#590000
0#
0&
#595000
1#
1&
b0 Q
b1 R
0M
06
b0 <
b0 ;
#600000
