// Seed: 3478804136
module module_0 (
    input  uwire id_0,
    input  wand  id_1,
    output tri0  id_2,
    output wand  id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  assign id_3 = id_4;
  wire id_7;
  assign id_2 = id_4;
  assign id_3 = id_4;
  assign module_1.type_15 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4
);
  wire id_6;
  localparam id_7 = 1;
  xor primCall (id_1, id_10, id_0, id_2, id_6);
  wire id_8, id_9, id_10, id_11;
  tri1 id_12 = -1, id_13;
  assign id_8 = id_6;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_1,
      id_0,
      id_3
  );
endmodule
