#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Oct  4 14:50:42 2021
# Process ID: 281603
# Current directory: /home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/HW_Ver_less_ILAs/SDUAM.tmp/Clock_Divider_v1_0_project/Clock_Divider_v1_0_project.runs/synth_1
# Command line: vivado -log Clock_Divider.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock_Divider.tcl
# Log file: /home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/HW_Ver_less_ILAs/SDUAM.tmp/Clock_Divider_v1_0_project/Clock_Divider_v1_0_project.runs/synth_1/Clock_Divider.vds
# Journal file: /home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/HW_Ver_less_ILAs/SDUAM.tmp/Clock_Divider_v1_0_project/Clock_Divider_v1_0_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Clock_Divider.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/ip_repo/AXIS_Splitter_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saad/Xilinx/2UnderwaterModem/MyXilinx/myIP_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/ip_repo/clock_divider'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/saad/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top Clock_Divider -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 281634
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2575.164 ; gain = 0.000 ; free physical = 467 ; free virtual = 2647
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Clock_Divider' [/home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/ip_repo/clock_divider/src/clock_divider.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'Clock_Divider' (1#1) [/home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/ip_repo/clock_divider/src/clock_divider.vhd:16]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2575.164 ; gain = 0.000 ; free physical = 141 ; free virtual = 2236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2575.164 ; gain = 0.000 ; free physical = 169 ; free virtual = 1767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 164 ; free virtual = 1763
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 170 ; free virtual = 1659
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 712 ; free virtual = 2226
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 708 ; free virtual = 2226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 704 ; free virtual = 2227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |LUT4   |     6|
|5     |LUT5   |    34|
|6     |LUT6   |     1|
|7     |FDCE   |    32|
|8     |FDPE   |     1|
|9     |FDRE   |     1|
|10    |IBUF   |     2|
|11    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    88|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 702 ; free virtual = 2217
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.062 ; gain = 7.898 ; free physical = 703 ; free virtual = 2218
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2583.070 ; gain = 7.898 ; free physical = 703 ; free virtual = 2218
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.070 ; gain = 0.000 ; free physical = 775 ; free virtual = 2301
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2583.070 ; gain = 0.000 ; free physical = 683 ; free virtual = 2228
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 46ea9bec
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 2583.070 ; gain = 8.012 ; free physical = 834 ; free virtual = 2379
INFO: [Common 17-1381] The checkpoint '/home/saad/Xilinx/2UnderwaterModem/MyXilinx/SDUAM/HW_Ver_less_ILAs/SDUAM.tmp/Clock_Divider_v1_0_project/Clock_Divider_v1_0_project.runs/synth_1/Clock_Divider.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_Divider_utilization_synth.rpt -pb Clock_Divider_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct  4 14:51:04 2021...
