
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.20000000000000000000;
2.20000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_12_12_20_1";
mvm_12_12_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_12_12_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_12_12_20_1' with
	the parameters "12,12,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k12_p12_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "4,12". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP12 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k12_p12_b20_g1' with
	the parameters "1,12,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col12_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,12". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col12_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "20,12,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE12_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE12' with
	the parameters "4,11". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP11 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 683 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP11_0'
  Processing 'memory_b20_SIZE12_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE12_0'
  Processing 'singlepath_n_row1_n_col12_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b4_TOP12'
  Processing 'multipath_k12_p12_b20_g1'
  Processing 'mvm_12_12_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:24  109396.5      1.32     330.0    7683.4                          
    0:00:24  109396.5      1.32     330.0    7683.4                          
    0:00:24  109635.9      1.32     330.0    7683.4                          
    0:00:24  109875.3      1.32     330.0    7683.4                          
    0:00:24  110114.7      1.32     330.0    7683.4                          
    0:00:40  107099.3      0.63     103.6     190.6                          
    0:00:40  107099.3      0.63     103.6     190.6                          
    0:00:40  107099.3      0.63     103.6     190.6                          
    0:00:40  107096.7      0.63     103.4     190.6                          
    0:00:41  107096.7      0.63     103.4     190.6                          
    0:00:50   88180.3      0.62      68.2      96.9                          
    0:00:52   88130.9      0.61      67.0      80.4                          
    0:00:55   88137.0      0.60      65.1      63.3                          
    0:00:55   88141.5      0.59      62.8      46.9                          
    0:00:56   88146.3      0.57      60.2      35.7                          
    0:00:56   88152.1      0.53      59.3      32.3                          
    0:00:57   88166.0      0.52      57.6      30.6                          
    0:00:57   88182.5      0.51      57.1      30.6                          
    0:00:58   88195.8      0.50      56.5      29.0                          
    0:00:58   87727.3      0.50      56.5      29.0                          
    0:00:58   87727.3      0.50      56.5      29.0                          
    0:00:59   87725.7      0.49      56.2       0.0                          
    0:00:59   87725.7      0.49      56.2       0.0                          
    0:00:59   87725.7      0.49      56.2       0.0                          
    0:00:59   87725.7      0.49      56.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:59   87725.7      0.49      56.2       0.0                          
    0:00:59   87757.1      0.47      54.9       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:00:59   87779.7      0.45      53.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:00:59   87797.8      0.44      53.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87807.1      0.44      52.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87821.5      0.43      52.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87846.8      0.43      52.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87870.2      0.42      51.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87894.4      0.42      51.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87907.7      0.41      51.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:00   87934.3      0.41      50.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:00   87951.6      0.41      48.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87976.6      0.41      46.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   87993.9      0.41      44.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:01   88008.0      0.41      43.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88021.0      0.41      43.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88038.0      0.40      43.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88050.0      0.40      42.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:01   88062.5      0.40      42.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88075.8      0.40      42.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88085.6      0.39      42.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88093.1      0.39      42.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:01   88098.9      0.39      42.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88104.3      0.39      42.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88118.1      0.38      42.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88126.3      0.38      42.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88139.9      0.38      41.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88151.6      0.38      41.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88171.0      0.37      40.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88190.4      0.37      39.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88210.1      0.37      38.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:02   88227.4      0.37      37.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:02   88246.8      0.36      37.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:03   88276.1      0.35      36.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88287.5      0.35      36.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88300.0      0.34      35.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88315.5      0.34      34.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88328.8      0.33      33.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88345.5      0.33      32.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88360.9      0.33      32.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88369.7      0.33      31.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:03   88378.5      0.32      31.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:03   88384.6      0.32      31.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:03   88400.8      0.32      31.0       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88408.3      0.32      30.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88423.2      0.32      30.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88430.9      0.31      30.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88445.5      0.31      29.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:04   88450.1      0.31      29.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88461.0      0.31      29.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88473.7      0.31      28.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88490.2      0.30      28.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:04   88500.9      0.30      28.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:04   88520.8      0.30      26.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88535.4      0.30      26.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88544.0      0.29      26.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88553.0      0.29      26.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88566.8      0.29      25.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88578.8      0.29      25.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88585.7      0.28      24.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88604.9      0.28      24.4       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:05   88626.4      0.28      24.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:05   88635.2      0.27      23.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88643.2      0.27      23.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:05   88663.4      0.27      22.9      13.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88669.5      0.26      22.5      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:06   88679.3      0.26      22.3      13.1 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88693.2      0.26      21.7      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88705.9      0.26      21.5      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88726.2      0.26      21.0      13.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88739.2      0.25      21.0      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88746.9      0.25      20.9      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88760.7      0.25      20.8      13.1 path/genblk1[10].path/path/add_out_reg[39]/D
    0:01:06   88767.4      0.25      20.6      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:06   88778.3      0.24      20.6      13.1 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:06   88788.4      0.24      20.4      13.1 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:07   88797.4      0.24      20.3      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88801.4      0.24      20.2      13.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88818.2      0.24      19.9      13.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88819.5      0.24      19.8      13.1 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88824.0      0.24      19.8      13.1 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88837.3      0.23      19.8      37.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88851.2      0.23      19.3      37.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88853.6      0.23      19.3      37.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:07   88856.0      0.23      19.2      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88863.4      0.23      19.1      37.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:07   88868.5      0.23      19.0      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88877.5      0.23      18.9      37.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88879.6      0.23      18.8      37.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88883.4      0.23      18.8      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88887.4      0.23      18.7      37.3 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88905.7      0.23      18.2      37.3 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:08   88911.3      0.23      18.1      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88921.4      0.22      17.9      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:08   88927.8      0.22      17.7      37.3 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88934.4      0.22      17.7      37.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88942.7      0.22      17.5      37.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88948.5      0.22      17.4      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:08   88953.3      0.22      17.4      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88959.7      0.22      17.3      37.3 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88974.3      0.21      16.8      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88980.7      0.21      16.7      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:09   88986.6      0.21      16.4      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:09   88997.7      0.21      15.9      37.3 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89009.2      0.21      15.5      37.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89017.2      0.20      15.0      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89023.8      0.20      14.6      37.3 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:09   89030.5      0.20      14.4      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:09   89034.5      0.20      14.3      37.3 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:09   89043.5      0.20      13.6      37.3 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:10   89050.1      0.20      13.5      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89052.0      0.20      13.5      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89057.1      0.19      13.4      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89062.7      0.19      13.3      37.3 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:10   89066.9      0.19      13.2      37.3 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89071.2      0.19      13.1      37.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89076.0      0.19      13.1      37.3 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89080.5      0.19      13.0      37.3 path/path/path/genblk1.add_in_reg[39]/D
    0:01:10   89085.8      0.19      13.0      37.3 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:10   89097.2      0.18      12.9      37.3 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89104.4      0.18      12.9      37.3 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89111.6      0.18      12.8      37.3 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89116.9      0.18      12.8      37.3 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89126.2      0.18      12.8      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89129.9      0.18      12.7      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89140.1      0.18      12.6      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89148.8      0.18      12.5      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89153.9      0.18      12.4      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:11   89158.9      0.18      12.3      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:11   89164.0      0.17      12.2      50.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:11   89169.1      0.17      12.1      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89180.8      0.17      12.0      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89187.7      0.17      12.0      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89188.7      0.17      11.9      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:12   89197.5      0.17      11.5      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89200.2      0.17      11.4      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89214.0      0.17      11.0      50.4 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89221.2      0.17      10.9      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89226.0      0.17      10.8      50.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89227.8      0.16      10.8      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:12   89239.3      0.16      10.3      50.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:12   89242.7      0.16      10.3      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:12   89246.7      0.16      10.2      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89250.7      0.16      10.2      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:13   89259.5      0.16      10.1      50.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89268.5      0.16      10.0      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89277.8      0.16       9.8      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89289.3      0.16       9.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89298.9      0.16       9.2      50.4 path/genblk1[2].path/path/add_out_reg[39]/D
    0:01:13   89304.7      0.16       9.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:13   89316.7      0.15       8.7      50.4 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:13   89315.9      0.15       8.7      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89319.9      0.15       8.8      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89323.3      0.15       8.7      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89326.0      0.15       8.6      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89328.9      0.14       8.5      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89331.3      0.14       8.5      50.4 path/path/path/add_out_reg[39]/D
    0:01:14   89333.4      0.14       8.5      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89336.9      0.14       8.4      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89342.5      0.14       8.4      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:14   89355.5      0.14       8.3      50.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:14   89357.6      0.14       8.3      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89365.4      0.14       8.2      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:14   89367.5      0.14       8.1      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:15   89368.6      0.14       8.1      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89370.7      0.14       8.1      50.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89379.7      0.14       7.9      50.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89384.0      0.14       7.9      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:15   89391.7      0.14       7.9      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89396.2      0.13       7.8      50.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89404.7      0.13       7.6      50.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:15   89410.3      0.13       7.6      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89415.1      0.13       7.6      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89420.2      0.13       7.5      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:15   89420.2      0.13       7.5      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89423.9      0.13       7.5      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89430.8      0.13       7.5      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89430.8      0.13       7.5      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89431.6      0.13       7.5      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89441.4      0.13       7.4      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89442.2      0.13       7.4      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89444.4      0.13       7.4      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89445.7      0.13       7.4      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:16   89448.6      0.13       7.4      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:16   89452.9      0.12       7.3      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:16   89455.5      0.12       7.3      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89457.9      0.12       7.3      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89468.3      0.12       7.2      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89470.7      0.12       7.2      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89477.3      0.12       7.0      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89481.1      0.12       7.0      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89489.8      0.12       7.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89497.8      0.12       6.9      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89503.9      0.12       6.9      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:17   89505.8      0.12       6.7      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:17   89510.1      0.12       6.7      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:17   89513.8      0.11       6.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89516.2      0.11       6.6      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89523.1      0.11       6.5      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89532.4      0.11       6.5      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89536.7      0.11       6.5      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89539.9      0.11       6.5      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89542.5      0.11       6.5      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89550.0      0.11       6.4      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:18   89554.5      0.11       6.3      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89556.1      0.11       6.3      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89557.1      0.11       6.3      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:18   89561.7      0.11       6.3      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:18   89567.0      0.11       6.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89573.4      0.11       6.2      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89576.6      0.11       6.2      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89580.0      0.10       6.2      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89583.5      0.10       6.2      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89586.1      0.10       6.0      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89586.4      0.10       6.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89589.9      0.10       6.0      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89594.1      0.10       6.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89598.1      0.10       6.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:19   89601.6      0.10       6.0      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89603.4      0.10       5.9      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:19   89608.5      0.10       5.8      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89609.8      0.10       5.8      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89615.9      0.10       5.7      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89623.1      0.10       5.7      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89629.2      0.10       5.7      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89631.6      0.10       5.6      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89634.8      0.10       5.6      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89638.8      0.10       5.6      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:20   89642.5      0.10       5.6      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89644.9      0.10       5.6      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:20   89647.3      0.10       5.6      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89650.2      0.10       5.5      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:20   89650.8      0.10       5.5      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:21   89656.4      0.09       5.5      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89661.9      0.09       5.4      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89664.6      0.09       5.4      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89669.9      0.09       5.4      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89674.2      0.09       5.3      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89676.6      0.09       5.3      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89683.0      0.09       5.3      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89683.2      0.09       5.2      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89686.2      0.09       5.2      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89688.0      0.09       5.2      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:21   89689.1      0.09       5.2      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89691.2      0.09       5.2      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:21   89693.9      0.09       5.2      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89696.0      0.09       5.2      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89700.3      0.09       5.1      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89700.8      0.09       5.1      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89709.0      0.09       5.0      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89711.2      0.09       5.0      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89714.4      0.09       5.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89717.5      0.09       5.0      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89724.2      0.09       4.9      50.4 path/path/path/genblk1.add_in_reg[39]/D
    0:01:22   89729.2      0.09       4.9      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89733.8      0.09       4.9      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:22   89736.7      0.09       4.8      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:22   89741.7      0.08       4.8      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89747.9      0.08       4.7      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89752.7      0.08       4.7      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89755.6      0.08       4.7      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89761.2      0.08       4.6      50.4 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89764.6      0.08       4.6      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89774.2      0.08       4.5      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89776.1      0.08       4.4      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89778.5      0.08       4.4      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89784.8      0.08       4.4      50.4 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:23   89789.4      0.08       4.3      50.4 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89796.0      0.08       4.3      50.4 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89801.3      0.08       4.2      50.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:23   89803.5      0.08       4.2      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:23   89809.3      0.08       4.1      50.4 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89810.6      0.08       4.1      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89816.8      0.08       4.1      50.4 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89820.2      0.08       4.0      50.4 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89823.9      0.08       4.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89829.0      0.08       4.0      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89833.0      0.08       4.0      50.4 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89836.2      0.08       4.0      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89837.5      0.08       3.9      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89842.3      0.07       3.9      50.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:24   89843.6      0.07       3.9      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:24   89847.9      0.07       3.9      50.4 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89851.1      0.07       3.9      50.4 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:24   89851.9      0.07       3.9      50.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:25   89852.7      0.07       3.9      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89851.9      0.07       3.8      50.4 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:25   89854.5      0.07       3.8      50.4 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:26   89854.5      0.07       3.8      50.4                          
    0:01:26   89839.6      0.07       3.8      50.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:26   89839.6      0.07       3.8      50.4                          
    0:01:26   89814.9      0.07       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89817.6      0.07       3.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89818.9      0.07       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89822.1      0.07       3.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89823.7      0.07       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89823.9      0.07       3.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89823.4      0.07       3.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89824.2      0.07       3.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89824.5      0.07       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89826.9      0.07       3.8       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89830.3      0.07       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   89834.3      0.07       3.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:27   89835.1      0.07       3.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:27   89837.8      0.07       3.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:27   89841.2      0.07       3.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:28   89849.2      0.07       3.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:28   89854.0      0.07       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89855.3      0.07       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:28   89860.9      0.07       3.5       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:28   89860.9      0.07       3.5       0.0                          
    0:01:28   89860.9      0.07       3.5       0.0                          
    0:01:32   89512.7      0.07       3.5       0.0                          
    0:01:32   89467.0      0.07       3.5       0.0                          
    0:01:32   89453.7      0.07       3.5       0.0                          
    0:01:33   89452.1      0.07       3.5       0.0                          
    0:01:33   89451.0      0.07       3.5       0.0                          
    0:01:33   89451.0      0.07       3.5       0.0                          
    0:01:33   89451.0      0.07       3.5       0.0                          
    0:01:34   89382.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89378.4      0.08       3.7       0.0                          
    0:01:34   89380.0      0.07       3.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:34   89382.4      0.07       3.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89402.9      0.07       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:35   89410.0      0.07       3.2       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89417.0      0.07       3.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89427.1      0.07       2.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35   89429.2      0.07       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:35   89432.4      0.07       2.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:35   89435.3      0.07       2.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:36   89436.6      0.07       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89438.8      0.07       2.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89446.5      0.07       2.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89451.5      0.07       2.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89453.4      0.07       2.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:36   89456.3      0.07       2.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89460.6      0.07       2.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89469.4      0.07       2.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89476.0      0.07       2.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36   89478.4      0.07       2.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89485.1      0.06       2.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:36   89491.7      0.06       2.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89503.4      0.06       2.5       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89509.5      0.06       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89518.3      0.06       2.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89530.3      0.06       2.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89546.0      0.06       2.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37   89553.7      0.06       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:37   89554.5      0.06       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89558.5      0.06       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89560.9      0.06       2.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:37   89560.9      0.06       2.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:38   89564.6      0.06       2.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89568.6      0.06       2.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89584.8      0.06       2.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38   89593.6      0.06       2.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89595.2      0.06       2.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89601.0      0.06       2.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89610.3      0.06       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89610.6      0.06       2.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89617.5      0.06       2.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89622.3      0.06       2.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89627.9      0.06       2.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38   89631.4      0.06       1.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89636.7      0.06       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89642.0      0.06       1.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89647.1      0.06       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89652.9      0.06       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89662.2      0.05       1.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89663.0      0.05       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89663.8      0.05       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89667.8      0.05       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89673.4      0.05       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89675.0      0.05       1.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:39   89676.3      0.05       1.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89680.6      0.05       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89683.8      0.05       1.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89684.3      0.05       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89684.6      0.05       1.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89685.1      0.05       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89687.5      0.05       1.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:40   89688.0      0.05       1.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89693.6      0.05       1.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89694.4      0.05       1.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:40   89704.5      0.05       1.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40   89706.9      0.05       1.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89711.4      0.05       1.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89714.4      0.05       1.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89715.4      0.05       1.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41   89715.1      0.05       1.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89717.8      0.05       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89725.0      0.05       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:41   89726.1      0.05       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89726.9      0.05       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89727.7      0.05       1.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89728.7      0.05       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:41   89730.3      0.05       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89734.8      0.05       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89738.3      0.05       1.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89740.7      0.05       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89743.1      0.05       1.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89746.8      0.04       1.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89750.8      0.04       1.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89755.3      0.04       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89755.3      0.04       1.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89763.3      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89767.6      0.04       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:42   89768.6      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:42   89771.0      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89771.0      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89773.9      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89774.7      0.04       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89779.8      0.04       1.3       0.0 path/genblk1[6].path/path/add_out_reg[39]/D
    0:01:43   89784.6      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89785.1      0.04       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:43   89785.9      0.04       1.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89787.2      0.04       1.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89791.2      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43   89793.6      0.04       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:44   89794.9      0.04       1.3       0.0                          
    0:01:44   89787.0      0.04       1.3       0.0                          
    0:01:44   89749.5      0.04       1.3       0.0                          
    0:01:44   89709.6      0.04       1.3       0.0                          
    0:01:44   89660.4      0.04       1.3       0.0                          
    0:01:44   89604.8      0.04       1.3       0.0                          
    0:01:44   89559.5      0.04       1.3       0.0                          
    0:01:45   89520.4      0.04       1.3       0.0                          
    0:01:45   89476.3      0.04       1.3       0.0                          
    0:01:45   89438.8      0.04       1.3       0.0                          
    0:01:45   89394.1      0.04       1.3       0.0                          
    0:01:45   89352.9      0.04       1.3       0.0                          
    0:01:45   89252.3      0.04       1.3       0.0                          
    0:01:46   89151.8      0.04       1.3       0.0                          
    0:01:46   89051.2      0.04       1.3       0.0                          
    0:01:46   88950.7      0.04       1.3       0.0                          
    0:01:47   88867.9      0.04       1.3       0.0                          
    0:01:48   88752.8      0.04       1.3       0.0                          
    0:01:48   88615.5      0.04       1.3       0.0                          
    0:01:48   88563.4      0.04       1.3       0.0                          
    0:01:48   88561.5      0.04       1.3       0.0                          
    0:01:48   88561.0      0.04       1.3       0.0                          
    0:01:48   88544.0      0.04       1.3       0.0                          
    0:01:49   88350.8      0.04       1.3       0.0                          
    0:01:49   88157.7      0.04       1.3       0.0                          
    0:01:50   87984.0      0.04       1.3       0.0                          
    0:01:50   87981.4      0.04       1.3       0.0                          
    0:01:50   87978.2      0.04       1.3       0.0                          
    0:01:50   87972.1      0.04       1.3       0.0                          
    0:01:50   87971.3      0.04       1.3       0.0                          
    0:01:51   87967.8      0.04       1.4       0.0                          
    0:01:52   87963.3      0.04       1.4       0.0                          
    0:01:53   87951.3      0.04       1.4       0.0                          
    0:01:53   87947.8      0.04       1.4       0.0                          
    0:01:55   87947.0      0.04       1.4       0.0                          
    0:01:55   87914.9      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:55   87913.8      0.07       1.5       0.0                          
    0:01:56   87917.5      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87918.3      0.04       1.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87919.9      0.04       1.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:56   87922.3      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87939.9      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:56   87943.6      0.04       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87944.1      0.04       1.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87945.7      0.04       1.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87946.2      0.04       1.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87947.0      0.04       1.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87950.5      0.04       1.3       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57   87952.1      0.04       1.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87952.1      0.04       1.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87954.2      0.04       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:57   87956.6      0.04       1.3       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:57   87959.8      0.04       1.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:57   87967.3      0.04       1.2       0.0 path/genblk1[3].path/path/add_out_reg[39]/D
    0:01:57   87975.0      0.04       1.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:57   87977.1      0.04       1.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87977.6      0.04       1.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87978.7      0.04       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:58   87984.0      0.04       1.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87988.5      0.04       1.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58   87998.9      0.04       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88008.8      0.04       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:58   88010.6      0.04       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:58   88015.7      0.04       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88019.7      0.04       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88022.3      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:58   88027.6      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88029.0      0.03       1.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88030.8      0.03       1.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88033.0      0.03       1.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59   88039.1      0.03       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:59   88041.5      0.03       1.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88042.3      0.03       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88044.7      0.03       1.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:59   88045.7      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:59   88049.7      0.03       1.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:01:59   88051.1      0.03       1.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88053.7      0.03       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88054.8      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88056.4      0.03       1.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88056.4      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:00   88057.2      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88058.5      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88059.0      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88060.9      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88061.2      0.03       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88060.9      0.03       1.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:00   88067.8      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:01   88075.8      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88076.6      0.03       1.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:01   88080.0      0.03       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88080.0      0.03       1.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:01   88084.3      0.03       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88084.6      0.03       1.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88088.3      0.03       1.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88091.2      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88094.4      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:01   88097.6      0.03       1.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88102.9      0.03       1.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88104.0      0.03       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88105.1      0.03       1.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88109.0      0.03       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88118.4      0.03       0.9       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:02   88121.3      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:02   88120.5      0.03       0.9       0.0                          
    0:02:02   88120.5      0.03       0.9       0.0                          
    0:02:03   88124.2      0.03       0.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88125.8      0.03       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88125.8      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88133.5      0.03       0.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:03   88134.3      0.03       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88139.4      0.03       0.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88145.7      0.03       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88153.2      0.03       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:03   88155.6      0.03       0.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:04   88158.3      0.03       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88163.0      0.03       0.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88167.8      0.02       0.8       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88173.7      0.02       0.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   88175.0      0.02       0.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88182.5      0.02       0.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88184.1      0.02       0.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88187.8      0.02       0.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04   88190.7      0.02       0.7       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:04   88194.4      0.02       0.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88193.6      0.02       0.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:04   88197.1      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04   88198.4      0.02       0.7       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:05   88200.3      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88204.3      0.02       0.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88207.5      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88210.4      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:05   88214.1      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88214.9      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88219.2      0.02       0.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88223.2      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:05   88227.7      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88228.7      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88232.7      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88234.9      0.02       0.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:05   88241.0      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:02:05   88243.1      0.02       0.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88245.5      0.02       0.6       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88249.0      0.02       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06   88251.9      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88255.3      0.02       0.5       0.0 path/genblk1[8].path/path/add_out_reg[39]/D
    0:02:06   88259.6      0.02       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88261.5      0.02       0.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88267.3      0.02       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88273.4      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:06   88275.0      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88281.9      0.02       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88284.1      0.02       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88285.9      0.02       0.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88290.7      0.02       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:06   88295.8      0.02       0.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88301.9      0.02       0.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:07   88306.9      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:07   88310.7      0.01       0.4       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 9391 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:18:57 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_12_12_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              44071.412295
Buf/Inv area:                     5599.300029
Noncombinational area:           44239.256488
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 88310.668783
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:19:02 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_12_12_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  22.0044 mW   (92%)
  Net Switching Power  =   1.8585 mW    (8%)
                         ---------
Total Dynamic Power    =  23.8628 mW  (100%)

Cell Leakage Power     =   1.7239 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.0874e+04          235.8237        7.3665e+05        2.1847e+04  (  85.38%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.1298e+03        1.6227e+03        9.8727e+05        3.7397e+03  (  14.62%)
--------------------------------------------------------------------------------------------------
Total          2.2004e+04 uW     1.8585e+03 uW     1.7239e+06 nW     2.5587e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_12_12_20_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 06:19:02 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_12_12_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[9]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri[9]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[9] (memory_b20_SIZE12_LOGSIZE4_12)
                                                          0.00       0.22 f
  path/genblk1[6].path/Mat_a_Mem/data_out[9] (seqMemory_b20_SIZE12_12)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/in0[9] (mac_b20_g1_6)         0.00       0.22 f
  path/genblk1[6].path/path/mult_21/a[9] (mac_b20_g1_6_DW_mult_tc_1)
                                                          0.00       0.22 f
  path/genblk1[6].path/path/mult_21/U1313/Z (XOR2_X1)     0.08       0.30 f
  path/genblk1[6].path/path/mult_21/U1262/ZN (NAND2_X1)
                                                          0.03       0.33 r
  path/genblk1[6].path/path/mult_21/U993/Z (BUF_X1)       0.05       0.38 r
  path/genblk1[6].path/path/mult_21/U1809/ZN (OAI22_X1)
                                                          0.04       0.42 f
  path/genblk1[6].path/path/mult_21/U408/CO (FA_X1)       0.11       0.53 f
  path/genblk1[6].path/path/mult_21/U399/S (FA_X1)        0.13       0.65 f
  path/genblk1[6].path/path/mult_21/U397/S (FA_X1)        0.13       0.79 r
  path/genblk1[6].path/path/mult_21/U396/S (FA_X1)        0.12       0.91 f
  path/genblk1[6].path/path/mult_21/U1682/ZN (NOR2_X1)
                                                          0.04       0.95 r
  path/genblk1[6].path/path/mult_21/U1683/ZN (OAI21_X1)
                                                          0.03       0.98 f
  path/genblk1[6].path/path/mult_21/U1134/ZN (AOI21_X1)
                                                          0.06       1.04 r
  path/genblk1[6].path/path/mult_21/U1945/ZN (OAI21_X1)
                                                          0.03       1.07 f
  path/genblk1[6].path/path/mult_21/U1066/ZN (AOI21_X1)
                                                          0.04       1.11 r
  path/genblk1[6].path/path/mult_21/U1944/ZN (OAI21_X1)
                                                          0.03       1.14 f
  path/genblk1[6].path/path/mult_21/U1318/ZN (AOI21_X1)
                                                          0.04       1.18 r
  path/genblk1[6].path/path/mult_21/U1870/ZN (OAI21_X1)
                                                          0.03       1.22 f
  path/genblk1[6].path/path/mult_21/U1316/ZN (AOI21_X1)
                                                          0.04       1.26 r
  path/genblk1[6].path/path/mult_21/U1844/ZN (OAI21_X1)
                                                          0.03       1.29 f
  path/genblk1[6].path/path/mult_21/U1301/ZN (AOI21_X1)
                                                          0.04       1.33 r
  path/genblk1[6].path/path/mult_21/U1869/ZN (OAI21_X1)
                                                          0.03       1.37 f
  path/genblk1[6].path/path/mult_21/U1866/ZN (AOI21_X1)
                                                          0.04       1.41 r
  path/genblk1[6].path/path/mult_21/U1943/ZN (OAI21_X1)
                                                          0.03       1.44 f
  path/genblk1[6].path/path/mult_21/U1942/ZN (AOI21_X1)
                                                          0.04       1.48 r
  path/genblk1[6].path/path/mult_21/U1895/ZN (INV_X1)     0.03       1.51 f
  path/genblk1[6].path/path/mult_21/U1274/ZN (NAND2_X1)
                                                          0.04       1.55 r
  path/genblk1[6].path/path/mult_21/U1277/ZN (NAND3_X1)
                                                          0.04       1.59 f
  path/genblk1[6].path/path/mult_21/U1284/ZN (NAND2_X1)
                                                          0.04       1.62 r
  path/genblk1[6].path/path/mult_21/U1278/ZN (NAND3_X1)
                                                          0.04       1.66 f
  path/genblk1[6].path/path/mult_21/U988/ZN (NAND2_X1)
                                                          0.04       1.70 r
  path/genblk1[6].path/path/mult_21/U1045/ZN (NAND3_X1)
                                                          0.03       1.73 f
  path/genblk1[6].path/path/mult_21/U1052/ZN (NAND2_X1)
                                                          0.03       1.77 r
  path/genblk1[6].path/path/mult_21/U1044/ZN (NAND3_X1)
                                                          0.04       1.80 f
  path/genblk1[6].path/path/mult_21/U1235/ZN (NAND2_X1)
                                                          0.04       1.84 r
  path/genblk1[6].path/path/mult_21/U1238/ZN (NAND3_X1)
                                                          0.04       1.88 f
  path/genblk1[6].path/path/mult_21/U1243/ZN (NAND2_X1)
                                                          0.04       1.91 r
  path/genblk1[6].path/path/mult_21/U1047/ZN (NAND3_X1)
                                                          0.04       1.96 f
  path/genblk1[6].path/path/mult_21/U1043/ZN (NAND2_X1)
                                                          0.03       1.99 r
  path/genblk1[6].path/path/mult_21/U1086/ZN (NAND3_X1)
                                                          0.03       2.03 f
  path/genblk1[6].path/path/mult_21/U1210/ZN (NAND2_X1)
                                                          0.04       2.06 r
  path/genblk1[6].path/path/mult_21/U1211/ZN (NAND3_X1)
                                                          0.04       2.10 f
  path/genblk1[6].path/path/mult_21/U1213/ZN (NAND2_X1)
                                                          0.03       2.13 r
  path/genblk1[6].path/path/mult_21/U1177/ZN (AND3_X1)
                                                          0.05       2.17 r
  path/genblk1[6].path/path/mult_21/product[39] (mac_b20_g1_6_DW_mult_tc_1)
                                                          0.00       2.17 r
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.18 r
  data arrival time                                                  2.18

  clock clk (rise edge)                                   2.20       2.20
  clock network delay (ideal)                             0.00       2.20
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.20 r
  library setup time                                     -0.03       2.17
  data required time                                                 2.17
  --------------------------------------------------------------------------
  data required time                                                 2.17
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 11 nets to module multipath_k12_p12_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
