// Seed: 3553219282
module module_0 (
    id_1,
    access,
    id_2,
    id_3,
    module_0,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_17;
  assign id_2 = 1;
  wire id_18;
  id_19(
      .id_0(1), .id_1(id_9), .id_2(), .id_3(1 ? 1 : 1'b0)
  );
  wire id_20, id_21;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3[1'b0] = ~1;
  module_0(
      id_2,
      id_6,
      id_5,
      id_10,
      id_5,
      id_6,
      id_7,
      id_10,
      id_2,
      id_10,
      id_10,
      id_2,
      id_6,
      id_10,
      id_2,
      id_6
  );
endmodule
