[INF:CM0023] Creating log file ../../build/regression/MinTypMax/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<50> s<49> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<4> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<4> l<1:8> el<1:11>
n<> u<4> t<Module_ansi_header> p<47> c<2> s<30> l<1:1> el<1:12>
n<> u<5> t<Data_type_or_implicit> p<25> s<24> l<2:13> el<2:13>
n<value> u<6> t<StringConst> p<23> s<22> l<2:13> el<2:18>
n<1> u<7> t<IntConst> p<8> l<2:22> el<2:23>
n<> u<8> t<Primary_literal> p<9> c<7> l<2:22> el<2:23>
n<> u<9> t<Constant_primary> p<10> c<8> l<2:22> el<2:23>
n<> u<10> t<Constant_expression> p<19> c<9> s<14> l<2:22> el<2:23>
n<2> u<11> t<IntConst> p<12> l<2:24> el<2:25>
n<> u<12> t<Primary_literal> p<13> c<11> l<2:24> el<2:25>
n<> u<13> t<Constant_primary> p<14> c<12> l<2:24> el<2:25>
n<> u<14> t<Constant_expression> p<19> c<13> s<18> l<2:24> el<2:25>
n<3> u<15> t<IntConst> p<16> l<2:26> el<2:27>
n<> u<16> t<Primary_literal> p<17> c<15> l<2:26> el<2:27>
n<> u<17> t<Constant_primary> p<18> c<16> l<2:26> el<2:27>
n<> u<18> t<Constant_expression> p<19> c<17> l<2:26> el<2:27>
n<> u<19> t<Constant_primary> p<20> c<10> l<2:21> el<2:28>
n<> u<20> t<Constant_expression> p<21> c<19> l<2:21> el<2:28>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<2:21> el<2:28>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<2:21> el<2:28>
n<> u<23> t<Param_assignment> p<24> c<6> l<2:13> el<2:28>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<2:13> el<2:28>
n<> u<25> t<Parameter_declaration> p<26> c<5> l<2:3> el<2:28>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:3> el<2:29>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<2:3> el<2:29>
n<> u<28> t<Module_common_item> p<29> c<27> l<2:3> el<2:29>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<2:3> el<2:29>
n<> u<30> t<Non_port_module_item> p<47> c<29> s<46> l<2:3> el<2:29>
n<> u<31> t<Dollar_keyword> p<38> s<32> l<3:11> el<3:12>
n<display> u<32> t<StringConst> p<38> s<37> l<3:12> el<3:19>
n<value> u<33> t<StringConst> p<34> l<3:20> el<3:25>
n<> u<34> t<Primary_literal> p<35> c<33> l<3:20> el<3:25>
n<> u<35> t<Primary> p<36> c<34> l<3:20> el<3:25>
n<> u<36> t<Expression> p<37> c<35> l<3:20> el<3:25>
n<> u<37> t<List_of_arguments> p<38> c<36> l<3:20> el<3:25>
n<> u<38> t<Subroutine_call> p<39> c<31> l<3:11> el<3:26>
n<> u<39> t<Subroutine_call_statement> p<40> c<38> l<3:11> el<3:27>
n<> u<40> t<Statement_item> p<41> c<39> l<3:11> el<3:27>
n<> u<41> t<Statement> p<42> c<40> l<3:11> el<3:27>
n<> u<42> t<Statement_or_null> p<43> c<41> l<3:11> el<3:27>
n<> u<43> t<Initial_construct> p<44> c<42> l<3:3> el<3:27>
n<> u<44> t<Module_common_item> p<45> c<43> l<3:3> el<3:27>
n<> u<45> t<Module_or_generate_item> p<46> c<44> l<3:3> el<3:27>
n<> u<46> t<Non_port_module_item> p<47> c<45> l<3:3> el<3:27>
n<> u<47> t<Module_declaration> p<48> c<4> l<1:1> el<4:10>
n<> u<48> t<Description> p<49> c<47> l<1:1> el<4:10>
n<> u<49> t<Source_text> p<50> c<48> l<1:1> el<4:10>
n<> u<50> t<Top_level_rule> c<1> l<1:1> el<5:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/MinTypMax/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/MinTypMax/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/MinTypMax/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.value), line:2:13, endln:2:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiName:value
    |vpiFullName:work@top.value
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_operation: , line:2:21, endln:2:28
      |vpiOpType:38
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:24, endln:2:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:26, endln:2:27
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.value), line:2:13, endln:2:18
  |vpiDefName:work@top
  |vpiProcess:
  \_initial: , line:3:3, endln:3:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_sys_func_call: ($display), line:3:11, endln:3:26
      |vpiParent:
      \_initial: , line:3:3, endln:3:27
      |vpiArgument:
      \_ref_obj: (work@top.value), line:3:20, endln:3:25
        |vpiParent:
        \_sys_func_call: ($display), line:3:11, endln:3:26
        |vpiName:value
        |vpiFullName:work@top.value
      |vpiName:$display
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.value), line:2:13, endln:2:18
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiName:value
    |vpiFullName:work@top.value
  |vpiParamAssign:
  \_param_assign: , line:2:13, endln:2:28
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiRhs:
    \_operation: , line:2:21, endln:2:28
      |vpiOpType:38
      |vpiOperand:
      \_constant: , line:2:22, endln:2:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:24, endln:2:25
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: , line:2:26, endln:2:27
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@top.value), line:2:13, endln:2:18
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiProcess:
  \_initial: , line:3:3, endln:3:27
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:4:10
    |vpiStmt:
    \_sys_func_call: ($display), line:3:11, endln:3:26
      |vpiParent:
      \_initial: , line:3:3, endln:3:27
      |vpiArgument:
      \_ref_obj: (work@top.value), line:3:20, endln:3:25
        |vpiParent:
        \_sys_func_call: ($display), line:3:11, endln:3:26
        |vpiName:value
        |vpiFullName:work@top.value
        |vpiActual:
        \_operation: , line:2:21, endln:2:28
      |vpiName:$display
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/MinTypMax/dut.sv | ${SURELOG_DIR}/build/regression/MinTypMax/roundtrip/dut_000.sv | 1 | 4 | 

