{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428446671370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428446671370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:44:30 2015 " "Processing started: Tue Apr 07 17:44:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428446671370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428446671370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_map --read_settings_files=on --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428446671370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1428446671870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds1620_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ds1620_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 DS1620_INTERFACE " "Found entity 1: DS1620_INTERFACE" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428446671966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428446671966 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DS1620_INTERFACE " "Elaborating entity \"DS1620_INTERFACE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1428446672012 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(61) " "Verilog HDL Always Construct warning at ds1620_interface.v(61): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672013 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(63) " "Verilog HDL Always Construct warning at ds1620_interface.v(63): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672014 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "CLR ds1620_interface.v(68) " "Verilog HDL Always Construct warning at ds1620_interface.v(68): variable \"CLR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672014 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(82) " "Verilog HDL Always Construct warning at ds1620_interface.v(82): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672014 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(90) " "Verilog HDL Always Construct warning at ds1620_interface.v(90): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672014 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(98) " "Verilog HDL Always Construct warning at ds1620_interface.v(98): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672015 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(106) " "Verilog HDL Always Construct warning at ds1620_interface.v(106): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dq_out_buff ds1620_interface.v(107) " "Verilog HDL Always Construct warning at ds1620_interface.v(107): variable \"dq_out_buff\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DQ_IN ds1620_interface.v(108) " "Verilog HDL Always Construct warning at ds1620_interface.v(108): variable \"DQ_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(112) " "Verilog HDL Always Construct warning at ds1620_interface.v(112): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ds1620_interface.v(113) " "Verilog HDL assignment warning at ds1620_interface.v(113): truncated value with size 32 to match size of target (9)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(117) " "Verilog HDL Always Construct warning at ds1620_interface.v(117): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672016 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count ds1620_interface.v(120) " "Verilog HDL Always Construct warning at ds1620_interface.v(120): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1428446672017 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ds1620_interface.v(120) " "Verilog HDL assignment warning at ds1620_interface.v(120): truncated value with size 32 to match size of target (5)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1428446672017 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672017 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dq_out_buff ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"dq_out_buff\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672018 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TEMP ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"TEMP\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672018 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RST ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"RST\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672018 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DQ_OUT ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"DQ_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672018 "|DS1620_INTERFACE"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "TRI_EN ds1620_interface.v(56) " "Verilog HDL Always Construct warning at ds1620_interface.v(56): inferring latch(es) for variable \"TRI_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 56 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1428446672018 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TRI_EN ds1620_interface.v(126) " "Inferred latch for \"TRI_EN\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672019 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DQ_OUT ds1620_interface.v(126) " "Inferred latch for \"DQ_OUT\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672019 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RST ds1620_interface.v(126) " "Inferred latch for \"RST\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[0\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[0\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[1\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[1\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[2\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[2\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[3\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[3\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[4\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[4\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[5\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[5\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672020 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[6\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[6\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[7\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[7\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "TEMP\[8\] ds1620_interface.v(126) " "Inferred latch for \"TEMP\[8\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[0\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[0\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[1\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[1\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[2\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[2\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[3\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[3\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672021 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[4\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[4\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[5\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[5\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[6\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[6\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[7\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[7\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_out_buff\[8\] ds1620_interface.v(126) " "Inferred latch for \"dq_out_buff\[8\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[0\] ds1620_interface.v(126) " "Inferred latch for \"count\[0\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[1\] ds1620_interface.v(126) " "Inferred latch for \"count\[1\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672022 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[2\] ds1620_interface.v(126) " "Inferred latch for \"count\[2\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672023 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[3\] ds1620_interface.v(126) " "Inferred latch for \"count\[3\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672023 "|DS1620_INTERFACE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "count\[4\] ds1620_interface.v(126) " "Inferred latch for \"count\[4\]\" at ds1620_interface.v(126)" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1428446672023 "|DS1620_INTERFACE"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[0\]\$latch " "Latch TEMP\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672876 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672876 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[1\]\$latch " "Latch TEMP\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[2\]\$latch " "Latch TEMP\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[3\]\$latch " "Latch TEMP\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[4\]\$latch " "Latch TEMP\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[5\]\$latch " "Latch TEMP\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[6\]\$latch " "Latch TEMP\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[7\]\$latch " "Latch TEMP\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672877 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672877 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "TEMP\[8\]\$latch " "Latch TEMP\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672878 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[0\] " "Latch dq_out_buff\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672878 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[1\] " "Latch dq_out_buff\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672878 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[2\] " "Latch dq_out_buff\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672878 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[3\] " "Latch dq_out_buff\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672878 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672878 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[4\] " "Latch dq_out_buff\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672879 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[5\] " "Latch dq_out_buff\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672879 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[6\] " "Latch dq_out_buff\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672879 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[7\] " "Latch dq_out_buff\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672879 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672879 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "dq_out_buff\[8\] " "Latch dq_out_buff\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CLR " "Ports D and ENA on the latch are fed by the same signal CLR" {  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1428446672879 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1428446672879 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1428446673154 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1428446673692 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428446673692 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1428446673773 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1428446673773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Implemented 87 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1428446673773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1428446673773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "340 " "Peak virtual memory: 340 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428446673830 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:44:33 2015 " "Processing ended: Tue Apr 07 17:44:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428446673830 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428446673830 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428446673830 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428446673830 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428446675587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428446675588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:44:34 2015 " "Processing started: Tue Apr 07 17:44:34 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428446675588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1428446675588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1428446675588 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1428446675718 ""}
{ "Info" "0" "" "Project  = DS1620_INTERFACE" {  } {  } 0 0 "Project  = DS1620_INTERFACE" 0 0 "Fitter" 0 0 1428446675719 ""}
{ "Info" "0" "" "Revision = DS1620_INTERFACE" {  } {  } 0 0 "Revision = DS1620_INTERFACE" 0 0 "Fitter" 0 0 1428446675719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1428446675826 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DS1620_INTERFACE EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"DS1620_INTERFACE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1428446676115 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428446676221 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428446676222 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1428446676222 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1428446676453 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1428446677184 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1428446677184 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428446677187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428446677187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428446677187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428446677187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1428446677187 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1428446677187 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1428446677188 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[0\] " "Pin TEMP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[0] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[1\] " "Pin TEMP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[1] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[2\] " "Pin TEMP\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[2] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[3\] " "Pin TEMP\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[3] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[4\] " "Pin TEMP\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[4] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[5\] " "Pin TEMP\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[5] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[6\] " "Pin TEMP\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[6] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[7\] " "Pin TEMP\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[7] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEMP\[8\] " "Pin TEMP\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TEMP[8] } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_OUT " "Pin CLK_OUT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLK_OUT } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { RST } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TRI_EN " "Pin TRI_EN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { TRI_EN } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TRI_EN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DQ_OUT " "Pin DQ_OUT not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DQ_OUT } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ_OUT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK_IN " "Pin CLK_IN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Pin CLR not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLR } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 39 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DQ_IN " "Pin DQ_IN not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { DQ_IN } } } { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 0 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DQ_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1428446680410 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1428446680410 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1428446680772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DS1620_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'DS1620_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1428446680773 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1428446680773 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1428446680775 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1428446680775 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1428446680776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dq_out_buff\[0\]~11  " "Automatically promoted node dq_out_buff\[0\]~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428446680785 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dq_out_buff[0]~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428446680785 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "TEMP\[8\]~1  " "Automatically promoted node TEMP\[8\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428446680786 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 126 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEMP[8]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428446680786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST~0  " "Automatically promoted node RST~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1428446680786 ""}  } { { "ds1620_interface.v" "" { Text "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/ds1620_interface.v" 40 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1428446680786 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1428446681256 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428446681257 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1428446681257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428446681257 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1428446681258 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1428446681258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1428446681258 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1428446681258 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1428446681259 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1428446681259 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1428446681259 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 3 13 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 3 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1428446681261 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1428446681261 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1428446681261 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1428446681263 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1428446681263 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1428446681263 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428446681282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1428446687074 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428446687425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1428446687449 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1428446690586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428446690587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1428446691114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X46_Y61 X57_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73" {  } { { "loc" "" { Generic "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X46_Y61 to location X57_Y73"} 46 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1428446695211 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1428446695211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428446697195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1428446697199 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1428446697199 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.31 " "Total time spent on timing analysis during the Fitter is 0.31 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1428446697242 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428446697328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428446697941 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1428446698024 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1428446698583 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1428446699166 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/output_files/DS1620_INTERFACE.fit.smsg " "Generated suppressed messages file C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/output_files/DS1620_INTERFACE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1428446701930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428446702371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:45:02 2015 " "Processing ended: Tue Apr 07 17:45:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428446702371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428446702371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428446702371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1428446702371 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1428446704202 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428446704203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:45:03 2015 " "Processing started: Tue Apr 07 17:45:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428446704203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1428446704203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1428446704203 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1428446709864 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1428446710048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428446712200 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:45:12 2015 " "Processing ended: Tue Apr 07 17:45:12 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428446712200 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428446712200 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428446712200 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1428446712200 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1428446712840 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1428446713983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428446713984 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:45:13 2015 " "Processing started: Tue Apr 07 17:45:13 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428446713984 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428446713984 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_sta DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428446713984 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1428446714141 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1428446714353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428446714353 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428446714466 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1428446714467 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "26 " "TimeQuest Timing Analyzer is analyzing 26 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1428446714809 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DS1620_INTERFACE.sdc " "Synopsys Design Constraints File file not found: 'DS1620_INTERFACE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1428446714943 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1428446714943 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428446714944 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1428446714944 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1428446714945 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428446714945 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1428446714946 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1428446714965 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428446715513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428446715513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.271 " "Worst-case setup slack is -3.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.271       -62.099 CLK_IN  " "   -3.271       -62.099 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446715519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 CLK_IN  " "    0.341         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446715528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446715536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446715544 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CLK_IN  " "   -3.000        -3.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446715548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446715548 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428446715634 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1428446715675 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1428446716451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716502 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428446716511 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428446716511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.853 " "Worst-case setup slack is -2.853" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.853       -55.937 CLK_IN  " "   -2.853       -55.937 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.325 " "Worst-case hold slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325         0.000 CLK_IN  " "    0.325         0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446716542 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446716550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 CLK_IN  " "   -3.000        -3.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716556 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1428446716626 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716831 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1428446716833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1428446716833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.080 " "Worst-case setup slack is -1.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.080       -17.309 CLK_IN  " "   -1.080       -17.309 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.156 " "Worst-case hold slack is -0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.156        -0.501 CLK_IN  " "   -0.156        -0.501 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716849 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446716856 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1428446716893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.249 CLK_IN  " "   -3.000        -3.249 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1428446716900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1428446716900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428446717536 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1428446717536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428446717651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:45:17 2015 " "Processing ended: Tue Apr 07 17:45:17 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428446717651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428446717651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428446717651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428446717651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428446719270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428446719270 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 07 17:45:18 2015 " "Processing started: Tue Apr 07 17:45:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428446719270 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428446719270 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DS1620_INTERFACE -c DS1620_INTERFACE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428446719270 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_7_1200mv_85c_slow.vo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_7_1200mv_85c_slow.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446719946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_7_1200mv_0c_slow.vo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_7_1200mv_0c_slow.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446719993 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_min_1200mv_0c_fast.vo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_min_1200mv_0c_fast.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE.vo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE.vo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720096 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_7_1200mv_85c_v_slow.sdo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720137 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_7_1200mv_0c_v_slow.sdo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720181 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_min_1200mv_0c_v_fast.sdo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DS1620_INTERFACE_v.sdo C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/ simulation " "Generated file DS1620_INTERFACE_v.sdo in folder \"C:/Users/csb0019/Documents/uah/cpe322_324/hw_sim_03/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1428446720266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428446720360 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 07 17:45:20 2015 " "Processing ended: Tue Apr 07 17:45:20 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428446720360 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428446720360 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428446720360 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428446720360 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 65 s " "Quartus II Full Compilation was successful. 0 errors, 65 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428446721025 ""}
