<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DA16200 SDK: C:/00_WORK/SOURCE/SVN/DA16200_SDK_3/DA16200_FreeRTOS_DPM/core/system/src/crypto/tests/dsm_include/regs/dx_host_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">DA16200 SDK
   &#160;<span id="projectnumber">3.1.0</span>
   </div>
   <div id="projectbrief">Ultra-low power Wi-Fi SoC</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4270bfced15e0e73154b13468c7c9ad9.html">core</a></li><li class="navelem"><a class="el" href="dir_ddeab0661943ca2a344224c1b2445b85.html">system</a></li><li class="navelem"><a class="el" href="dir_553ec5c5672debf41120306329dcd2ba.html">src</a></li><li class="navelem"><a class="el" href="dir_c781a07f5c1970d3ce912a88a784ab8b.html">crypto</a></li><li class="navelem"><a class="el" href="dir_1cd726e5088e769606386b1aecfcd1bb.html">tests</a></li><li class="navelem"><a class="el" href="dir_8fe410f09e9ba3343cf7d89609698a28.html">dsm_include</a></li><li class="navelem"><a class="el" href="dir_e4fe195bd354669d0d7f5b5fba66547d.html">regs</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">dx_host_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//   The confidential and proprietary information contained in this file may</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//   only be used by a person authorised under and to the extent permitted</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//   by a subsisting licensing agreement from ARM Limited or its affiliates.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//          (C) COPYRIGHT 2001-2017 ARM Limited or its affiliates.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//              ALL RIGHTS RESERVED</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   This entire notice must be reproduced on all copies of this file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   and copies of this file may only be made by a person if such person is</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//   permitted to do so under the terms of a subsisting license agreement</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   from ARM Limited or its affiliates.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//----------------------------------------------------------------------------</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">// BLOCK: PKA</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP0_REG_OFFSET         CC_BASE_OFFSET + 0x0000</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP1_REG_OFFSET         CC_BASE_OFFSET + 0x0004</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP2_REG_OFFSET         CC_BASE_OFFSET + 0x0008</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP3_REG_OFFSET         CC_BASE_OFFSET + 0x000c</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP4_REG_OFFSET         CC_BASE_OFFSET + 0x0010</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP5_REG_OFFSET         CC_BASE_OFFSET + 0x0014</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP6_REG_OFFSET         CC_BASE_OFFSET + 0x0018</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP7_REG_OFFSET         CC_BASE_OFFSET + 0x001c</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP8_REG_OFFSET         CC_BASE_OFFSET + 0x0020</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP9_REG_OFFSET         CC_BASE_OFFSET + 0x0024</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP10_REG_OFFSET         CC_BASE_OFFSET + 0x0028</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP11_REG_OFFSET         CC_BASE_OFFSET + 0x002c</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP12_REG_OFFSET         CC_BASE_OFFSET + 0x0030</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP13_REG_OFFSET         CC_BASE_OFFSET + 0x0034</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP14_REG_OFFSET         CC_BASE_OFFSET + 0x0038</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP15_REG_OFFSET         CC_BASE_OFFSET + 0x003c</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP16_REG_OFFSET         CC_BASE_OFFSET + 0x0040</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP17_REG_OFFSET         CC_BASE_OFFSET + 0x0044</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP18_REG_OFFSET         CC_BASE_OFFSET + 0x0048</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP19_REG_OFFSET         CC_BASE_OFFSET + 0x004c</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP20_REG_OFFSET         CC_BASE_OFFSET + 0x0050</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP21_REG_OFFSET         CC_BASE_OFFSET + 0x0054</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP22_REG_OFFSET         CC_BASE_OFFSET + 0x0058</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP23_REG_OFFSET         CC_BASE_OFFSET + 0x005c</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP24_REG_OFFSET         CC_BASE_OFFSET + 0x0060</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP25_REG_OFFSET         CC_BASE_OFFSET + 0x0064</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP26_REG_OFFSET         CC_BASE_OFFSET + 0x0068</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP27_REG_OFFSET         CC_BASE_OFFSET + 0x006c</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP28_REG_OFFSET         CC_BASE_OFFSET + 0x0070</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP29_REG_OFFSET         CC_BASE_OFFSET + 0x0074</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP30_REG_OFFSET         CC_BASE_OFFSET + 0x0078</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define DXH_MEMORY_MAP31_REG_OFFSET         CC_BASE_OFFSET + 0x007c</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define DXH_OPCODE_REG_OFFSET         CC_BASE_OFFSET + 0x0080</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define DXH_N_NP_T0_T1_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x0084</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define DXH_PKA_STATUS_REG_OFFSET         CC_BASE_OFFSET + 0x0088</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define DXH_PKA_SW_RESET_REG_OFFSET         CC_BASE_OFFSET + 0x008c</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define DXH_PKA_L0_REG_OFFSET         CC_BASE_OFFSET + 0x0090</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define DXH_PKA_L1_REG_OFFSET         CC_BASE_OFFSET + 0x0094</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define DXH_PKA_L2_REG_OFFSET         CC_BASE_OFFSET + 0x0098</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define DXH_PKA_L3_REG_OFFSET         CC_BASE_OFFSET + 0x009c</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define DXH_PKA_L4_REG_OFFSET         CC_BASE_OFFSET + 0x00a0</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define DXH_PKA_L5_REG_OFFSET         CC_BASE_OFFSET + 0x00a4</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define DXH_PKA_L6_REG_OFFSET         CC_BASE_OFFSET + 0x00a8</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define DXH_PKA_L7_REG_OFFSET         CC_BASE_OFFSET + 0x00ac</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define DXH_PKA_PIPE_RDY_REG_OFFSET         CC_BASE_OFFSET + 0x00b0</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define DXH_PKA_DONE_REG_OFFSET         CC_BASE_OFFSET + 0x00b4</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define DXH_PKA_MON_SELECT_REG_OFFSET         CC_BASE_OFFSET + 0x00b8</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define DXH_PKA_VERSION_REG_OFFSET         CC_BASE_OFFSET + 0x00c4</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define DXH_PKA_MON_READ_REG_OFFSET         CC_BASE_OFFSET + 0x00d0</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define DXH_PKA_SRAM_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x00d4</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define DXH_PKA_SRAM_WDATA_REG_OFFSET         CC_BASE_OFFSET + 0x00d8</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define DXH_PKA_SRAM_RDATA_REG_OFFSET         CC_BASE_OFFSET + 0x00dc</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define DXH_PKA_SRAM_WR_CLR_REG_OFFSET         CC_BASE_OFFSET + 0x00e0</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define DXH_PKA_SRAM_RADDR_REG_OFFSET         CC_BASE_OFFSET + 0x00e4</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define DXH_PKA_WORD_ACCESS_REG_OFFSET         CC_BASE_OFFSET + 0x00f0</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define DXH_PKA_BUFF_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x00f8</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">// BLOCK: RNG</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define DXH_RNG_IMR_REG_OFFSET         CC_BASE_OFFSET + 0x0100</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define DXH_RNG_ISR_REG_OFFSET         CC_BASE_OFFSET + 0x0104</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#define DXH_RNG_ICR_REG_OFFSET         CC_BASE_OFFSET + 0x0108</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DXH_TRNG_CONFIG_REG_OFFSET         CC_BASE_OFFSET + 0x010c</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DXH_TRNG_VALID_REG_OFFSET         CC_BASE_OFFSET + 0x0110</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_0_REG_OFFSET         CC_BASE_OFFSET + 0x0114</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_1_REG_OFFSET         CC_BASE_OFFSET + 0x0118</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_2_REG_OFFSET         CC_BASE_OFFSET + 0x011c</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_3_REG_OFFSET         CC_BASE_OFFSET + 0x0120</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_4_REG_OFFSET         CC_BASE_OFFSET + 0x0124</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DXH_EHR_DATA_5_REG_OFFSET         CC_BASE_OFFSET + 0x0128</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define DXH_RND_SOURCE_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x012c</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DXH_SAMPLE_CNT1_REG_OFFSET         CC_BASE_OFFSET + 0x0130</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DXH_AUTOCORR_STATISTIC_REG_OFFSET         CC_BASE_OFFSET + 0x0134</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DXH_TRNG_DEBUG_CONTROL_REG_OFFSET         CC_BASE_OFFSET + 0x0138</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DXH_RNG_SW_RESET_REG_OFFSET         CC_BASE_OFFSET + 0x0140</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DXH_RNG_DEBUG_EN_INPUT_REG_OFFSET         CC_BASE_OFFSET + 0x01b4</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DXH_RNG_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x01b8</span></div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DXH_RST_BITS_COUNTER_REG_OFFSET         CC_BASE_OFFSET + 0x01bc</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DXH_RNG_VERSION_REG_OFFSET         CC_BASE_OFFSET + 0x01c0</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define DXH_RNG_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x01c4</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define DXH_RNG_DMA_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x01c8</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define DXH_RNG_DMA_SRC_MASK_REG_OFFSET         CC_BASE_OFFSET + 0x01cc</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DXH_RNG_DMA_SRAM_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x01d0</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DXH_RNG_DMA_SAMPLES_NUM_REG_OFFSET         CC_BASE_OFFSET + 0x01d4</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DXH_RNG_WATCHDOG_VAL_REG_OFFSET         CC_BASE_OFFSET + 0x01d8</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DXH_RNG_DMA_STATUS_REG_OFFSET         CC_BASE_OFFSET + 0x01dc</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">// BLOCK: CHACHA</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DXH_CHACHA_CONTROL_REG_REG_OFFSET         CC_BASE_OFFSET + 0x0380</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DXH_CHACHA_VERSION_REG_OFFSET         CC_BASE_OFFSET + 0x0384</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY0_REG_OFFSET         CC_BASE_OFFSET + 0x0388</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY1_REG_OFFSET         CC_BASE_OFFSET + 0x038c</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY2_REG_OFFSET         CC_BASE_OFFSET + 0x0390</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY3_REG_OFFSET         CC_BASE_OFFSET + 0x0394</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY4_REG_OFFSET         CC_BASE_OFFSET + 0x0398</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY5_REG_OFFSET         CC_BASE_OFFSET + 0x039c</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY6_REG_OFFSET         CC_BASE_OFFSET + 0x03a0</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DXH_CHACHA_KEY7_REG_OFFSET         CC_BASE_OFFSET + 0x03a4</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DXH_CHACHA_IV_0_REG_OFFSET         CC_BASE_OFFSET + 0x03a8</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DXH_CHACHA_IV_1_REG_OFFSET         CC_BASE_OFFSET + 0x03ac</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DXH_CHACHA_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x03b0</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DXH_CHACHA_HW_FLAGS_REG_OFFSET         CC_BASE_OFFSET + 0x03b4</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DXH_CHACHA_BLOCK_CNT_LSB_REG_OFFSET         CC_BASE_OFFSET + 0x03b8</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DXH_CHACHA_BLOCK_CNT_MSB_REG_OFFSET         CC_BASE_OFFSET + 0x03bc</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DXH_CHACHA_SW_RESET_REG_OFFSET         CC_BASE_OFFSET + 0x03c0</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY0_REG_OFFSET         CC_BASE_OFFSET + 0x03c4</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY1_REG_OFFSET         CC_BASE_OFFSET + 0x03c8</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY2_REG_OFFSET         CC_BASE_OFFSET + 0x03cc</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY3_REG_OFFSET         CC_BASE_OFFSET + 0x03d0</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY4_REG_OFFSET         CC_BASE_OFFSET + 0x03d4</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY5_REG_OFFSET         CC_BASE_OFFSET + 0x03d8</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY6_REG_OFFSET         CC_BASE_OFFSET + 0x03dc</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define DXH_CHACHA_FOR_POLY_KEY7_REG_OFFSET         CC_BASE_OFFSET + 0x03e0</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define DXH_CHACHA_BYTE_WORD_ORDER_CNTL_REG_REG_OFFSET         CC_BASE_OFFSET + 0x03e4</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define DXH_CHACHA_DEBUG_REG_REG_OFFSET         CC_BASE_OFFSET + 0x03e8</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// BLOCK: AES</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_0_REG_OFFSET         CC_BASE_OFFSET + 0x0400</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_1_REG_OFFSET         CC_BASE_OFFSET + 0x0404</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_2_REG_OFFSET         CC_BASE_OFFSET + 0x0408</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_3_REG_OFFSET         CC_BASE_OFFSET + 0x040c</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_4_REG_OFFSET         CC_BASE_OFFSET + 0x0410</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_5_REG_OFFSET         CC_BASE_OFFSET + 0x0414</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_6_REG_OFFSET         CC_BASE_OFFSET + 0x0418</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_0_7_REG_OFFSET         CC_BASE_OFFSET + 0x041c</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_0_REG_OFFSET         CC_BASE_OFFSET + 0x0420</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_1_REG_OFFSET         CC_BASE_OFFSET + 0x0424</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_2_REG_OFFSET         CC_BASE_OFFSET + 0x0428</span></div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_3_REG_OFFSET         CC_BASE_OFFSET + 0x042c</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_4_REG_OFFSET         CC_BASE_OFFSET + 0x0430</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_5_REG_OFFSET         CC_BASE_OFFSET + 0x0434</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_6_REG_OFFSET         CC_BASE_OFFSET + 0x0438</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">#define DXH_AES_KEY_1_7_REG_OFFSET         CC_BASE_OFFSET + 0x043c</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define DXH_AES_IV_0_0_REG_OFFSET         CC_BASE_OFFSET + 0x0440</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define DXH_AES_IV_0_1_REG_OFFSET         CC_BASE_OFFSET + 0x0444</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define DXH_AES_IV_0_2_REG_OFFSET         CC_BASE_OFFSET + 0x0448</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="preprocessor">#define DXH_AES_IV_0_3_REG_OFFSET         CC_BASE_OFFSET + 0x044c</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="preprocessor">#define DXH_AES_IV_1_0_REG_OFFSET         CC_BASE_OFFSET + 0x0450</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="preprocessor">#define DXH_AES_IV_1_1_REG_OFFSET         CC_BASE_OFFSET + 0x0454</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="preprocessor">#define DXH_AES_IV_1_2_REG_OFFSET         CC_BASE_OFFSET + 0x0458</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="preprocessor">#define DXH_AES_IV_1_3_REG_OFFSET         CC_BASE_OFFSET + 0x045c</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="preprocessor">#define DXH_AES_CTR_0_0_REG_OFFSET         CC_BASE_OFFSET + 0x0460</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define DXH_AES_CTR_0_1_REG_OFFSET         CC_BASE_OFFSET + 0x0464</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define DXH_AES_CTR_0_2_REG_OFFSET         CC_BASE_OFFSET + 0x0468</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define DXH_AES_CTR_0_3_REG_OFFSET         CC_BASE_OFFSET + 0x046c</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#define DXH_AES_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0470</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor">#define DXH_AES_SK_REG_OFFSET         CC_BASE_OFFSET + 0x0478</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define DXH_AES_CMAC_INIT_REG_OFFSET         CC_BASE_OFFSET + 0x047c</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="preprocessor">#define DXH_AES_SK1_REG_OFFSET         CC_BASE_OFFSET + 0x04b4</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#define DXH_AES_REMAINING_BYTES_REG_OFFSET         CC_BASE_OFFSET + 0x04bc</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define DXH_AES_CONTROL_REG_OFFSET         CC_BASE_OFFSET + 0x04c0</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define DXH_AES_HW_FLAGS_REG_OFFSET         CC_BASE_OFFSET + 0x04c8</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define DXH_AES_CTR_NO_INCREMENT_REG_OFFSET         CC_BASE_OFFSET + 0x04d8</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">#define DXH_AES_DFA_IS_ON_REG_OFFSET         CC_BASE_OFFSET + 0x04f0</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">#define DXH_AES_DFA_ERR_STATUS_REG_OFFSET         CC_BASE_OFFSET + 0x04f8</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define DXH_AES_CMAC_SIZE0_KICK_REG_OFFSET         CC_BASE_OFFSET + 0x0524</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">// BLOCK: HASH</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="preprocessor">#define DXH_HASH_H0_REG_OFFSET         CC_BASE_OFFSET + 0x0640</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#define DXH_HASH_H1_REG_OFFSET         CC_BASE_OFFSET + 0x0644</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="preprocessor">#define DXH_HASH_H2_REG_OFFSET         CC_BASE_OFFSET + 0x0648</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define DXH_HASH_H3_REG_OFFSET         CC_BASE_OFFSET + 0x064c</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define DXH_HASH_H4_REG_OFFSET         CC_BASE_OFFSET + 0x0650</span></div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define DXH_HASH_H5_REG_OFFSET         CC_BASE_OFFSET + 0x0654</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define DXH_HASH_H6_REG_OFFSET         CC_BASE_OFFSET + 0x0658</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define DXH_HASH_H7_REG_OFFSET         CC_BASE_OFFSET + 0x065c</span></div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define DXH_HASH_H8_REG_OFFSET         CC_BASE_OFFSET + 0x0660</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define DXH_AUTO_HW_PADDING_REG_OFFSET         CC_BASE_OFFSET + 0x0684</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define DXH_HASH_XOR_DIN_REG_OFFSET         CC_BASE_OFFSET + 0x0688</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define DXH_LOAD_INIT_STATE_REG_OFFSET         CC_BASE_OFFSET + 0x0694</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="preprocessor">#define DXH_HASH_SEL_AES_MAC_REG_OFFSET         CC_BASE_OFFSET + 0x06a4</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="preprocessor">#define DXH_HASH_VERSION_REG_OFFSET         CC_BASE_OFFSET + 0x07b0</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define DXH_HASH_CONTROL_REG_OFFSET         CC_BASE_OFFSET + 0x07c0</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define DXH_HASH_PAD_EN_REG_OFFSET         CC_BASE_OFFSET + 0x07c4</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define DXH_HASH_PAD_CFG_REG_OFFSET         CC_BASE_OFFSET + 0x07c8</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define DXH_HASH_CUR_LEN_0_REG_OFFSET         CC_BASE_OFFSET + 0x07cc</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define DXH_HASH_CUR_LEN_1_REG_OFFSET         CC_BASE_OFFSET + 0x07d0</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="preprocessor">#define DXH_HASH_PARAM_REG_OFFSET         CC_BASE_OFFSET + 0x07dc</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">#define DXH_HASH_AES_SW_RESET_REG_OFFSET         CC_BASE_OFFSET + 0x07e4</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define DXH_HASH_ENDIANESS_REG_OFFSET         CC_BASE_OFFSET + 0x07e8</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">// BLOCK: MISC</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define DXH_AES_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x0810</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define DXH_HASH_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x0818</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define DXH_PKA_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x081c</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define DXH_DMA_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x0820</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define DXH_CLK_STATUS_REG_OFFSET         CC_BASE_OFFSET + 0x0824</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define DXH_CHACHA_CLK_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x0858</span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// BLOCK: CC_CTL</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">#define DXH_CRYPTO_CTL_REG_OFFSET         CC_BASE_OFFSET + 0x0900</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">#define DXH_CRYPTO_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0910</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define DXH_HASH_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x091c</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define DXH_CONTEXT_ID_REG_OFFSET         CC_BASE_OFFSET + 0x0930</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">// BLOCK: GHASH</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define DXH_GHASH_SUBKEY_0_0_REG_OFFSET         CC_BASE_OFFSET + 0x0960</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define DXH_GHASH_SUBKEY_0_1_REG_OFFSET         CC_BASE_OFFSET + 0x0964</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define DXH_GHASH_SUBKEY_0_2_REG_OFFSET         CC_BASE_OFFSET + 0x0968</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define DXH_GHASH_SUBKEY_0_3_REG_OFFSET         CC_BASE_OFFSET + 0x096c</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define DXH_GHASH_IV_0_0_REG_OFFSET         CC_BASE_OFFSET + 0x0970</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define DXH_GHASH_IV_0_1_REG_OFFSET         CC_BASE_OFFSET + 0x0974</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define DXH_GHASH_IV_0_2_REG_OFFSET         CC_BASE_OFFSET + 0x0978</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define DXH_GHASH_IV_0_3_REG_OFFSET         CC_BASE_OFFSET + 0x097c</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define DXH_GHASH_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0980</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define DXH_GHASH_INIT_REG_OFFSET         CC_BASE_OFFSET + 0x0984</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">// BLOCK: HOST_RGF</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_IRR_REG_OFFSET         CC_BASE_OFFSET + 0x0a00</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_IMR_REG_OFFSET         CC_BASE_OFFSET + 0x0a04</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_ICR_REG_OFFSET         CC_BASE_OFFSET + 0x0a08</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_ENDIAN_REG_OFFSET         CC_BASE_OFFSET + 0x0a0c</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_SIGNATURE_REG_OFFSET         CC_BASE_OFFSET + 0x0a24</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define DXH_HOST_BOOT_REG_OFFSET         CC_BASE_OFFSET + 0x0a28</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define DXH_HOST_CRYPTOKEY_SEL_REG_OFFSET         CC_BASE_OFFSET + 0x0a38</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define DXH_HOST_CORE_CLK_GATING_ENABLE_REG_OFFSET         CC_BASE_OFFSET + 0x0a78</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define DXH_HOST_CC_IS_IDLE_REG_OFFSET         CC_BASE_OFFSET + 0x0a7c</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define DXH_HOST_POWERDOWN_REG_OFFSET         CC_BASE_OFFSET + 0x0a80</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define DXH_HOST_REMOVE_GHASH_ENGINE_REG_OFFSET         CC_BASE_OFFSET + 0x0a84</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define DXH_HOST_REMOVE_CHACHA_ENGINE_REG_OFFSET         CC_BASE_OFFSET + 0x0a88</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">// BLOCK: AHB</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define DXH_AHBM_SINGLES_REG_OFFSET         CC_BASE_OFFSET + 0x0b00</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define DXH_AHBM_HPROT_REG_OFFSET         CC_BASE_OFFSET + 0x0b04</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define DXH_AHBM_HMASTLOCK_REG_OFFSET         CC_BASE_OFFSET + 0x0b08</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define DXH_AHBM_HNONSEC_REG_OFFSET         CC_BASE_OFFSET + 0x0b0c</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment">// BLOCK: DIN</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define DXH_DIN_BUFFER_REG_OFFSET         CC_BASE_OFFSET + 0x0c00</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define DXH_DIN_MEM_DMA_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0c20</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor">#define DXH_SRC_LLI_WORD0_REG_OFFSET         CC_BASE_OFFSET + 0x0c28</span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="preprocessor">#define DXH_SRC_LLI_WORD1_REG_OFFSET         CC_BASE_OFFSET + 0x0c2c</span></div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#define DXH_SRAM_SRC_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x0c30</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="preprocessor">#define DXH_DIN_SRAM_BYTES_LEN_REG_OFFSET         CC_BASE_OFFSET + 0x0c34</span></div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="preprocessor">#define DXH_DIN_SRAM_DMA_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0c38</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="preprocessor">#define DXH_DIN_SRAM_ENDIANNESS_REG_OFFSET         CC_BASE_OFFSET + 0x0c3c</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define DXH_DIN_CPU_DATA_SIZE_REG_OFFSET         CC_BASE_OFFSET + 0x0c48</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define DXH_FIFO_IN_EMPTY_REG_OFFSET         CC_BASE_OFFSET + 0x0c50</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define DXH_DIN_FIFO_RST_PNTR_REG_OFFSET         CC_BASE_OFFSET + 0x0c58</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">// BLOCK: DOUT</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define DXH_DOUT_BUFFER_REG_OFFSET         CC_BASE_OFFSET + 0x0d00</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define DXH_DOUT_MEM_DMA_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0d20</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define DXH_DST_LLI_WORD0_REG_OFFSET         CC_BASE_OFFSET + 0x0d28</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="preprocessor">#define DXH_DST_LLI_WORD1_REG_OFFSET         CC_BASE_OFFSET + 0x0d2c</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="preprocessor">#define DXH_SRAM_DEST_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x0d30</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor">#define DXH_DOUT_SRAM_BYTES_LEN_REG_OFFSET         CC_BASE_OFFSET + 0x0d34</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#define DXH_DOUT_SRAM_DMA_BUSY_REG_OFFSET         CC_BASE_OFFSET + 0x0d38</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define DXH_DOUT_SRAM_ENDIANNESS_REG_OFFSET         CC_BASE_OFFSET + 0x0d3c</span></div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define DXH_READ_ALIGN_LAST_REG_OFFSET         CC_BASE_OFFSET + 0x0d44</span></div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define DXH_DOUT_FIFO_EMPTY_REG_OFFSET         CC_BASE_OFFSET + 0x0d50</span></div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">// BLOCK: HOST_SRAM</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define DXH_SRAM_DATA_REG_OFFSET         CC_BASE_OFFSET + 0x0f00</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define DXH_SRAM_ADDR_REG_OFFSET         CC_BASE_OFFSET + 0x0f04</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define DXH_SRAM_DATA_READY_REG_OFFSET         CC_BASE_OFFSET + 0x0f08</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment">// BLOCK: ID_REGISTERS</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define DXH_PERIPHERAL_ID_4_REG_OFFSET         CC_BASE_OFFSET + 0x0fd0</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define DXH_PIDRESERVED0_REG_OFFSET         CC_BASE_OFFSET + 0x0fd4</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define DXH_PIDRESERVED1_REG_OFFSET         CC_BASE_OFFSET + 0x0fd8</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define DXH_PIDRESERVED2_REG_OFFSET         CC_BASE_OFFSET + 0x0fdc</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#define DXH_PERIPHERAL_ID_0_REG_OFFSET         CC_BASE_OFFSET + 0x0fe0</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="preprocessor">#define DXH_PERIPHERAL_ID_1_REG_OFFSET         CC_BASE_OFFSET + 0x0fe4</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define DXH_PERIPHERAL_ID_2_REG_OFFSET         CC_BASE_OFFSET + 0x0fe8</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define DXH_PERIPHERAL_ID_3_REG_OFFSET         CC_BASE_OFFSET + 0x0fec</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="preprocessor">#define DXH_COMPONENT_ID_0_REG_OFFSET         CC_BASE_OFFSET + 0x0ff0</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="preprocessor">#define DXH_COMPONENT_ID_1_REG_OFFSET         CC_BASE_OFFSET + 0x0ff4</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define DXH_COMPONENT_ID_2_REG_OFFSET         CC_BASE_OFFSET + 0x0ff8</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define DXH_COMPONENT_ID_3_REG_OFFSET         CC_BASE_OFFSET + 0x0ffc</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">// BLOCK: AO</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_EN0_REG_OFFSET         CC_BASE_OFFSET + 0x1e00</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_EN1_REG_OFFSET         CC_BASE_OFFSET + 0x1e04</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_EN2_REG_OFFSET         CC_BASE_OFFSET + 0x1e08</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_EN3_REG_OFFSET         CC_BASE_OFFSET + 0x1e0c</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_LOCK0_REG_OFFSET         CC_BASE_OFFSET + 0x1e10</span></div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_LOCK1_REG_OFFSET         CC_BASE_OFFSET + 0x1e14</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_LOCK2_REG_OFFSET         CC_BASE_OFFSET + 0x1e18</span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define DXH_HOST_DCU_LOCK3_REG_OFFSET         CC_BASE_OFFSET + 0x1e1c</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="preprocessor">#define DXH_AO_ICV_DCU_RESTRICTION_MASK0_REG_OFFSET         CC_BASE_OFFSET + 0x1e20</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="preprocessor">#define DXH_AO_ICV_DCU_RESTRICTION_MASK1_REG_OFFSET         CC_BASE_OFFSET + 0x1e24</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define DXH_AO_ICV_DCU_RESTRICTION_MASK2_REG_OFFSET         CC_BASE_OFFSET + 0x1e28</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define DXH_AO_ICV_DCU_RESTRICTION_MASK3_REG_OFFSET         CC_BASE_OFFSET + 0x1e2c</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define DXH_AO_CC_SEC_DEBUG_RESET_REG_OFFSET         CC_BASE_OFFSET + 0x1e30</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define DXH_HOST_AO_LOCK_BITS_REG_OFFSET         CC_BASE_OFFSET + 0x1e34</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define DXH_AO_APB_FILTERING_REG_OFFSET         CC_BASE_OFFSET + 0x1e38</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define DXH_AO_CC_GPPC_REG_OFFSET         CC_BASE_OFFSET + 0x1e3c</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define DXH_HOST_RGF_CC_SW_RST_REG_OFFSET         CC_BASE_OFFSET + 0x1e40</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">// BLOCK: NVM</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define DXH_AIB_FUSE_PROG_COMPLETED_REG_OFFSET         CC_BASE_OFFSET + 0x1f04</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define DXH_NVM_DEBUG_STATUS_REG_OFFSET         CC_BASE_OFFSET + 0x1f08</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="preprocessor">#define DXH_LCS_IS_VALID_REG_OFFSET         CC_BASE_OFFSET + 0x1f0c</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="preprocessor">#define DXH_NVM_IS_IDLE_REG_OFFSET         CC_BASE_OFFSET + 0x1f10</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define DXH_LCS_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f14</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define DXH_HOST_SHADOW_KDR_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f18</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="preprocessor">#define DXH_HOST_SHADOW_KCP_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f1c</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="preprocessor">#define DXH_HOST_SHADOW_KCE_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f20</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define DXH_HOST_SHADOW_KPICV_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f24</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="preprocessor">#define DXH_HOST_SHADOW_KCEICV_REG_REG_OFFSET         CC_BASE_OFFSET + 0x1f28</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="preprocessor">#define DXH_OTP_ADDR_WIDTH_DEF_REG_OFFSET         CC_BASE_OFFSET + 0x1f2c</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">// BLOCK: ENV_REGS</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">// --------------------------------------</span></div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="preprocessor">#define DXH_ENV_CC_HOST_INT_REG_OFFSET         CC_BASE_OFFSET + ENV_REGS_SLAVE_OFFSET + 0x0a0</span></div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="preprocessor">#define DXH_ENV_CC_WARM_BOOT_REG_OFFSET         CC_BASE_OFFSET + ENV_REGS_SLAVE_OFFSET + 0x0e4</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="preprocessor">#define DXH_ENV_CC_COLD_BOOT_REG_OFFSET         CC_BASE_OFFSET + ENV_REGS_SLAVE_OFFSET + 0x0e8</span></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.16
</small></address>
</body>
</html>
