{
	"author": ["Kanishka Lahiri", "Anand Raghunathan", "Ganesh Lakshminarayana"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2001",
	"dblpkey": "conf/dac/LahiriRL01",
	"doi": "10.1145/378239.378252",
	"ee": "http://doi.acm.org/10.1145/378239.378252",
	"pages": "15-20",
	"publisher": "ACM",
	"stemmed": ["lotterybus", "a", "new", "high", "perform", "communic", "architectur", "for", "system", "on", "chip", "design"],
	"tag": ["architecture", "communication", "design", "named"],
	"title": "LOTTERYBUS: A New High-Performance Communication Architecture for System-on-Chip Designs",
	"type": "inproceedings",
	"year": 2001
}