m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim
vclkgen
Z1 !s110 1577264767
!i10b 1
!s100 bOzBWnRUon>LjoLPB0R6O0
IZ5^8>Sd9eSYdJogIeKj_X1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1577099883
8D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1577264767.000000
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/clkgen.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem
Z7 tCvgOpt 0
vcpu
R1
!i10b 1
!s100 OSUV=<I48<z]meQ2^G:o32
I=Tlhj;7_Y?:ZALdH3glUY0
R2
R0
w1577264752
8D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/cpu.v|
!i113 1
R5
R6
R7
vcs
R1
!i10b 1
!s100 QPAoN]IEK`2eK_0O1DFE43
II6[`[Eh<KOjGdWJ9W>:3[1
R2
R0
w1577264574
8D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/cs.v|
!i113 1
R5
R6
R7
vcs_vlg_tst
!s110 1577264768
!i10b 1
!s100 13HEl=P;bMFJ<NdFGazcd1
IjW1f3g3`JD@LMV?P7[d8j2
R2
R0
w1577107767
8D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt
FD:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt
L0 28
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim|D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim/cs.vt|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem/simulation/modelsim
R7
vfsm
R1
!i10b 1
!s100 O`T8MmQcn2Be6FRaRIzeV3
I]FmQb1EZnZ4Z_4@?@ejLA1
R2
R0
w1577101571
8D:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/fsm.v|
!i113 1
R5
R6
R7
vmemery
R1
!i10b 1
!s100 1gCoUmCV0R`MCMzGo4gKl2
IoAKG9C^>@WBYeA`QS7cQI0
R2
R0
w1577063078
8D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v
Z8 L0 39
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/memery.v|
!i113 1
R5
R6
R7
vmips_os
R1
!i10b 1
!s100 U^T]meOUaBLKo[31IXzQ`2
I08<:fVSY7aIP]T;0?=W0=1
R2
R0
w1577063099
8D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v
R8
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/mips_os.v|
!i113 1
R5
R6
R7
vvga_ctrl
R1
!i10b 1
!s100 m4gCEh>kg:?kU:D[69QQ73
IV@E^NLN3D3hEmflD6hc@70
R2
R0
w1577100439
8D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v
FD:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v
L0 1
R3
r1
!s85 0
31
R4
!s107 D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/program/FPGA/DigitalCircuit-ComputerSystem|D:/program/FPGA/DigitalCircuit-ComputerSystem/vga_ctrl.v|
!i113 1
R5
R6
R7
