<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-svn] r1973 - trunk/src/target
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2009-June/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r1973%20-%20trunk/src/target&In-Reply-To=%3C200906010305.n5135lTP006918%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="000756.html">
   <LINK REL="Next"  HREF="000758.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-svn] r1973 - trunk/src/target</H1>
    <B>zwelch at mail.berlios.de</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-svn%5D%20r1973%20-%20trunk/src/target&In-Reply-To=%3C200906010305.n5135lTP006918%40sheep.berlios.de%3E"
       TITLE="[Openocd-svn] r1973 - trunk/src/target">zwelch at mail.berlios.de
       </A><BR>
    <I>Mon Jun  1 05:05:47 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="000756.html">[Openocd-svn] r1972 - trunk/src/flash
</A></li>
        <LI>Next message: <A HREF="000758.html">[Openocd-svn] r1974 - trunk/tcl/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#757">[ date ]</a>
              <a href="thread.html#757">[ thread ]</a>
              <a href="subject.html#757">[ subject ]</a>
              <a href="author.html#757">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: zwelch
Date: 2009-06-01 05:05:42 +0200 (Mon, 01 Jun 2009)
New Revision: 1973

Modified:
   trunk/src/target/cortex_m3.c
   trunk/src/target/target_request.c
Log:
David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">david-b at pacbell.net</A>&gt;:

Whitespace fixes.


Modified: trunk/src/target/cortex_m3.c
===================================================================
--- trunk/src/target/cortex_m3.c	2009-06-01 03:05:26 UTC (rev 1972)
+++ trunk/src/target/cortex_m3.c	2009-06-01 03:05:42 UTC (rev 1973)
@@ -64,7 +64,7 @@
 	.arch_state = armv7m_arch_state,
 
 	.target_request_data = cortex_m3_target_request_data,
-	
+
 	.halt = cortex_m3_halt,
 	.resume = cortex_m3_resume,
 	.step = cortex_m3_step,
@@ -72,7 +72,7 @@
 	.assert_reset = cortex_m3_assert_reset,
 	.deassert_reset = cortex_m3_deassert_reset,
 	.soft_reset_halt = cortex_m3_soft_reset_halt,
-	
+
 	.get_gdb_reg_list = armv7m_get_gdb_reg_list,
 
 	.read_memory = cortex_m3_read_memory,
@@ -80,9 +80,9 @@
 	.bulk_write_memory = cortex_m3_bulk_write_memory,
 	.checksum_memory = armv7m_checksum_memory,
 	.blank_check_memory = armv7m_blank_check_memory,
-	
+
 	.run_algorithm = armv7m_run_algorithm,
-	
+
 	.add_breakpoint = cortex_m3_add_breakpoint,
 	.remove_breakpoint = cortex_m3_remove_breakpoint,
 	.add_watchpoint = cortex_m3_add_watchpoint,
@@ -152,12 +152,12 @@
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-	
+
 	/* mask off status bits */
 	cortex_m3-&gt;dcb_dhcsr &amp;= ~((0xFFFF &lt;&lt; 16) | mask_off);
 	/* create new register mask */
 	cortex_m3-&gt;dcb_dhcsr |= DBGKEY | C_DEBUGEN | mask_on;
-	
+
 	return mem_ap_write_atomic_u32(swjdp, DCB_DHCSR, cortex_m3-&gt;dcb_dhcsr);
 }
 
@@ -167,10 +167,10 @@
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-	
+
 	/* clear step if any */
 	cortex_m3_write_debug_halt_mask(target, C_HALT, C_STEP);
-	
+
 	/* Read Debug Fault Status Register */
 	mem_ap_read_atomic_u32(swjdp, NVIC_DFSR, &amp;cortex_m3-&gt;nvic_dfsr);
 	/* Write Debug Fault Status Register to enable processing to resume ?? Try with and without this !! */
@@ -187,20 +187,20 @@
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
 	u32 dhcsr_save;
-	
+
 	/* backup dhcsr reg */
 	dhcsr_save = cortex_m3-&gt;dcb_dhcsr;
-	
+
 	/* mask interrupts if not done already */
 	if (!(cortex_m3-&gt;dcb_dhcsr &amp; C_MASKINTS))
 		mem_ap_write_atomic_u32(swjdp, DCB_DHCSR, DBGKEY | C_MASKINTS | C_HALT | C_DEBUGEN);
 	mem_ap_write_atomic_u32(swjdp, DCB_DHCSR, DBGKEY | C_MASKINTS | C_STEP | C_DEBUGEN);
 	LOG_DEBUG(&quot; &quot;);
-	
+
 	/* restore dhcsr reg */
-	cortex_m3-&gt;dcb_dhcsr = dhcsr_save;	
+	cortex_m3-&gt;dcb_dhcsr = dhcsr_save;
 	cortex_m3_clear_halt(target);
-	
+
 	return ERROR_OK;
 }
 
@@ -211,14 +211,14 @@
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
 	u32 savedram;
 	int retvalue;
-	
+
 	mem_ap_read_u32(swjdp, 0x20000000, &amp;savedram);
 	mem_ap_write_u32(swjdp, 0x20000000, opcode);
 	cortexm3_dap_write_coreregister_u32(swjdp, 0x20000000, 15);
 	cortex_m3_single_step_core(target);
 	armv7m-&gt;core_cache-&gt;reg_list[15].dirty = armv7m-&gt;core_cache-&gt;reg_list[15].valid;
 	retvalue = mem_ap_write_atomic_u32(swjdp, 0x20000000, savedram);
-	
+
 	return retvalue;
 }
 
@@ -240,28 +240,28 @@
 {
 	int i;
 	u32 dcb_demcr;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-	cortex_m3_fp_comparator_t *fp_list = cortex_m3-&gt;fp_comparator_list; 
+	cortex_m3_fp_comparator_t *fp_list = cortex_m3-&gt;fp_comparator_list;
 	cortex_m3_dwt_comparator_t *dwt_list = cortex_m3-&gt;dwt_comparator_list;
 
 	mem_ap_read_atomic_u32(swjdp, DCB_DEMCR, &amp;dcb_demcr);
 	LOG_DEBUG(&quot;DCB_DEMCR = 0x%8.8x&quot;,dcb_demcr);
-	
+
 	/* this regsiter is used for emulated dcc channel */
 	mem_ap_write_u32(swjdp, DCB_DCRDR, 0);
-	
+
 	/* Enable debug requests */
 	mem_ap_read_atomic_u32(swjdp, DCB_DHCSR, &amp;cortex_m3-&gt;dcb_dhcsr);
 	if (!(cortex_m3-&gt;dcb_dhcsr &amp; C_DEBUGEN))
 		mem_ap_write_u32(swjdp, DCB_DHCSR, DBGKEY | C_DEBUGEN);
-	
+
 	/* clear any interrupt masking */
 	cortex_m3_write_debug_halt_mask(target, 0, C_MASKINTS);
-	
+
 	/* Enable trace and dwt */
 	mem_ap_write_u32(swjdp, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR);
 	/* Monitor bus faults */
@@ -276,7 +276,7 @@
 	{
 		target_write_u32(target, fp_list[i].fpcr_address, fp_list[i].fpcr_value);
 	}
-	
+
 	/* Restore DWT registers */
 	for (i = 0; i &lt; cortex_m3-&gt;dwt_num_comp; i++)
 	{
@@ -285,12 +285,12 @@
 		target_write_u32(target, dwt_list[i].dwt_comparator_address | 0x8, dwt_list[i].function);
 	}
 	swjdp_transaction_endcheck(swjdp);
-	
+
 	armv7m_invalidate_core_regs(target);
-	
+
 	/* make sure we have latest dhcsr flags */
 	mem_ap_read_atomic_u32(swjdp, DCB_DHCSR, &amp;cortex_m3-&gt;dcb_dhcsr);
-	
+
 	return ERROR_OK;
 }
 
@@ -302,7 +302,7 @@
 
 	/* THIS IS NOT GOOD, TODO - better logic for detection of debug state reason */
 	/* only check the debug reason if we don't know it already */
-	
+
 	if ((target-&gt;debug_reason != DBG_REASON_DBGRQ)
 		&amp;&amp; (target-&gt;debug_reason != DBG_REASON_SINGLESTEP))
 	{
@@ -343,11 +343,11 @@
 			break;
 		case 4:	/* Memory Management */
 			mem_ap_read_u32(swjdp, NVIC_CFSR, &amp;except_sr);
-			mem_ap_read_u32(swjdp, NVIC_MMFAR, &amp;except_ar);		
+			mem_ap_read_u32(swjdp, NVIC_MMFAR, &amp;except_ar);
 			break;
 		case 5:	/* Bus Fault */
 			mem_ap_read_u32(swjdp, NVIC_CFSR, &amp;except_sr);
-			mem_ap_read_u32(swjdp, NVIC_BFAR, &amp;except_ar);				
+			mem_ap_read_u32(swjdp, NVIC_BFAR, &amp;except_ar);
 			break;
 		case 6:	/* Usage Fault */
 			mem_ap_read_u32(swjdp, NVIC_CFSR, &amp;except_sr);
@@ -435,15 +435,15 @@
 		armv7m-&gt;core_mode = buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_CONTROL].value, 0, 1);
 		armv7m-&gt;exception_number = 0;
 	}
-	
+
 	if (armv7m-&gt;exception_number)
 	{
 		cortex_m3_examine_exception_reason(target);
 	}
 
-	LOG_DEBUG(&quot;entered debug state in core mode: %s at PC 0x%x, target-&gt;state: %s&quot;, 
+	LOG_DEBUG(&quot;entered debug state in core mode: %s at PC 0x%x, target-&gt;state: %s&quot;,
 		armv7m_mode_strings[armv7m-&gt;core_mode],
-		*(u32*)(armv7m-&gt;core_cache-&gt;reg_list[15].value), 
+		*(u32*)(armv7m-&gt;core_cache-&gt;reg_list[15].value),
 		Jim_Nvp_value2name_simple( nvp_target_state, target-&gt;state )-&gt;name);
 
 	if (armv7m-&gt;post_debug_entry)
@@ -456,7 +456,7 @@
 {
 	int retval;
 	enum target_state prev_target_state = target-&gt;state;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
@@ -469,19 +469,19 @@
 		target-&gt;state = TARGET_UNKNOWN;
 		return retval;
 	}
-	
+
 	if (cortex_m3-&gt;dcb_dhcsr &amp; S_RESET_ST)
 	{
 		/* check if still in reset */
 		mem_ap_read_atomic_u32(swjdp, DCB_DHCSR, &amp;cortex_m3-&gt;dcb_dhcsr);
-		
+
 		if (cortex_m3-&gt;dcb_dhcsr &amp; S_RESET_ST)
 		{
 			target-&gt;state = TARGET_RESET;
 			return ERROR_OK;
 		}
 	}
-	
+
 	if (target-&gt;state == TARGET_RESET)
 	{
 		/* Cannot switch context while running so endreset is called with target-&gt;state == TARGET_RESET */
@@ -490,7 +490,7 @@
 		target-&gt;state = TARGET_RUNNING;
 		prev_target_state = TARGET_RUNNING;
 	}
-	
+
 	if (cortex_m3-&gt;dcb_dhcsr &amp; S_HALT)
 	{
 		target-&gt;state = TARGET_HALTED;
@@ -499,7 +499,7 @@
 		{
 			if ((retval = cortex_m3_debug_entry(target)) != ERROR_OK)
 				return retval;
-			
+
 			target_call_event_callbacks(target, TARGET_EVENT_HALTED);
 		}
 		if (prev_target_state == TARGET_DEBUG_RUNNING)
@@ -511,7 +511,7 @@
 			target_call_event_callbacks(target, TARGET_EVENT_DEBUG_HALTED);
 		}
 	}
-		
+
 	/*
 	if (cortex_m3-&gt;dcb_dhcsr &amp; S_SLEEP)
 		target-&gt;state = TARGET_SLEEP;
@@ -522,27 +522,27 @@
 	mem_ap_read_atomic_u32(swjdp, NVIC_DFSR, &amp;cortex_m3-&gt;nvic_dfsr);
 	LOG_DEBUG(&quot;dcb_dhcsr 0x%x, nvic_dfsr 0x%x, target-&gt;state: %s&quot;, cortex_m3-&gt;dcb_dhcsr, cortex_m3-&gt;nvic_dfsr, Jim_Nvp_value2name_simple( nvp_target_state, target-&gt;state )-&gt;name );
 #endif
-	
+
 	return ERROR_OK;
 }
 
 int cortex_m3_halt(target_t *target)
 {
-	LOG_DEBUG(&quot;target-&gt;state: %s&quot;, 
+	LOG_DEBUG(&quot;target-&gt;state: %s&quot;,
 		Jim_Nvp_value2name_simple(nvp_target_state, target-&gt;state )-&gt;name);
-	
+
 	if (target-&gt;state == TARGET_HALTED)
 	{
 		LOG_DEBUG(&quot;target was already halted&quot;);
 		return ERROR_OK;
 	}
-	
+
 	if (target-&gt;state == TARGET_UNKNOWN)
 	{
 		LOG_WARNING(&quot;target was in unknown state when halt was requested&quot;);
 	}
-	
-	if (target-&gt;state == TARGET_RESET) 
+
+	if (target-&gt;state == TARGET_RESET)
 	{
 		if ((jtag_reset_config &amp; RESET_SRST_PULLS_TRST) &amp;&amp; jtag_srst)
 		{
@@ -555,8 +555,8 @@
 			 * debug entry was already prepared in cortex_m3_prepare_reset_halt()
 			 */
 			target-&gt;debug_reason = DBG_REASON_DBGRQ;
-			
-			return ERROR_OK; 
+
+			return ERROR_OK;
 		}
 	}
 
@@ -564,7 +564,7 @@
 	cortex_m3_write_debug_halt_mask(target, C_HALT, 0);
 
 	target-&gt;debug_reason = DBG_REASON_DBGRQ;
-	
+
 	return ERROR_OK;
 }
 
@@ -579,8 +579,8 @@
 
 	/* Enter debug state on reset, cf. end_reset_event() */
 	mem_ap_write_u32(swjdp, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET);
-	
-	/* Request a reset */ 
+
+	/* Request a reset */
 	mem_ap_write_atomic_u32(swjdp, NVIC_AIRCR, AIRCR_VECTKEY | AIRCR_VECTRESET);
 	target-&gt;state = TARGET_RESET;
 
@@ -605,7 +605,7 @@
 		timeout++;
 		alive_sleep(1);
 	}
-		
+
 	return ERROR_OK;
 }
 
@@ -615,49 +615,49 @@
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	breakpoint_t *breakpoint = NULL;
 	u32 resume_pc;
-	
+
 	if (target-&gt;state != TARGET_HALTED)
 	{
 		LOG_WARNING(&quot;target not halted&quot;);
 		return ERROR_TARGET_NOT_HALTED;
 	}
-	
+
 	if (!debug_execution)
 	{
 		target_free_all_working_areas(target);
 		cortex_m3_enable_breakpoints(target);
 		cortex_m3_enable_watchpoints(target);
 	}
-	
+
 	if (debug_execution)
 	{
 		/* Disable interrupts */
 		/* We disable interrupts in the PRIMASK register instead of masking with C_MASKINTS,
-		 * This is probably the same issue as Cortex-M3 Errata	377493: 
+		 * This is probably the same issue as Cortex-M3 Errata	377493:
 		 * C_MASKINTS in parallel with disabled interrupts can cause local faults to not be taken. */
 		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_PRIMASK].value, 0, 32, 1);
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_PRIMASK].dirty = 1;
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_PRIMASK].valid = 1;
 
 		/* Make sure we are in Thumb mode */
-		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32, 
+		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32,
 			buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].value, 0, 32) | (1&lt;&lt;24));
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].dirty = 1;
 		armv7m-&gt;core_cache-&gt;reg_list[ARMV7M_xPSR].valid = 1;
 	}
 
 	/* current = 1: continue on current pc, otherwise continue at &lt;address&gt; */
-	if (!current) 
+	if (!current)
 	{
 		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[15].value, 0, 32, address);
 		armv7m-&gt;core_cache-&gt;reg_list[15].dirty = 1;
 		armv7m-&gt;core_cache-&gt;reg_list[15].valid = 1;
 	}
-	
+
 	resume_pc = buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[15].value, 0, 32);
 
 	armv7m_restore_context(target);
-	
+
 	/* the front-end may request us not to handle breakpoints */
 	if (handle_breakpoints)
 	{
@@ -670,10 +670,10 @@
 			cortex_m3_set_breakpoint(target, breakpoint);
 		}
 	}
-	
+
 	/* Restart core */
 	cortex_m3_write_debug_halt_mask(target, 0, C_HALT);
-	
+
 	target-&gt;debug_reason = DBG_REASON_NOTHALTED;
 
 	/* registers are now invalid */
@@ -690,7 +690,7 @@
 		target_call_event_callbacks(target, TARGET_EVENT_DEBUG_RESUMED);
 		LOG_DEBUG(&quot;target debug resumed at 0x%x&quot;, resume_pc);
 	}
-	
+
 	return ERROR_OK;
 }
 
@@ -712,25 +712,25 @@
 	/* current = 1: continue on current pc, otherwise continue at &lt;address&gt; */
 	if (!current)
 		buf_set_u32(armv7m-&gt;core_cache-&gt;reg_list[15].value, 0, 32, address);
-	
+
 	/* the front-end may request us not to handle breakpoints */
 	if (handle_breakpoints)
 		if ((breakpoint = breakpoint_find(target, buf_get_u32(armv7m-&gt;core_cache-&gt;reg_list[15].value, 0, 32))))
 			cortex_m3_unset_breakpoint(target, breakpoint);
-	
+
 	target-&gt;debug_reason = DBG_REASON_SINGLESTEP;
-	
+
 	armv7m_restore_context(target);
-	
+
 	target_call_event_callbacks(target, TARGET_EVENT_RESUMED);
-	
+
 	/* set step and clear halt */
 	cortex_m3_write_debug_halt_mask(target, C_STEP, C_HALT);
 	mem_ap_read_atomic_u32(swjdp, DCB_DHCSR, &amp;cortex_m3-&gt;dcb_dhcsr);
 
 	/* registers are now invalid */
 	armv7m_invalidate_core_regs(target);
-	
+
 	if (breakpoint)
 		cortex_m3_set_breakpoint(target, breakpoint);
 
@@ -749,23 +749,23 @@
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
 	int assert_srst = 1;
-	
-	LOG_DEBUG(&quot;target-&gt;state: %s&quot;, 
+
+	LOG_DEBUG(&quot;target-&gt;state: %s&quot;,
 		Jim_Nvp_value2name_simple( nvp_target_state, target-&gt;state )-&gt;name );
-	
+
 	if (!(jtag_reset_config &amp; RESET_HAS_SRST))
 	{
 		LOG_ERROR(&quot;Can't assert SRST&quot;);
 		return ERROR_FAIL;
 	}
-	
+
 	/* Enable debug requests */
 	mem_ap_read_atomic_u32(swjdp, DCB_DHCSR, &amp;cortex_m3-&gt;dcb_dhcsr);
 	if (!(cortex_m3-&gt;dcb_dhcsr &amp; C_DEBUGEN))
 		mem_ap_write_u32(swjdp, DCB_DHCSR, DBGKEY | C_DEBUGEN);
-		
+
 	mem_ap_write_u32(swjdp, DCB_DCRDR, 0 );
-	
+
 	if (!target-&gt;reset_halt)
 	{
 		/* Set/Clear C_MASKINTS in a separate operation */
@@ -774,11 +774,11 @@
 
 		/* clear any debug flags before resuming */
 		cortex_m3_clear_halt(target);
-		
+
 		/* clear C_HALT in dhcsr reg */
 		cortex_m3_write_debug_halt_mask(target, 0, C_HALT);
-							
-		/* Enter debug state on reset, cf. end_reset_event() */	
+
+		/* Enter debug state on reset, cf. end_reset_event() */
 		mem_ap_write_u32(swjdp, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR);
 	}
 	else
@@ -786,18 +786,18 @@
 		/* Enter debug state on reset, cf. end_reset_event() */
 		mem_ap_write_atomic_u32(swjdp, DCB_DEMCR, TRCENA | VC_HARDERR | VC_BUSERR | VC_CORERESET);
 	}
-	
+
 	/* following hack is to handle luminary reset
 	 * when srst is asserted the luminary device seesm to also clear the debug registers
 	 * which does not match the armv7 debug TRM */
-		
+
 	if (strcmp(target-&gt;variant, &quot;lm3s&quot;) == 0)
 	{
 		/* get revision of lm3s target, only early silicon has this issue
 		 * Fury Rev B, DustDevil Rev B, Tempest all ok */
-		
+
 		u32 did0;
-		
+
 		if (target_read_u32(target, 0x400fe000, &amp;did0) == ERROR_OK)
 		{
 			switch ((did0 &gt;&gt; 16) &amp; 0xff)
@@ -806,7 +806,7 @@
 					/* all Sandstorm suffer issue */
 					assert_srst = 0;
 					break;
-				
+
 				case 1:
 				case 3:
 					/* only Fury/DustDevil rev A suffer reset problems */
@@ -816,7 +816,7 @@
 			}
 		}
 	}
-	
+
 	if (assert_srst)
 	{
 		/* default to asserting srst */
@@ -842,10 +842,10 @@
 			mem_ap_read_atomic_u32(swjdp, NVIC_AIRCR, &amp;tmp);
 		}
 	}
-	
+
 	target-&gt;state = TARGET_RESET;
 	jtag_add_sleep(50000);
-	
+
 	armv7m_invalidate_core_regs(target);
 
 	if (target-&gt;reset_halt)
@@ -854,25 +854,25 @@
 		if ((retval = target_halt(target))!=ERROR_OK)
 			return retval;
 	}
-	
+
 	return ERROR_OK;
 }
 
 int cortex_m3_deassert_reset(target_t *target)
-{		
-	LOG_DEBUG(&quot;target-&gt;state: %s&quot;, 
+{
+	LOG_DEBUG(&quot;target-&gt;state: %s&quot;,
 		Jim_Nvp_value2name_simple(nvp_target_state, target-&gt;state )-&gt;name);
-	
+
 	/* deassert reset lines */
 	jtag_add_reset(0, 0);
-		
+
 	return ERROR_OK;
 }
 
 void cortex_m3_enable_breakpoints(struct target_s *target)
 {
 	breakpoint_t *breakpoint = target-&gt;breakpoints;
-	
+
 	/* set any pending breakpoints */
 	while (breakpoint)
 	{
@@ -887,11 +887,11 @@
 	int retval;
 	int fp_num=0;
 	u32 hilo;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
-	
+
 	cortex_m3_fp_comparator_t * comparator_list = cortex_m3-&gt;fp_comparator_list;
 
 	if (breakpoint-&gt;set)
@@ -899,7 +899,7 @@
 		LOG_WARNING(&quot;breakpoint already set&quot;);
 		return ERROR_OK;
 	}
-	
+
 	if (cortex_m3-&gt;auto_bp_type)
 	{
 		breakpoint-&gt;type = (breakpoint-&gt;address &lt; 0x20000000) ? BKPT_HARD : BKPT_SOFT;
@@ -958,7 +958,7 @@
 		LOG_WARNING(&quot;breakpoint not set&quot;);
 		return ERROR_OK;
 	}
-	
+
 	if (breakpoint-&gt;type == BKPT_HARD)
 	{
 		int fp_num = breakpoint-&gt;set - 1;
@@ -1006,7 +1006,7 @@
 #ifdef ARMV7_GDB_HACKS
 		if (breakpoint-&gt;length != 2) {
 			/* XXX Hack: Replace all breakpoints with length != 2 with
-			 * a hardware breakpoint. */ 
+			 * a hardware breakpoint. */
 			breakpoint-&gt;type = BKPT_HARD;
 			breakpoint-&gt;length = 2;
 		}
@@ -1036,11 +1036,11 @@
 		LOG_INFO(&quot;only breakpoints of two bytes length supported&quot;);
 		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 	}
-	
+
 	if (breakpoint-&gt;type == BKPT_HARD)
 		cortex_m3-&gt;fp_code_available--;
 	cortex_m3_set_breakpoint(target, breakpoint);
-	
+
 	return ERROR_OK;
 }
 
@@ -1049,13 +1049,13 @@
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
-	
+
 	if (target-&gt;state != TARGET_HALTED)
 	{
 		LOG_WARNING(&quot;target not halted&quot;);
 		return ERROR_TARGET_NOT_HALTED;
 	}
-	
+
 	if (cortex_m3-&gt;auto_bp_type)
 	{
 		breakpoint-&gt;type = (breakpoint-&gt;address &lt; 0x20000000) ? BKPT_HARD : BKPT_SOFT;
@@ -1065,10 +1065,10 @@
 	{
 		cortex_m3_unset_breakpoint(target, breakpoint);
 	}
-	
+
 	if (breakpoint-&gt;type == BKPT_HARD)
 		cortex_m3-&gt;fp_code_available++;
-	
+
 	return ERROR_OK;
 }
 
@@ -1076,7 +1076,7 @@
 {
 	int dwt_num=0;
 	u32 mask, temp;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
@@ -1132,7 +1132,7 @@
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	cortex_m3_dwt_comparator_t * comparator_list = cortex_m3-&gt;dwt_comparator_list;
 	int dwt_num;
-	
+
 	if (!watchpoint-&gt;set)
 	{
 		LOG_WARNING(&quot;watchpoint not set&quot;);
@@ -1160,7 +1160,7 @@
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
-	
+
 	if (target-&gt;state != TARGET_HALTED)
 	{
 		LOG_WARNING(&quot;target not halted&quot;);
@@ -1171,14 +1171,14 @@
 	{
 		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 	}
-	
+
 	if ((watchpoint-&gt;length != 1) &amp;&amp; (watchpoint-&gt;length != 2) &amp;&amp; (watchpoint-&gt;length != 4))
 	{
 		return ERROR_TARGET_RESOURCE_NOT_AVAILABLE;
 	}
-	
+
 	cortex_m3-&gt;dwt_comp_available--;
-		
+
 	return ERROR_OK;
 }
 
@@ -1187,27 +1187,27 @@
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
-	
+
 	if (target-&gt;state != TARGET_HALTED)
 	{
 		LOG_WARNING(&quot;target not halted&quot;);
 		return ERROR_TARGET_NOT_HALTED;
 	}
-	
+
 	if (watchpoint-&gt;set)
 	{
 		cortex_m3_unset_watchpoint(target, watchpoint);
 	}
-		
+
 	cortex_m3-&gt;dwt_comp_available++;
-	
+
 	return ERROR_OK;
 }
 
 void cortex_m3_enable_watchpoints(struct target_s *target)
 {
 	watchpoint_t *watchpoint = target-&gt;watchpoints;
-	
+
 	/* set any pending watchpoints */
 	while (watchpoint)
 	{
@@ -1223,12 +1223,12 @@
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-		
+
 	if ((type == ARMV7M_REGISTER_CORE_GP) &amp;&amp; (num &lt;= ARMV7M_PSP))
 	{
 		/* read a normal core register */
 		retval = cortexm3_dap_read_coreregister_u32(swjdp, value, num);
-		
+
 		if (retval != ERROR_OK)
 		{
 			LOG_ERROR(&quot;JTAG failure %i&quot;,retval);
@@ -1240,33 +1240,33 @@
 	{
 		/* read other registers */
 		cortexm3_dap_read_coreregister_u32(swjdp, value, 20);
-		
+
 		switch (num)
 		{
 			case 19:
 				*value = buf_get_u32((u8*)value, 0, 8);
 				break;
-				
+
 			case 20:
 				*value = buf_get_u32((u8*)value, 8, 8);
 				break;
-				
+
 			case 21:
 				*value = buf_get_u32((u8*)value, 16, 8);
 				break;
-				
+
 			case 22:
 				*value = buf_get_u32((u8*)value, 24, 8);
 				break;
 		}
-		
+
 		LOG_DEBUG(&quot;load from special reg %i value 0x%x&quot;, num, *value);
 	}
 	else
 	{
 		return ERROR_INVALID_ARGUMENTS;
 	}
-	
+
 	return ERROR_OK;
 }
 
@@ -1274,7 +1274,7 @@
 {
 	int retval;
 	u32 reg;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
@@ -1285,11 +1285,11 @@
 	 * hack to deal with the fact that gdb will sometimes &quot;forge&quot;
 	 * return addresses, and doesn't set the LSB correctly (i.e., when
 	 * printing expressions containing function calls, it sets LR=0.) */
-	
+
 	if (num == 14)
 		value |= 0x01;
 #endif
-	 
+
 	if ((type == ARMV7M_REGISTER_CORE_GP) &amp;&amp; (num &lt;= ARMV7M_PSP))
 	{
 		retval = cortexm3_dap_write_coreregister_u32(swjdp, value, num);
@@ -1304,38 +1304,38 @@
 	else if (type == ARMV7M_REGISTER_CORE_SP) /* Special purpose core register */
 	{
 		/* write other registers */
-		
+
 		cortexm3_dap_read_coreregister_u32(swjdp, &amp;reg, 20);
-		
+
 		switch (num)
 		{
 			case 19:
 				buf_set_u32((u8*)&amp;reg, 0, 8, value);
 				break;
-				
+
 			case 20:
 				buf_set_u32((u8*)&amp;reg, 8, 8, value);
 				break;
-				
+
 			case 21:
 				buf_set_u32((u8*)&amp;reg, 16, 8, value);
 				break;
-				
+
 			case 22:
 				buf_set_u32((u8*)&amp;reg, 24, 8, value);
 				break;
 		}
-		
+
 		cortexm3_dap_write_coreregister_u32(swjdp, reg, 20);
-		
+
 		LOG_DEBUG(&quot;write special reg %i value 0x%x &quot;, num, value);
 	}
 	else
 	{
 		return ERROR_INVALID_ARGUMENTS;
 	}
-	
-	return ERROR_OK;	
+
+	return ERROR_OK;
 }
 
 int cortex_m3_read_memory(struct target_s *target, u32 address, u32 size, u32 count, u8 *buffer)
@@ -1344,13 +1344,13 @@
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
 	int retval;
-	
+
 	/* sanitize arguments */
 	if (((size != 4) &amp;&amp; (size != 2) &amp;&amp; (size != 1)) || (count == 0) || !(buffer))
 		return ERROR_INVALID_ARGUMENTS;
-	
+
 	/* cortex_m3 handles unaligned memory access */
-		
+
 	switch (size)
 	{
 		case 4:
@@ -1366,7 +1366,7 @@
 			LOG_ERROR(&quot;BUG: we shouldn't get here&quot;);
 			exit(-1);
 	}
-	
+
 	return retval;
 }
 
@@ -1376,11 +1376,11 @@
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
 	int retval;
-	
+
 	/* sanitize arguments */
 	if (((size != 4) &amp;&amp; (size != 2) &amp;&amp; (size != 1)) || (count == 0) || !(buffer))
 		return ERROR_INVALID_ARGUMENTS;
-	
+
 	switch (size)
 	{
 		case 4:
@@ -1390,13 +1390,13 @@
 			retval = mem_ap_write_buf_u16(swjdp, buffer, 2 * count, address);
 			break;
 		case 1:
-			retval = mem_ap_write_buf_u8(swjdp, buffer, count, address);	
+			retval = mem_ap_write_buf_u8(swjdp, buffer, count, address);
 			break;
 		default:
 			LOG_ERROR(&quot;BUG: we shouldn't get here&quot;);
 			exit(-1);
 	}
-	
+
 	return retval;
 }
 
@@ -1421,27 +1421,27 @@
 	int retval;
 	u32 cpuid, fpcr, dwtcr, ictr;
 	int i;
-	
+
 	/* get pointers to arch-specific information */
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-	
+
 	if ((retval = ahbap_debugport_init(swjdp)) != ERROR_OK)
 		return retval;
-	
+
 	if (!target_was_examined(target))
 	{
 		target_set_examined(target);
-		
+
 		/* Read from Device Identification Registers */
 		if ((retval = target_read_u32(target, CPUID, &amp;cpuid)) != ERROR_OK)
 			return retval;
-		
+
 		if (((cpuid &gt;&gt; 4) &amp; 0xc3f) == 0xc23)
 			LOG_DEBUG(&quot;CORTEX-M3 processor detected&quot;);
 		LOG_DEBUG(&quot;cpuid: 0x%8.8x&quot;, cpuid);
-		
+
 		target_read_u32(target, NVIC_ICTR, &amp;ictr);
 		cortex_m3-&gt;intlinesnum = (ictr &amp; 0x1F) + 1;
 		cortex_m3-&gt;intsetenable = calloc(cortex_m3-&gt;intlinesnum, 4);
@@ -1450,7 +1450,7 @@
 			target_read_u32(target, NVIC_ISE0 + 4 * i, cortex_m3-&gt;intsetenable + i);
 			LOG_DEBUG(&quot;interrupt enable[%i] = 0x%8.8x&quot;, i, cortex_m3-&gt;intsetenable[i]);
 		}
-		
+
 		/* Setup FPB */
 		target_read_u32(target, FP_CTRL, &amp;fpcr);
 		cortex_m3-&gt;auto_bp_type = 1;
@@ -1465,7 +1465,7 @@
 			cortex_m3-&gt;fp_comparator_list[i].fpcr_address = FP_COMP0 + 4 * i;
 		}
 		LOG_DEBUG(&quot;FPB fpcr 0x%x, numcode %i, numlit %i&quot;, fpcr, cortex_m3-&gt;fp_num_code, cortex_m3-&gt;fp_num_lit);
-			
+
 		/* Setup DWT */
 		target_read_u32(target, DWT_CTRL, &amp;dwtcr);
 		cortex_m3-&gt;dwt_num_comp = (dwtcr &gt;&gt; 28) &amp; 0xF;
@@ -1476,26 +1476,26 @@
 			cortex_m3-&gt;dwt_comparator_list[i].dwt_comparator_address = DWT_COMP0 + 0x10 * i;
 		}
 	}
-	
+
 	return ERROR_OK;
 }
 
 int cortex_m3_quit(void)
 {
-	
+
 	return ERROR_OK;
 }
 
 int cortex_m3_dcc_read(swjdp_common_t *swjdp, u8 *value, u8 *ctrl)
 {
 	u16 dcrdr;
-	
+
 	mem_ap_read_buf_u16( swjdp, (u8*)&amp;dcrdr, 1, DCB_DCRDR);
 	*ctrl = (u8)dcrdr;
 	*value = (u8)(dcrdr &gt;&gt; 8);
-	
+
 	LOG_DEBUG(&quot;data 0x%x ctrl 0x%x&quot;, *value, *ctrl);
-	
+
 	/* write ack back to software dcc register
 	 * signify we have read data */
 	if (dcrdr &amp; (1 &lt;&lt; 0))
@@ -1503,7 +1503,7 @@
 		dcrdr = 0;
 		mem_ap_write_buf_u16( swjdp, (u8*)&amp;dcrdr, 1, DCB_DCRDR);
 	}
-	
+
 	return ERROR_OK;
 }
 
@@ -1514,13 +1514,13 @@
 	u8 data;
 	u8 ctrl;
 	u32 i;
-	
+
 	for (i = 0; i &lt; (size * 4); i++)
 	{
 		cortex_m3_dcc_read(swjdp, &amp;data, &amp;ctrl);
 		buffer[i] = data;
 	}
-	
+
 	return ERROR_OK;
 }
 
@@ -1531,22 +1531,22 @@
 		return ERROR_OK;
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	swjdp_common_t *swjdp = &amp;armv7m-&gt;swjdp_info;
-	
+
 	if (!target-&gt;dbg_msg_enabled)
 		return ERROR_OK;
-	
+
 	if (target-&gt;state == TARGET_RUNNING)
 	{
 		u8 data;
 		u8 ctrl;
-				
+
 		cortex_m3_dcc_read(swjdp, &amp;data, &amp;ctrl);
-		
+
 		/* check if we have data */
 		if (ctrl &amp; (1 &lt;&lt; 0))
 		{
 			u32 request;
-			
+
 			/* we assume target is quick enough */
 			request = data;
 			cortex_m3_dcc_read(swjdp, &amp;data, &amp;ctrl);
@@ -1558,7 +1558,7 @@
 			target_request(target, request);
 		}
 	}
-	
+
 	return ERROR_OK;
 }
 
@@ -1570,14 +1570,14 @@
 	/* prepare JTAG information for the new target */
 	cortex_m3-&gt;jtag_info.tap = tap;
 	cortex_m3-&gt;jtag_info.scann_size = 4;
-	
+
 	armv7m-&gt;swjdp_info.dp_select_value = -1;
 	armv7m-&gt;swjdp_info.ap_csw_value = -1;
 	armv7m-&gt;swjdp_info.ap_tar_value = -1;
 	armv7m-&gt;swjdp_info.jtag_info = &amp;cortex_m3-&gt;jtag_info;
 
 	/* initialize arch-specific breakpoint handling */
-	
+
 	cortex_m3-&gt;common_magic = CORTEX_M3_COMMON_MAGIC;
 	cortex_m3-&gt;arch_info = NULL;
 
@@ -1586,26 +1586,26 @@
 
 	armv7m-&gt;pre_debug_entry = NULL;
 	armv7m-&gt;post_debug_entry = NULL;
-	
+
 	armv7m-&gt;pre_restore_context = NULL;
 	armv7m-&gt;post_restore_context = NULL;
-	
-	armv7m_init_arch_info(target, armv7m);	
+
+	armv7m_init_arch_info(target, armv7m);
 	armv7m-&gt;arch_info = cortex_m3;
 	armv7m-&gt;load_core_reg_u32 = cortex_m3_load_core_reg_u32;
 	armv7m-&gt;store_core_reg_u32 = cortex_m3_store_core_reg_u32;
-	
+
 	target_register_timer_callback(cortex_m3_handle_target_request, 1, 1, target);
-	
+
 	return ERROR_OK;
 }
 
 int cortex_m3_target_create(struct target_s *target, Jim_Interp *interp)
 {
 	cortex_m3_common_t *cortex_m3 = calloc(1,sizeof(cortex_m3_common_t));
-	
+
 	cortex_m3_init_arch_info(target, cortex_m3, target-&gt;tap);
-	
+
 	return ERROR_OK;
 }
 
@@ -1613,12 +1613,12 @@
 {
 	int retval;
 	command_t *cortex_m3_cmd;
-	
+
 	retval = armv7m_register_commands(cmd_ctx);
-	
-	cortex_m3_cmd = register_command(cmd_ctx, NULL, &quot;cortex_m3&quot;, NULL, COMMAND_ANY, &quot;cortex_m3 specific commands&quot;);		
+
+	cortex_m3_cmd = register_command(cmd_ctx, NULL, &quot;cortex_m3&quot;, NULL, COMMAND_ANY, &quot;cortex_m3 specific commands&quot;);
 	register_command(cmd_ctx, cortex_m3_cmd, &quot;maskisr&quot;, handle_cortex_m3_mask_interrupts_command, COMMAND_EXEC, &quot;mask cortex_m3 interrupts ['on'|'off']&quot;);
-	
+
 	return retval;
 }
 
@@ -1627,13 +1627,13 @@
 	target_t *target = get_current_target(cmd_ctx);
 	armv7m_common_t *armv7m = target-&gt;arch_info;
 	cortex_m3_common_t *cortex_m3 = armv7m-&gt;arch_info;
-		
+
 	if (target-&gt;state != TARGET_HALTED)
 	{
 		command_print(cmd_ctx, &quot;target must be stopped for \&quot;%s\&quot; command&quot;, cmd);
 		return ERROR_OK;
 	}
-	
+
 	if (argc &gt; 0)
 	{
 		if (!strcmp(args[0], &quot;on&quot;))
@@ -1649,9 +1649,9 @@
 			command_print(cmd_ctx, &quot;usage: cortex_m3 maskisr ['on'|'off']&quot;);
 		}
 	}
-	
+
 	command_print(cmd_ctx, &quot;cortex_m3 interrupt mask %s&quot;,
 			(cortex_m3-&gt;dcb_dhcsr &amp; C_MASKINTS) ? &quot;on&quot; : &quot;off&quot;);
-	
+
 	return ERROR_OK;
 }

Modified: trunk/src/target/target_request.c
===================================================================
--- trunk/src/target/target_request.c	2009-06-01 03:05:26 UTC (rev 1972)
+++ trunk/src/target/target_request.c	2009-06-01 03:05:42 UTC (rev 1973)
@@ -41,25 +41,25 @@
 {
 	char *msg = malloc(CEIL(length + 1, 4) * 4);
 	debug_msg_receiver_t *c = target-&gt;dbgmsg;
-	
+
 	target-&gt;type-&gt;target_request_data(target, CEIL(length, 4), (u8*)msg);
 	msg[length] = 0;
-	
+
 	LOG_DEBUG(&quot;%s&quot;, msg);
-	
+
 	while (c)
 	{
 		command_print(c-&gt;cmd_ctx, &quot;%s&quot;, msg);
 		c = c-&gt;next;
 	}
-	
+
 	return ERROR_OK;
 }
 
 static int target_charmsg(target_t *target, u8 msg)
 {
 	LOG_USER_N(&quot;%c&quot;, msg);
-	
+
 	return ERROR_OK;
 }
 
@@ -70,7 +70,7 @@
 	int line_len;
 	debug_msg_receiver_t *c = target-&gt;dbgmsg;
 	u32 i;
-	
+
 	LOG_DEBUG(&quot;size: %i, length: %i&quot;, size, length);
 
 	target-&gt;type-&gt;target_request_data(target, CEIL(length * size, 4), (u8*)data);
@@ -90,11 +90,11 @@
 				line_len += snprintf(line + line_len, 128 - line_len, &quot;%2.2x &quot;, data[i]);
 				break;
 		}
-		
+
 		if ((i%8 == 7) || (i == length - 1))
 		{
 			LOG_DEBUG(&quot;%s&quot;, line);
-			
+
 			while (c)
 			{
 				command_print(c-&gt;cmd_ctx, &quot;%s&quot;, line);
@@ -104,7 +104,7 @@
 			line_len = 0;
 		}
 	}
-	
+
 	free(data);
 
 	return ERROR_OK;
@@ -146,14 +146,14 @@
  			LOG_ERROR(&quot;unknown target request: %2.2x&quot;, target_req_cmd);
  			break;
 	}
-	
+
 	return ERROR_OK;
 }
 
 static int add_debug_msg_receiver(struct command_context_s *cmd_ctx, target_t *target)
 {
 	debug_msg_receiver_t **p = &amp;target-&gt;dbgmsg;
-	
+
 	if (target == NULL)
 		return ERROR_INVALID_ARGUMENTS;
 
@@ -171,10 +171,10 @@
 	(*p) = malloc(sizeof(debug_msg_receiver_t));
 	(*p)-&gt;cmd_ctx = cmd_ctx;
 	(*p)-&gt;next = NULL;
-	
+
 	/* enable callback */
 	target-&gt;dbg_msg_enabled = 1;
-	
+
 	return ERROR_OK;
 }
 
@@ -182,7 +182,7 @@
 {
 	int do_all_targets = 0;
 	debug_msg_receiver_t **p = &amp;target-&gt;dbgmsg;
-	
+
 	/* if no target has been specified search all of them */
 	if (target == NULL)
 	{
@@ -193,7 +193,7 @@
 		target = all_targets;
 		do_all_targets = 1;
 	}
-	
+
 	do
 	{
 		while (*p)
@@ -204,10 +204,10 @@
 			}
 			p = &amp;((*p)-&gt;next);
 		}
-		
+
 		target = target-&gt;next;
 	} while (target &amp;&amp; do_all_targets);
-	
+
 	return NULL;
 }
 
@@ -216,14 +216,14 @@
 	debug_msg_receiver_t **p;
 	debug_msg_receiver_t *c;
 	int do_all_targets = 0;
-	
+
 	/* if no target has been specified search all of them */
 	if (target == NULL)
 	{
 		/* if no targets haven been specified */
 		if (all_targets == NULL)
 			return ERROR_OK;
-		
+
 		target = all_targets;
 		do_all_targets = 1;
 	}
@@ -250,10 +250,10 @@
 				p = &amp;(c-&gt;next);
 			c = next;
 		}
-	
+
 		target = target-&gt;next;
 	} while (target &amp;&amp; do_all_targets);
-	
+
 	return ERROR_OK;
 }
 
@@ -262,7 +262,7 @@
 	target_t *target = get_current_target(cmd_ctx);
 
 	int receiving = 0;
-	
+
 	/* see if reciever is already registered */
 	if (find_debug_msg_receiver(cmd_ctx, target) != NULL)
 		receiving = 1;
@@ -293,7 +293,7 @@
 			command_print(cmd_ctx, &quot;usage: target_request debugmsgs ['enable'|'disable'|'charmsg']&quot;);
 		}
 	}
-	
+
 	command_print(cmd_ctx, &quot;receiving debug messages from current target %s&quot;,
 		      (receiving) ? (charmsg_mode?&quot;charmsg&quot;:&quot;enabled&quot;) : &quot;disabled&quot; );
 	return ERROR_OK;
@@ -303,7 +303,7 @@
 {
 	target_request_cmd =
 		register_command(cmd_ctx, NULL, &quot;target_request&quot;, NULL, COMMAND_ANY, &quot;target_request commands&quot;);
-	
+
 	register_command(cmd_ctx, target_request_cmd, &quot;debugmsgs&quot;, handle_target_request_debugmsgs_command,
 		COMMAND_EXEC, &quot;enable/disable reception of debug messages from target&quot;);
 


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="000756.html">[Openocd-svn] r1972 - trunk/src/flash
</A></li>
	<LI>Next message: <A HREF="000758.html">[Openocd-svn] r1974 - trunk/tcl/target
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#757">[ date ]</a>
              <a href="thread.html#757">[ thread ]</a>
              <a href="subject.html#757">[ subject ]</a>
              <a href="author.html#757">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
