;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -17, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD -1, <0
	CMP #442, @200
	SUB @121, 103
	ADD -1, <0
	ADD -1, <0
	SUB 12, 15
	SPL 330, #90
	SUB 96, @10
	MOV -1, <-20
	JMP @2, #0
	SUB 21, 102
	SUB 21, 102
	SUB 21, 102
	SUB 12, @10
	SUB #11, <-1
	CMP 21, 102
	DJN -1, @-20
	SUB #11, <-1
	SUB 12, 15
	SLT -521, -600
	SLT -521, -600
	SUB @12, <10
	CMP 12, @10
	SLT -521, -600
	SUB @124, @101
	MOV -4, <-20
	MOV -4, <-20
	SUB @127, @106
	SUB @121, 106
	SUB @121, 106
	JMP @2, #0
	ADD 130, 9
	SLT -521, -600
	SUB @124, @101
	SUB @-127, 100
	ADD 130, 9
	SUB @121, 106
	SUB @121, 106
	SUB @124, 106
	JMP @16, #200
	SPL 0, <-2
	MOV -1, <-20
	CMP #2, @0
	MOV -1, <-20
	MOV -1, <-20
	MOV -17, <-20
	JMP @2, #0
	MOV -1, <-20
