{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543129786091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543129786109 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 22:09:45 2018 " "Processing started: Sat Nov 24 22:09:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543129786109 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129786109 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon " "Command: quartus_map --read_settings_files=on --write_settings_files=off Typhoon -c Typhoon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129786109 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testPLL.qip " "Tcl Script File testPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testPLL.qip " "set_global_assignment -name QIP_FILE testPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129786407 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129786407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SysPLL.qip " "Tcl Script File SysPLL.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SysPLL.qip " "set_global_assignment -name QIP_FILE SysPLL.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129786407 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129786407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "SRAMCLK.qip " "Tcl Script File SRAMCLK.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE SRAMCLK.qip " "set_global_assignment -name QIP_FILE SRAMCLK.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129786407 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129786407 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "my_test.qip " "Tcl Script File my_test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE my_test.qip " "set_global_assignment -name QIP_FILE my_test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543129786407 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543129786407 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543129787029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543129787029 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "testPLL.v " "Can't analyze file -- file testPLL.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543129797944 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SRAMCLK.v " "Can't analyze file -- file SRAMCLK.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543129797946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/vga_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "tristate.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "typhoon.sv 1 1 " "Found 1 design units, including 1 entities, in source file typhoon.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Typhoon " "Found entity 1: Typhoon" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797982 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_controller.sv(99) " "Verilog HDL warning at SRAM_controller.sv(99): extended using \"x\" or \"z\"" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 99 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1543129797986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file sram_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_controller " "Found entity 1: SRAM_controller" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_FIFO " "Found entity 1: SRAM_FIFO" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129797993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129797993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129798003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk " "Found entity 1: mem_clk" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129798003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_port.sv(55) " "Verilog HDL information at VGA_port.sv(55): always construct contains both blocking and non-blocking assignments" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543129798003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "VGA_port.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/VGA_port.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129798020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798020 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Typhoon " "Elaborating entity \"Typhoon\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543129798553 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Typhoon.sv(51) " "Verilog HDL assignment warning at Typhoon.sv(51): truncated value with size 32 to match size of target (10)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129798553 "|Typhoon"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 16 Typhoon.sv(71) " "Verilog HDL assignment warning at Typhoon.sv(71): truncated value with size 18 to match size of target (16)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129798553 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "DataToSRAM\[2..7\] 0 Typhoon.sv(24) " "Net \"DataToSRAM\[2..7\]\" at Typhoon.sv(24) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129798563 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "AddressToSRAM\[2..7\] 0 Typhoon.sv(25) " "Net \"AddressToSRAM\[2..7\]\" at Typhoon.sv(25) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129798563 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueReadReq\[7..2\] 0 Typhoon.sv(26) " "Net \"QueueReadReq\[7..2\]\" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129798563 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "QueueWriteReq\[7..2\] 0 Typhoon.sv(26) " "Net \"QueueWriteReq\[7..2\]\" at Typhoon.sv(26) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129798567 "|Typhoon"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "VGA_reset 0 Typhoon.sv(173) " "Net \"VGA_reset\" at Typhoon.sv(173) has no driver or initial value, using a default initial value '0'" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 173 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543129798567 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R Typhoon.sv(12) " "Output port \"VGA_R\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129798567 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G Typhoon.sv(12) " "Output port \"VGA_G\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129798567 "|Typhoon"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B Typhoon.sv(12) " "Output port \"VGA_B\" at Typhoon.sv(12) has no driver" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543129798567 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[0\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[0\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[1\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[1\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[2\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[2\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[3\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[3\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[4\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[4\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[5\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[5\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798568 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[6\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[6\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[7\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[7\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[8\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[8\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[9\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[9\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[10\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[10\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[11\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[11\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[12\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[12\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[13\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[13\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[14\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[14\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[15\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[15\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[16\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[16\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798569 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[17\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[17\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[18\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[18\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AddressToSRAM\[1\]\[19\] Typhoon.sv(55) " "Inferred latch for \"AddressToSRAM\[1\]\[19\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[0\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[0\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[1\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[1\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[2\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[2\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[3\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[3\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[4\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[4\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[5\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[5\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[6\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[6\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798570 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[7\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[7\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[8\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[8\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[9\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[9\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[10\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[10\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[11\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[11\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[12\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[12\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[13\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[13\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[14\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[14\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataToSRAM\[1\]\[15\] Typhoon.sv(55) " "Inferred latch for \"DataToSRAM\[1\]\[15\]\" at Typhoon.sv(55)" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798571 "|Typhoon"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk mem_clk:myTest " "Elaborating entity \"mem_clk\" for hierarchy \"mem_clk:myTest\"" {  } { { "Typhoon.sv" "myTest" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll mem_clk:myTest\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "altpll_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem_clk:myTest\|altpll:altpll_component " "Elaborated megafunction instantiation \"mem_clk:myTest\|altpll:altpll_component\"" {  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem_clk:myTest\|altpll:altpll_component " "Instantiated megafunction \"mem_clk:myTest\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=mem_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=mem_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SOURCE_SYNCHRONOUS " "Parameter \"operation_mode\" = \"SOURCE_SYNCHRONOUS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129798702 ""}  } { { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543129798702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mem_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mem_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_clk_altpll " "Found entity 1: mem_clk_altpll" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129798770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129798770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_clk_altpll mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated " "Elaborating entity \"mem_clk_altpll\" for hierarchy \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:VGAtiming " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:VGAtiming\"" {  } { { "Typhoon.sv" "VGAtiming" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_controller SRAM_controller:SRAM " "Elaborating entity \"SRAM_controller\" for hierarchy \"SRAM_controller:SRAM\"" {  } { { "Typhoon.sv" "SRAM" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798815 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "roundRobinCache SRAM_controller.sv(55) " "Verilog HDL or VHDL warning at SRAM_controller.sv(55): object \"roundRobinCache\" assigned a value but never read" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543129798815 "|Typhoon|SRAM_controller:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SRAM_controller.sv(140) " "Verilog HDL assignment warning at SRAM_controller.sv(140): truncated value with size 32 to match size of target (8)" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129798815 "|Typhoon|SRAM_controller:SRAM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 SRAM_controller.sv(196) " "Verilog HDL assignment warning at SRAM_controller.sv(196): truncated value with size 32 to match size of target (8)" {  } { { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543129798815 "|Typhoon|SRAM_controller:SRAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_FIFO SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort " "Elaborating entity \"SRAM_FIFO\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\"" {  } { { "SRAM_controller.sv" "DATA_FIFO_generate\[0\].data_inputPort" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129798890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "dcfifo_component" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799320 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\"" {  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component " "Instantiated megafunction \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 16 " "Parameter \"lpm_numwords\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 4 " "Parameter \"lpm_widthu\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 3 " "Parameter \"rdsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 3 " "Parameter \"wrsync_delaypipe\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129799326 ""}  } { { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543129799326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_egf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_egf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_egf1 " "Found entity 1: dcfifo_egf1" {  } { { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_egf1 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated " "Elaborating entity \"dcfifo_egf1\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nn6 " "Found entity 1: a_graycounter_nn6" {  } { { "db/a_graycounter_nn6.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_nn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nn6 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p " "Elaborating entity \"a_graycounter_nn6\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_nn6:rdptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "rdptr_g1p" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_j5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_j5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_j5c " "Found entity 1: a_graycounter_j5c" {  } { { "db/a_graycounter_j5c.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/a_graycounter_j5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_j5c SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p " "Elaborating entity \"a_graycounter_j5c\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|a_graycounter_j5c:wrptr_g1p\"" {  } { { "db/dcfifo_egf1.tdf" "wrptr_g1p" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d421 " "Found entity 1: altsyncram_d421" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d421 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram " "Elaborating entity \"altsyncram_d421\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\"" {  } { { "db/dcfifo_egf1.tdf" "fifo_ram" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_ip7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ip7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_ip7 " "Found entity 1: alt_synch_pipe_ip7" {  } { { "db/alt_synch_pipe_ip7.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_ip7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp " "Elaborating entity \"alt_synch_pipe_ip7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\"" {  } { { "db/dcfifo_egf1.tdf" "rs_dgwp" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_tu8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_tu8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_tu8 " "Found entity 1: dffpipe_tu8" {  } { { "db/dffpipe_tu8.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dffpipe_tu8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_tu8 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8 " "Elaborating entity \"dffpipe_tu8\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_ip7:rs_dgwp\|dffpipe_tu8:dffpipe8\"" {  } { { "db/alt_synch_pipe_ip7.tdf" "dffpipe8" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_ip7.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3u7 " "Found entity 1: alt_synch_pipe_3u7" {  } { { "db/alt_synch_pipe_3u7.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/alt_synch_pipe_3u7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3u7 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3u7\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|alt_synch_pipe_3u7:ws_dgrp\"" {  } { { "db/dcfifo_egf1.tdf" "ws_dgrp" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_966.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_966.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_966 " "Found entity 1: cmpr_966" {  } { { "db/cmpr_966.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_966.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_966 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_966\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_966:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_866.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_866.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_866 " "Found entity 1: cmpr_866" {  } { { "db/cmpr_866.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/cmpr_866.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129799903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129799903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_866 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_866\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|cmpr_866:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_egf1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129799903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543129800010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129800010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_egf1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129800010 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[7\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[7].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[6\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[6].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[5\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[5].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[4\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[4].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[3\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[3].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[2\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[2].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[1\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[1].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:ADDR_FIFO_generate\[0\].addr_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:ADDR_FIFO_generate[0].addr_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[7\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[7].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[6\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[6].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[5\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[5].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[4\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[4].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[3\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[3].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[2\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[2].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[1\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[1].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[16\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 519 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[17\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 549 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[18\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 579 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[19\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 609 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[20\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 639 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[21\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 669 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 699 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 729 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[24\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 759 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[25\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 789 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[26\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 819 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[27\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 849 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[28\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 879 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[29\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 909 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[30\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 939 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\] " "Synthesized away node \"SRAM_controller:SRAM\|SRAM_FIFO:DATA_FIFO_generate\[0\].data_inputPort\|dcfifo:dcfifo_component\|dcfifo_egf1:auto_generated\|altsyncram_d421:fifo_ram\|q_b\[31\]\"" {  } { { "db/altsyncram_d421.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/altsyncram_d421.tdf" 969 2 0 } } { "db/dcfifo_egf1.tdf" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/dcfifo_egf1.tdf" 54 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "SRAM_FIFO.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_FIFO.v" 79 0 0 } } { "SRAM_controller.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/SRAM_controller.sv" 81 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 199 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129807421 "|Typhoon|SRAM_controller:SRAM|SRAM_FIFO:DATA_FIFO_generate[0].data_inputPort|dcfifo:dcfifo_component|dcfifo_egf1:auto_generated|altsyncram_d421:fifo_ram|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543129807421 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543129807421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "16 " "16 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543129808488 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[11\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[11\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[10\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[10\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AddressToSRAM\[1\]\[9\] AddressToSRAM\[1\]\[8\] " "Duplicate LATCH primitive \"AddressToSRAM\[1\]\[9\]\" merged with LATCH primitive \"AddressToSRAM\[1\]\[8\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[8\] DataToSRAM\[1\]\[0\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[8\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[0\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[6\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[6\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[10\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[10\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "DataToSRAM\[1\]\[14\] DataToSRAM\[1\]\[2\] " "Duplicate LATCH primitive \"DataToSRAM\[1\]\[14\]\" merged with LATCH primitive \"DataToSRAM\[1\]\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 55 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1543129808539 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1543129808539 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543129808887 "|Typhoon|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543129808887 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543129809031 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "137 " "137 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543129811064 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg " "Generated suppressed messages file C:/Users/finnn/Documents/385/385_FPGA/Typhoon/output_files/Typhoon.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129811421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543129811892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543129811892 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"mem_clk:myTest\|altpll:altpll_component\|mem_clk_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/mem_clk_altpll.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/db/mem_clk_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "mem_clk.v" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/mem_clk.v" 94 0 0 } } { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 181 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1543129811998 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129812173 "|Typhoon|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129812173 "|Typhoon|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129812173 "|Typhoon|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129812173 "|Typhoon|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "Typhoon.sv" "" { Text "C:/Users/finnn/Documents/385/385_FPGA/Typhoon/Typhoon.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543129812173 "|Typhoon|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543129812173 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1241 " "Implemented 1241 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543129812173 ""} { "Info" "ICUT_CUT_TM_OPINS" "75 " "Implemented 75 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543129812173 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543129812173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "830 " "Implemented 830 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543129812173 ""} { "Info" "ICUT_CUT_TM_RAMS" "296 " "Implemented 296 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543129812173 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543129812173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543129812173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 282 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 282 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543129812297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 24 22:10:12 2018 " "Processing ended: Sat Nov 24 22:10:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543129812297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543129812297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543129812297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543129812297 ""}
