
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003382                       # Number of seconds simulated
sim_ticks                                  3381787851                       # Number of ticks simulated
final_tick                               574912825527                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59794                       # Simulator instruction rate (inst/s)
host_op_rate                                    78546                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  96091                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898780                       # Number of bytes of host memory used
host_seconds                                 35193.52                       # Real time elapsed on the host
sim_insts                                  2104365143                       # Number of instructions simulated
sim_ops                                    2764300521                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       169472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        38656                       # Number of bytes read from this memory
system.physmem.bytes_read::total               219264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11136                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        65536                       # Number of bytes written to this memory
system.physmem.bytes_written::total             65536                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          302                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1713                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             512                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  512                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1589692                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     50113138                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1703241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11430640                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                64836711                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1589692                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1703241                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3292933                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          19379099                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               19379099                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          19379099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1589692                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     50113138                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1703241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11430640                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               84215809                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8109804                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2855555                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488560                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189595                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435388                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383373                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200636                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5771                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502209                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15865228                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2855555                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584009                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359240                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877137                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        342144                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1722291                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7889986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.317125                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.292046                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4530746     57.42%     57.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601783      7.63%     65.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293697      3.72%     68.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221285      2.80%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181086      2.30%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          160448      2.03%     75.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54568      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195928      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650445     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7889986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352111                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.956302                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3625453                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       319083                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245735                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16160                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683554                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313453                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17732901                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4452                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683554                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3776603                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         139496                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        40718                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3109292                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       140316                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17171793                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70627                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        57048                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22741595                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78184320                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78184320                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7838145                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2181                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           360531                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595936                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7629                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       207881                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16146372                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2180                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770523                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17910                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4662003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12670889                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          144                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7889986                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745317                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857504                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2828176     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1673593     21.21%     57.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       856642     10.86%     67.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1000255     12.68%     80.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       740599      9.39%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477802      6.06%     96.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205581      2.61%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60715      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46623      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7889986                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58396     72.96%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12548     15.68%     88.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9091     11.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807715     78.48%     78.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109458      0.79%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2359717     17.14%     96.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       492637      3.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770523                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.698009                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80035                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005812                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35528973                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20810656                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286936                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850558                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22515                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738996                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156179                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683554                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          82023                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         6780                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16148553                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        63401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627074                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595936                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1165                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3914                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           36                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95621                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111884                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207505                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468254                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257651                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       302265                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2737437                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017737                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            479786                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660737                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13312636                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286936                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7996707                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19698506                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.638379                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405955                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4778483                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187832                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7206432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.577783                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289805                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3368763     46.75%     46.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1534156     21.29%     68.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837924     11.63%     79.66% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304918      4.23%     83.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262290      3.64%     87.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116574      1.62%     89.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281811      3.91%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77438      1.07%     94.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       422558      5.86%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7206432                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       422558                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22932437                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32981823                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3169                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 219818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.810980                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.810980                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.233076                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.233076                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62358135                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17443316                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18291531                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8109804                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3078355                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2507381                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204913                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1246172                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1192308                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          327719                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8931                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3166073                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16803564                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3078355                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1520027                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3519067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1103740                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        428469                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1553565                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88770                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8009483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.598980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.377831                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4490416     56.06%     56.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          246006      3.07%     59.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          254077      3.17%     62.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          404887      5.06%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          189641      2.37%     69.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          269659      3.37%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          181133      2.26%     75.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135301      1.69%     77.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1838363     22.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8009483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.379584                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.072006                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3335272                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       385429                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3366157                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27941                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        894680                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522380                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1171                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20068121                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4307                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        894680                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3503834                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          97065                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        72294                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3223545                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       218061                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19344349                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           41                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        125113                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27091108                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90157064                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90157064                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16472077                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10618957                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3317                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           577002                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1803499                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       928816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10156                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       352066                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18126412                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3331                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14372341                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25476                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6282367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19382049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           28                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8009483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.794416                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928100                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2752314     34.36%     34.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1732325     21.63%     55.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1161005     14.50%     70.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       769018      9.60%     80.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       695628      8.69%     88.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       393350      4.91%     93.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       353160      4.41%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78734      0.98%     99.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73949      0.92%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8009483                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         107849     77.68%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15852     11.42%     89.10% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15130     10.90%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11998699     83.48%     83.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191042      1.33%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1425028      9.92%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       755952      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14372341                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.772218                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             138831                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009660                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36918471                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24412228                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13960332                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14511172                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20410                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       725808                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246758                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        894680                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56652                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12175                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18129748                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        43443                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1803499                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       928816                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1686                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9986                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122194                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116698                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       238892                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14111781                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1329352                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260559                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2059811                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2006173                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            730459                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.740089                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13971018                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13960332                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9159978                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26043880                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721414                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351713                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9598040                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11816704                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6313040                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3303                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206657                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7114803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660862                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174626                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2703568     38.00%     38.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2024933     28.46%     66.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       802467     11.28%     77.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       403048      5.66%     83.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       373008      5.24%     88.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       170102      2.39%     91.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       185769      2.61%     93.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94727      1.33%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       357181      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7114803                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9598040                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11816704                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1759746                       # Number of memory references committed
system.switch_cpus1.commit.loads              1077688                       # Number of loads committed
system.switch_cpus1.commit.membars               1645                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1706083                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10645095                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       243531                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       357181                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24887197                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37155205                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3386                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 100321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9598040                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11816704                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9598040                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844944                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844944                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183511                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183511                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63348177                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19365093                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18474953                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3290                       # number of misc regfile writes
system.l20.replacements                          1366                       # number of replacements
system.l20.tagsinuse                     16383.295475                       # Cycle average of tags in use
system.l20.total_refs                          230095                       # Total number of references to valid blocks.
system.l20.sampled_refs                         17750                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.963099                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          910.084196                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    39.390300                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   699.470923                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14734.350056                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.055547                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.002404                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.042692                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.899313                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999957                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4091                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4094                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1258                       # number of Writeback hits
system.l20.Writeback_hits::total                 1258                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4115                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4118                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4115                       # number of overall hits
system.l20.overall_hits::total                   4118                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1324                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1366                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1324                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1366                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1324                       # number of overall misses
system.l20.overall_misses::total                 1366                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      5472788                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    134109821                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      139582609                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      5472788                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    134109821                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       139582609                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      5472788                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    134109821                       # number of overall miss cycles
system.l20.overall_miss_latency::total      139582609                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5415                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5460                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1258                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1258                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5439                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5484                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5439                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5484                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.244506                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.250183                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.243427                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.249088                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.243427                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.249088                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 130304.476190                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 101291.405589                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 102183.461933                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 130304.476190                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 101291.405589                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 102183.461933                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 130304.476190                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 101291.405589                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 102183.461933                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 238                       # number of writebacks
system.l20.writebacks::total                      238                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1324                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1366                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1324                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1366                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1324                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1366                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5158910                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    124158515                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    129317425                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5158910                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    124158515                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    129317425                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5158910                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    124158515                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    129317425                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.244506                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.250183                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.243427                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.249088                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.243427                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.249088                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 122831.190476                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93775.313444                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 94668.685944                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 122831.190476                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93775.313444                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 94668.685944                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 122831.190476                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93775.313444                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 94668.685944                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           347                       # number of replacements
system.l21.tagsinuse                     16381.937624                       # Cycle average of tags in use
system.l21.total_refs                          467400                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16729                       # Sample count of references to valid blocks.
system.l21.avg_refs                         27.939506                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1032.642966                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    41.264622                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   151.348733                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         15155.681304                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.063028                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002519                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009238                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000061                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.925029                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999874                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3945                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3947                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1149                       # number of Writeback hits
system.l21.Writeback_hits::total                 1149                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3997                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3999                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3997                       # number of overall hits
system.l21.overall_hits::total                   3999                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           45                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          303                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  348                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           45                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          303                       # number of demand (read+write) misses
system.l21.demand_misses::total                   348                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           45                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          303                       # number of overall misses
system.l21.overall_misses::total                  348                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      7941463                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     32345114                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       40286577                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      7941463                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     32345114                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        40286577                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      7941463                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     32345114                       # number of overall miss cycles
system.l21.overall_miss_latency::total       40286577                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4248                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4295                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1149                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1149                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4300                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4347                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4300                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4347                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.071328                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.081024                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.070465                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.080055                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.957447                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.070465                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.080055                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 176476.955556                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 106749.551155                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 115766.025862                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 176476.955556                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 106749.551155                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 115766.025862                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 176476.955556                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 106749.551155                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 115766.025862                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 274                       # number of writebacks
system.l21.writebacks::total                      274                       # number of writebacks
system.l21.ReadReq_mshr_hits::switch_cpus1.data            1                       # number of ReadReq MSHR hits
system.l21.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l21.demand_mshr_hits::switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l21.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l21.overall_mshr_hits::switch_cpus1.data            1                       # number of overall MSHR hits
system.l21.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          302                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             347                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          302                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              347                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          302                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             347                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7597516                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     29909800                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     37507316                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7597516                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     29909800                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     37507316                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7597516                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     29909800                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     37507316                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.071092                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.080792                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.070233                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079825                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.957447                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.070233                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079825                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 168833.688889                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 99039.072848                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 108090.247839                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 168833.688889                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 99039.072848                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 108090.247839                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 168833.688889                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 99039.072848                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 108090.247839                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               556.998819                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754758                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779315.733570                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.882550                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.116269                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067119                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825507                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892626                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1722237                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1722237                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1722237                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1722237                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1722237                       # number of overall hits
system.cpu0.icache.overall_hits::total        1722237                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           54                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           54                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           54                       # number of overall misses
system.cpu0.icache.overall_misses::total           54                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6778311                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6778311                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6778311                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6778311                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6778311                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6778311                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722291                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722291                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722291                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722291                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722291                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000031                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 125524.277778                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 125524.277778                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 125524.277778                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 125524.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 125524.277778                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 125524.277778                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5650943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5650943                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5650943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5650943                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5650943                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5650943                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 125576.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 125576.511111                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 125576.511111                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 125576.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 125576.511111                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 125576.511111                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5439                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251718                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5695                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39201.355224                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.048177                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.951823                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.785344                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.214656                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2057248                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2057248                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1139                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1139                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494832                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494832                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494832                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494832                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16177                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16177                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        16249                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         16249                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        16249                       # number of overall misses
system.cpu0.dcache.overall_misses::total        16249                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    979151401                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    979151401                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2402487                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2402487                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    981553888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    981553888                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    981553888                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    981553888                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2073425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2073425                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511081                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511081                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511081                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511081                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007802                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007802                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006471                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006471                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006471                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006471                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 60527.378439                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60527.378439                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 33367.875000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 33367.875000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 60407.033541                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 60407.033541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 60407.033541                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 60407.033541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1258                       # number of writebacks
system.cpu0.dcache.writebacks::total             1258                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        10762                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        10762                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        10810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10810                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        10810                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10810                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5415                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5439                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5439                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5439                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    166367736                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    166367736                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       548555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       548555                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    166916291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    166916291                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    166916291                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    166916291                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002612                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30723.496953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30723.496953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22856.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22856.458333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30688.783048                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30688.783048                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30688.783048                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30688.783048                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.235590                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086329529                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2134242.689587                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.235590                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069288                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809672                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1553503                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1553503                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1553503                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1553503                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1553503                       # number of overall hits
system.cpu1.icache.overall_hits::total        1553503                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     10217090                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10217090                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     10217090                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10217090                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     10217090                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10217090                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1553565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1553565                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1553565                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1553565                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1553565                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1553565                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000040                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164791.774194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164791.774194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164791.774194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164791.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164791.774194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164791.774194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8099599                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8099599                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8099599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8099599                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8099599                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8099599                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172331.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 172331.893617                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 172331.893617                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 172331.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 172331.893617                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 172331.893617                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4300                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166177308                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4556                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36474.387182                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.357444                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.642556                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.872490                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.127510                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1040866                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1040866                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       678574                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        678574                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1645                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1645                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1645                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1645                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1719440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1719440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1719440                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1719440                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10614                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10614                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          166                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10780                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10780                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10780                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10780                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    360963111                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    360963111                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5327954                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5327954                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    366291065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    366291065                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    366291065                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    366291065                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1051480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1051480                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       678740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       678740                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1645                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1730220                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1730220                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1730220                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1730220                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010094                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010094                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000245                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006230                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006230                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006230                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006230                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34008.207179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34008.207179                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32096.108434                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32096.108434                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33978.762987                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33978.762987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33978.762987                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33978.762987                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1149                       # number of writebacks
system.cpu1.dcache.writebacks::total             1149                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6366                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6366                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          114                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6480                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6480                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6480                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4248                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4248                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4300                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4300                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4300                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     64155351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     64155351                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1153152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1153152                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     65308503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     65308503                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     65308503                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     65308503                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004040                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002485                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002485                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002485                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002485                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 15102.483757                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 15102.483757                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        22176                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        22176                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 15188.023953                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 15188.023953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 15188.023953                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 15188.023953                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
