; Copyright (c) 2019 Malik Enes Åžafak
;
; Permission is hereby granted, free of charge, to any person obtaining
; a copy of this software and associated documentation files (the
; "Software"), to deal in the Software without restriction, including
; without limitation the rights to use, copy, modify, merge, publish,
; distribute, sublicense, and/or sell copies of the Software, and to
; permit persons to whom the Software is furnished to do so, subject to
; the following conditions:
;
; The above copyright notice and this permission notice shall be
; included in all copies or substantial portions of the Software.
;
; THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
; EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
; MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
; NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE
; LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION
; OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
; WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

#cpudef
{
    #bits 8
	
	#tokendef reg
    {
        R0 = 0
        R1 = 1
        R2 = 2
        R3 = 3
        R4 = 4
        R5 = 5
        R6 = 6
        R7 = 7
        R8 = 8
        R9 = 9
        R10 = 10
        R11 = 11
        R12 = 12
        R13 = 13
        R14 = 14
        R15 = 15
        ML = 11
        MH = 12
        CR = 13
        SR = 14
        PC = 15
    }
	
	RET								-> 0x00
	MOV  {src: reg}, {dst: reg}		-> 0x01 @ src[3:0] @ dst[3:0]
	MOV  @{src: reg}, {dst: reg}	-> 0x02 @ src[3:0] @ dst[3:0]
	MOV	 {src: reg}, @{dst: reg}	-> 0x03 @ src[3:0] @ dst[3:0]
	MOV  +@{src: reg}, {dst: reg}	-> 0x04 @ src[3:0] @ dst[3:0]
	MOV  {src: reg}, +@{dst: reg}	-> 0x05 @ src[3:0] @ dst[3:0]
	PUSH {reg: reg}					-> 0x06 @ reg[3:0] @ 0[3:0]
	POP  {reg: reg}					-> 0x07 @ reg[3:0] @ 0[3:0]
	CMP  {reg: reg}, {dst: reg}		-> 0x08 @ reg[3:0] @ dst[3:0]
	SWAP {src: reg}, {dst: reg} 	-> 0x09 @ src[3:0] @ dst[3:0]
	SWAP {reg: reg}		 			-> 0x09 @ reg[3:0] @ reg[3:0]
	AND  {src: reg}, {dst: reg}		-> 0x0A @ src[3:0] @ dst[3:0]
	OR   {src: reg}, {dst: reg}		-> 0x0B @ src[3:0] @ dst[3:0]
	XOR  {src: reg}, {dst: reg}		-> 0x0C @ src[3:0] @ dst[3:0]
	JSR	 {label}					-> 0x0D @ label[7:0] @ label[15:8]
	RTS								-> 0x0E
	JMP	 {label}					-> 0x0F @ label[7:0] @ label[15:8]
	INC  {dst: reg}, #{count}		-> 0x10 @ dst[3:0] @ count[3:0]
	INC  {dst: reg}					-> 0x10 @ dst[3:0] @ 0[3:0]
	DEC  {dst: reg}, #{count}		-> 0x11 @ dst[3:0] @ count[3:0]
	DEC  {dst: reg}					-> 0x11 @ dst[3:0] @ 0[3:0]
	ADD  {src: reg}, {dst: reg}		-> 0x12 @ src[3:0] @ dst[3:0]
	ADC  {src: reg}, {dst: reg}		-> 0x13 @ src[3:0] @ dst[3:0]
	SUB  {src: reg}, {dst: reg}		-> 0x14 @ src[3:0] @ dst[3:0]
	SBC  {src: reg}, {dst: reg}		-> 0x15 @ src[3:0] @ dst[3:0]
	SMUL {src: reg}, {dst: reg}		-> 0x16 @ src[3:0] @ dst[3:0]
	UMUL {src: reg}, {dst: reg}		-> 0x17 @ src[3:0] @ dst[3:0]
	NJSR {label}					-> 0x18 @ label[7:0] @ label[15:8]
	ASR  {dst: reg}, #{count}		-> 0x19 @ dst[3:0] @ count[3:0]
	ASR  {dst: reg}					-> 0x19 @ dst[3:0] @ 0[3:0]
	LSL  {dst: reg}, #{count}		-> 0x1A @ dst[3:0] @ count[3:0]
	LSL  {dst: reg}					-> 0x1A @ dst[3:0] @ 0[3:0]
	LSR  {dst: reg}, #{count}		-> 0x1B @ dst[3:0] @ count[3:0]
	LSR  {dst: reg}					-> 0x1B @ dst[3:0] @ 0[3:0]
	ROL  {dst: reg}, #{count}		-> 0x1C @ dst[3:0] @ count[3:0]
	ROL  {dst: reg}					-> 0x1C @ dst[3:0] @ 0[3:0]
	RLC  {dst: reg}, #{count}		-> 0x1D @ dst[3:0] @ count[3:0]
	RLC  {dst: reg}					-> 0x1D @ dst[3:0] @ 0[3:0]
	ROR  {dst: reg}, #{count}		-> 0x1E @ dst[3:0] @ count[3:0]
	ROR  {dst: reg}					-> 0x1E @ dst[3:0] @ 0[3:0]
	RRC  {dst: reg}, #{count}		-> 0x1F @ dst[3:0] @ count[3:0]
	RRC  {dst: reg}					-> 0x1F @ dst[3:0] @ 0[3:0]
	MOVL #{value}, {dst: reg}		-> 0x2	@ dst[3:0] @ value[7:0]
	MOVH #{value}, {dst: reg}		-> 0x3	@ dst[3:0] @ value[7:0]
	MOV  #{value}, {dst: reg}		-> 0x4	@ dst[3:0] @ value[7:0] @ value[15:8]
	BNM1 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0x5 @ dst[3:0] @ reladdr[7:0]
	}
	BM1	 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0x6 @ dst[3:0] @ reladdr[7:0]
	}
	BMI	 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0x7 @ dst[3:0] @ reladdr[7:0]
	}
	BPL	 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0x8 @ dst[3:0] @ reladdr[7:0]
	}
	BCC	{label}						->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0x90 @ reladdr[7:0]
	}
	BCS	{label}						->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0xA0 @ reladdr[7:0]
	}
	BRA	{label}						->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0xB0 @ reladdr[7:0]
	}
	BNE	 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0xC @ dst[3:0] @ reladdr[7:0]
	}
	BEQ	 {dst: reg}, {label}		->
	{
		reladdr = label - pc - 2
		assert(reladdr <=  0x7f)
		assert(reladdr >= !0x7f)
		0xD @ dst[3:0] @ reladdr[7:0]
	}
	MOV	{label}, {reg: reg}			-> 0xE @ reg[3:0] @ label[7:0] @ label[15:8]
	MOV	{reg: reg}, {label}			-> 0xF @ reg[3:0] @ label[7:0] @ label[15:8]
}