###############################################################
#  Generated by:      Cadence Innovus 
#  OS:                
#  Generated on:      Thu Sep 12 17:00:54 2024
#  Design:            ibex_core
#  Command:           report_ccopt_skew_groups -file ./reports/design_ibex_core/cts/skew_groups.rpt
###############################################################

Skew Group Structure:
=====================

--------------------------------------------------------------------------
Skew Group             Sources    Constrained Sinks    Unconstrained Sinks
--------------------------------------------------------------------------
clk_i/Myconstraints       1              928                    1
--------------------------------------------------------------------------

Skew Group Summary:
===================

------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner         Skew Group             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default:both.early    clk_i/Myconstraints        -        0.687     1.004     0.868        0.046       ignored                  -         0.318              -
default:both.late     clk_i/Myconstraints    *0.900       0.837     1.155     1.018        0.046       explicit            *0.150         0.318    91.9% {0.908, 1.058}
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

-----------------------------------------------------------------------------------
Timing Corner         Skew Group             Min ID    PathID    Max ID    PathID
-----------------------------------------------------------------------------------
default:both.early    clk_i/Myconstraints    0.687       1       1.004       2
-    min fetch_enable_q_reg/CP
-    max if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
default:both.late     clk_i/Myconstraints    0.837       3       1.155       4
-    min fetch_enable_q_reg/CP
-    max if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
-----------------------------------------------------------------------------------

Timing for timing corner default:both.early, min clock_path:
============================================================

PathID    : 1
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : fetch_enable_q_reg/CP
Delay     : 0.687

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.000   0.025  0.011  (182.560,35.560)   -           1     
CTS_cdb_buf_00107/I
-     BUFFXD0BWP12T40M1P  rise   0.003   0.003   0.025  -      (86.310,49.700)    110.390   -       
CTS_cdb_buf_00107/Z
-     BUFFXD0BWP12T40M1P  rise   0.130   0.133   0.149  0.006  (85.890,49.140)      0.980     1     
CTS_cdb_buf_00106/I
-     BUFFD3BWP12T40M1P   rise   0.001   0.134   0.149  -      (109.830,17.500)    55.580   -       
CTS_cdb_buf_00106/Z
-     BUFFD3BWP12T40M1P   rise   0.095   0.229   0.030  0.003  (110.390,17.360)     0.700     1     
CTS_cdb_buf_00114/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.229   0.030  -      (105.210,37.660)    25.480   -       
CTS_cdb_buf_00114/Z
-     BUFFXD2BWP12T40M1P  rise   0.064   0.293   0.053  0.008  (104.790,38.220)     0.980     1     
CTS_cdb_buf_00123/I
-     BUFFD6BWP12T40M1P   rise   0.001   0.294   0.053  -      (49.350,27.580)     66.080   -       
CTS_cdb_buf_00123/Z
-     BUFFD6BWP12T40M1P   rise   0.067   0.361   0.042  0.016  (50.470,27.440)      1.260     2     
CTS_cdb_buf_00144/I
-     BUFFXD0BWP12T40M1P  rise   0.002   0.364   0.043  -      (79.030,24.220)     31.780   -       
CTS_cdb_buf_00144/Z
-     BUFFXD0BWP12T40M1P  rise   0.079   0.443   0.041  0.001  (78.610,24.780)      0.980     1     
CTS_cdb_buf_00142/I
-     BUFFD3BWP12T40M1P   rise   0.000   0.443   0.041  -      (78.050,26.180)      1.960   -       
CTS_cdb_buf_00142/Z
-     BUFFD3BWP12T40M1P   rise   0.100   0.543   0.110  0.026  (77.490,26.320)      0.700     2     
CTS_ccl_a_buf_00001/I
-     BUFFXD2BWP12T40M1P  rise   0.008   0.550   0.111  -      (54.390,157.220)   154.000   -       
CTS_ccl_a_buf_00001/Z
-     BUFFXD2BWP12T40M1P  rise   0.128   0.679   0.134  0.022  (53.970,156.660)     0.980     3     
fetch_enable_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.008   0.687   0.135  -      (137.410,136.920)  103.180   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.early, max clock_path:
============================================================

PathID    : 2
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
Delay     : 1.004

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.000   0.025  0.011  (182.560,35.560)   -            1    
CTS_cdb_buf_00107/I
-     BUFFXD0BWP12T40M1P  rise   0.003   0.003   0.025  -      (86.310,49.700)    110.390   -       
CTS_cdb_buf_00107/Z
-     BUFFXD0BWP12T40M1P  rise   0.130   0.133   0.149  0.006  (85.890,49.140)      0.980      1    
CTS_cdb_buf_00106/I
-     BUFFD3BWP12T40M1P   rise   0.001   0.134   0.149  -      (109.830,17.500)    55.580   -       
CTS_cdb_buf_00106/Z
-     BUFFD3BWP12T40M1P   rise   0.095   0.229   0.030  0.003  (110.390,17.360)     0.700      1    
CTS_cdb_buf_00114/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.229   0.030  -      (105.210,37.660)    25.480   -       
CTS_cdb_buf_00114/Z
-     BUFFXD2BWP12T40M1P  rise   0.064   0.293   0.053  0.008  (104.790,38.220)     0.980      1    
CTS_cdb_buf_00123/I
-     BUFFD6BWP12T40M1P   rise   0.001   0.294   0.053  -      (49.350,27.580)     66.080   -       
CTS_cdb_buf_00123/Z
-     BUFFD6BWP12T40M1P   rise   0.067   0.361   0.042  0.016  (50.470,27.440)      1.260      2    
g131/A1
-     AN2D1BWP12T40M1P    rise   0.005   0.367   0.043  -      (165.690,56.280)   144.060   -       
g131/Z
-     AN2D1BWP12T40M1P    rise   0.150   0.517   0.154  0.013  (164.990,56.560)     0.980      2    
CTS_ccl_a_buf_00056/I
-     BUFFD6BWP12T40M1P   rise   0.002   0.518   0.154  -      (154.350,73.220)    27.300   -       
CTS_ccl_a_buf_00056/Z
-     BUFFD6BWP12T40M1P   rise   0.124   0.642   0.086  0.040  (153.230,73.360)     1.260     13    
CTS_cdb_buf_00143/I
-     BUFFXD1BWP12T40M1P  rise   0.005   0.647   0.087  -      (149.590,111.580)   41.860   -       
CTS_cdb_buf_00143/Z
-     BUFFXD1BWP12T40M1P  rise   0.131   0.777   0.127  0.010  (150.010,112.140)    0.980      4    
if_stage_i/RC_CG_HIER_INST23/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.001   0.778   0.127  -      (150.430,140.280)   28.560   -       
if_stage_i/RC_CG_HIER_INST23/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.118   0.896   0.044  0.002  (149.590,140.700)    1.260      2    
if_stage_i/CTS_ccl_a_buf_00015/I
-     BUFFXD2BWP12T40M1P  rise   0.000   0.896   0.044  -      (146.510,140.420)    3.360   -       
if_stage_i/CTS_ccl_a_buf_00015/Z
-     BUFFXD2BWP12T40M1P  rise   0.106   1.002   0.124  0.021  (146.090,139.860)    0.980     17    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
-     DFMQD1BWP12T40M1P   rise   0.003   1.004   0.124  -      (158.550,113.400)   38.920   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, min clock_path:
===========================================================

PathID    : 3
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : fetch_enable_q_reg/CP
Delay     : 0.837

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.150   0.025  0.011  (182.560,35.560)   -           1     
CTS_cdb_buf_00107/I
-     BUFFXD0BWP12T40M1P  rise   0.003   0.153   0.025  -      (86.310,49.700)    110.390   -       
CTS_cdb_buf_00107/Z
-     BUFFXD0BWP12T40M1P  rise   0.130   0.283   0.149  0.006  (85.890,49.140)      0.980     1     
CTS_cdb_buf_00106/I
-     BUFFD3BWP12T40M1P   rise   0.001   0.284   0.149  -      (109.830,17.500)    55.580   -       
CTS_cdb_buf_00106/Z
-     BUFFD3BWP12T40M1P   rise   0.095   0.379   0.030  0.003  (110.390,17.360)     0.700     1     
CTS_cdb_buf_00114/I
-     BUFFXD2BWP12T40M1P  rise   0.001   0.380   0.030  -      (105.210,37.660)    25.480   -       
CTS_cdb_buf_00114/Z
-     BUFFXD2BWP12T40M1P  rise   0.064   0.443   0.053  0.008  (104.790,38.220)     0.980     1     
CTS_cdb_buf_00123/I
-     BUFFD6BWP12T40M1P   rise   0.001   0.445   0.053  -      (49.350,27.580)     66.080   -       
CTS_cdb_buf_00123/Z
-     BUFFD6BWP12T40M1P   rise   0.067   0.512   0.042  0.016  (50.470,27.440)      1.260     2     
CTS_cdb_buf_00144/I
-     BUFFXD0BWP12T40M1P  rise   0.002   0.514   0.043  -      (79.030,24.220)     31.780   -       
CTS_cdb_buf_00144/Z
-     BUFFXD0BWP12T40M1P  rise   0.079   0.593   0.041  0.001  (78.610,24.780)      0.980     1     
CTS_cdb_buf_00142/I
-     BUFFD3BWP12T40M1P   rise   0.000   0.593   0.041  -      (78.050,26.180)      1.960   -       
CTS_cdb_buf_00142/Z
-     BUFFD3BWP12T40M1P   rise   0.100   0.693   0.110  0.026  (77.490,26.320)      0.700     2     
CTS_ccl_a_buf_00001/I
-     BUFFXD2BWP12T40M1P  rise   0.008   0.700   0.111  -      (54.390,157.220)   154.000   -       
CTS_ccl_a_buf_00001/Z
-     BUFFXD2BWP12T40M1P  rise   0.128   0.829   0.134  0.022  (53.970,156.660)     0.980     3     
fetch_enable_q_reg/CP
-     DFCNQD1BWP12T40M1P  rise   0.008   0.837   0.135  -      (137.410,136.920)  103.180   -       
----------------------------------------------------------------------------------------------------------

Timing for timing corner default:both.late, max clock_path:
===========================================================

PathID    : 4
Path type : skew group clk_i/Myconstraints (path 1 of 1)
Start     : clk_i
End       : if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
Delay     : 1.155

----------------------------------------------------------------------------------------------------------
Name  Lib cell            Event  Incr   Arrival  Slew   Cap    Location           Distance  Fanout  Status
                                 (ns)   (ns)     (ns)   (pF)                      (um)              
-- Clockpath trace ---------------------------------------------------------------------------------------
clk_i
-     -                   rise   -       0.150   0.025  0.011  (182.560,35.560)   -            1    
CTS_cdb_buf_00107/I
-     BUFFXD0BWP12T40M1P  rise   0.003   0.153   0.025  -      (86.310,49.700)    110.390   -       
CTS_cdb_buf_00107/Z
-     BUFFXD0BWP12T40M1P  rise   0.130   0.283   0.149  0.006  (85.890,49.140)      0.980      1    
CTS_cdb_buf_00106/I
-     BUFFD3BWP12T40M1P   rise   0.001   0.284   0.149  -      (109.830,17.500)    55.580   -       
CTS_cdb_buf_00106/Z
-     BUFFD3BWP12T40M1P   rise   0.095   0.379   0.030  0.003  (110.390,17.360)     0.700      1    
CTS_cdb_buf_00114/I
-     BUFFXD2BWP12T40M1P  rise   0.001   0.380   0.030  -      (105.210,37.660)    25.480   -       
CTS_cdb_buf_00114/Z
-     BUFFXD2BWP12T40M1P  rise   0.064   0.443   0.053  0.008  (104.790,38.220)     0.980      1    
CTS_cdb_buf_00123/I
-     BUFFD6BWP12T40M1P   rise   0.001   0.445   0.053  -      (49.350,27.580)     66.080   -       
CTS_cdb_buf_00123/Z
-     BUFFD6BWP12T40M1P   rise   0.067   0.512   0.042  0.016  (50.470,27.440)      1.260      2    
g131/A1
-     AN2D1BWP12T40M1P    rise   0.005   0.517   0.043  -      (165.690,56.280)   144.060   -       
g131/Z
-     AN2D1BWP12T40M1P    rise   0.150   0.667   0.154  0.013  (164.990,56.560)     0.980      2    
CTS_ccl_a_buf_00056/I
-     BUFFD6BWP12T40M1P   rise   0.002   0.668   0.154  -      (154.350,73.220)    27.300   -       
CTS_ccl_a_buf_00056/Z
-     BUFFD6BWP12T40M1P   rise   0.124   0.792   0.086  0.040  (153.230,73.360)     1.260     13    
CTS_cdb_buf_00143/I
-     BUFFXD1BWP12T40M1P  rise   0.005   0.797   0.087  -      (149.590,111.580)   41.860   -       
CTS_cdb_buf_00143/Z
-     BUFFXD1BWP12T40M1P  rise   0.131   0.927   0.127  0.010  (150.010,112.140)    0.980      4    
if_stage_i/RC_CG_HIER_INST23/RC_CGIC_INST/CP
-     CKLNQD1BWP12T40M1P  rise   0.001   0.928   0.127  -      (150.430,140.280)   28.560   -       
if_stage_i/RC_CG_HIER_INST23/RC_CGIC_INST/Q
-     CKLNQD1BWP12T40M1P  rise   0.118   1.046   0.044  0.002  (149.590,140.700)    1.260      2    
if_stage_i/CTS_ccl_a_buf_00015/I
-     BUFFXD2BWP12T40M1P  rise   0.000   1.046   0.044  -      (146.510,140.420)    3.360   -       
if_stage_i/CTS_ccl_a_buf_00015/Z
-     BUFFXD2BWP12T40M1P  rise   0.106   1.152   0.124  0.021  (146.090,139.860)    0.980     17    
if_stage_i/gen_prefetch_buffer.prefetch_buffer_i_fifo_i_rdata_q_reg[45]/CP
-     DFMQD1BWP12T40M1P   rise   0.003   1.155   0.124  -      (158.550,113.400)   38.920   -       
----------------------------------------------------------------------------------------------------------

