
*** Running vivado
    with args -log vlg_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vlg_design.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source vlg_design.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1/vlg_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from F:/Verilog_Learn/sim_104_BUFGCE/vivado_prj/kt7/kt7.srcs/utils_1/imports/synth_1/vlg_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top vlg_design -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19340
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1373.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vlg_design' [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v:7]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [E:/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:55219]
INFO: [Synth 8-6157] synthesizing module 'vlg_en' [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_en.v:7]
	Parameter P_CLK_PERIOD bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vlg_en' (2#1) [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_en.v:7]
INFO: [Synth 8-6157] synthesizing module 'vlg_trig' [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_trig.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_trig' (3#1) [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_trig.v:7]
INFO: [Synth 8-6157] synthesizing module 'vlg_echo' [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_echo.v:7]
INFO: [Synth 8-6155] done synthesizing module 'vlg_echo' (4#1) [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_echo.v:7]
INFO: [Synth 8-6157] synthesizing module 'vlg_cal' [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_cal.v:7]
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/.Xil/Vivado-7312-ZHOUXXXX/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (5#1) [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/.Xil/Vivado-7312-ZHOUXXXX/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'vlg_cal' (6#1) [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_cal.v:7]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v:74]
INFO: [Synth 8-6157] synthesizing module 'debug_vio' [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/.Xil/Vivado-7312-ZHOUXXXX/realtime/debug_vio_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'debug_vio' (7#1) [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/.Xil/Vivado-7312-ZHOUXXXX/realtime/debug_vio_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'U_VLG_CAL_0'. This will prevent further optimization [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v:66]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'u_debug_vio'. This will prevent further optimization [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vlg_design' (8#1) [F:/Verilog_Learn/sim_125_distance_detect/design/vlg_design.v:7]
WARNING: [Synth 8-7129] Port i_rst_n in module vlg_cal is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1373.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1373.875 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1373.875 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1373.875 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'U_VLG_CAL_0/u_mult'
Finished Parsing XDC File [f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.gen/sources_1/ip/mult_gen_0/mult_gen_0/mult_gen_0_in_context.xdc] for cell 'U_VLG_CAL_0/u_mult'
Parsing XDC File [f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.gen/sources_1/ip/debug_vio/debug_vio/debug_vio_in_context.xdc] for cell 'u_debug_vio'
Finished Parsing XDC File [f:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.gen/sources_1/ip/debug_vio/debug_vio/debug_vio_in_context.xdc] for cell 'u_debug_vio'
Parsing XDC File [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc]
Finished Parsing XDC File [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.srcs/constrs_1/new/kt7_pinlist.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vlg_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vlg_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1425.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1425.715 ; gain = 0.000
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U_VLG_CAL_0/u_mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for u_debug_vio. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port i_rst_n in module vlg_cal is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |mult_gen_0    |         1|
|2     |debug_vio     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |debug_vio |     1|
|2     |mult_gen  |     1|
|3     |BUFG      |     1|
|4     |CARRY4    |     9|
|5     |LUT1      |     4|
|6     |LUT2      |     4|
|7     |LUT3      |     6|
|8     |LUT4      |     7|
|9     |LUT5      |     5|
|10    |LUT6      |     5|
|11    |FDRE      |    62|
|12    |IBUF      |     2|
|13    |IBUFDS    |     1|
|14    |OBUF      |     1|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 1425.715 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1425.715 ; gain = 51.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1425.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 70a58c62
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1436.527 ; gain = 62.652
INFO: [Common 17-1381] The checkpoint 'F:/Verilog_Learn/sim_125_distance_detect/vivado_prj_model/kt7/kt7.runs/synth_1/vlg_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vlg_design_utilization_synth.rpt -pb vlg_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 27 23:42:38 2022...
