#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xa588b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xa58a40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xa4b2d0 .functor NOT 1, L_0xaa77a0, C4<0>, C4<0>, C4<0>;
L_0xaa7580 .functor XOR 2, L_0xaa7420, L_0xaa74e0, C4<00>, C4<00>;
L_0xaa7690 .functor XOR 2, L_0xaa7580, L_0xaa75f0, C4<00>, C4<00>;
v0xaa2c10_0 .net *"_ivl_10", 1 0, L_0xaa75f0;  1 drivers
v0xaa2d10_0 .net *"_ivl_12", 1 0, L_0xaa7690;  1 drivers
v0xaa2df0_0 .net *"_ivl_2", 1 0, L_0xaa5fd0;  1 drivers
v0xaa2eb0_0 .net *"_ivl_4", 1 0, L_0xaa7420;  1 drivers
v0xaa2f90_0 .net *"_ivl_6", 1 0, L_0xaa74e0;  1 drivers
v0xaa30c0_0 .net *"_ivl_8", 1 0, L_0xaa7580;  1 drivers
v0xaa31a0_0 .net "a", 0 0, v0xa9faa0_0;  1 drivers
v0xaa3240_0 .net "b", 0 0, v0xa9fb40_0;  1 drivers
v0xaa32e0_0 .net "c", 0 0, v0xa9fbe0_0;  1 drivers
v0xaa3380_0 .var "clk", 0 0;
v0xaa3420_0 .net "d", 0 0, v0xa9fd20_0;  1 drivers
v0xaa34c0_0 .net "out_pos_dut", 0 0, L_0xaa7180;  1 drivers
v0xaa3560_0 .net "out_pos_ref", 0 0, L_0xaa4a90;  1 drivers
v0xaa3600_0 .net "out_sop_dut", 0 0, L_0xaa59f0;  1 drivers
v0xaa36a0_0 .net "out_sop_ref", 0 0, L_0xa7a250;  1 drivers
v0xaa3740_0 .var/2u "stats1", 223 0;
v0xaa37e0_0 .var/2u "strobe", 0 0;
v0xaa3880_0 .net "tb_match", 0 0, L_0xaa77a0;  1 drivers
v0xaa3950_0 .net "tb_mismatch", 0 0, L_0xa4b2d0;  1 drivers
v0xaa39f0_0 .net "wavedrom_enable", 0 0, v0xa9fff0_0;  1 drivers
v0xaa3ac0_0 .net "wavedrom_title", 511 0, v0xaa0090_0;  1 drivers
L_0xaa5fd0 .concat [ 1 1 0 0], L_0xaa4a90, L_0xa7a250;
L_0xaa7420 .concat [ 1 1 0 0], L_0xaa4a90, L_0xa7a250;
L_0xaa74e0 .concat [ 1 1 0 0], L_0xaa7180, L_0xaa59f0;
L_0xaa75f0 .concat [ 1 1 0 0], L_0xaa4a90, L_0xa7a250;
L_0xaa77a0 .cmp/eeq 2, L_0xaa5fd0, L_0xaa7690;
S_0xa58bd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xa58a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xa4b6b0 .functor AND 1, v0xa9fbe0_0, v0xa9fd20_0, C4<1>, C4<1>;
L_0xa4ba90 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xa4be70 .functor NOT 1, v0xa9fb40_0, C4<0>, C4<0>, C4<0>;
L_0xa4c0f0 .functor AND 1, L_0xa4ba90, L_0xa4be70, C4<1>, C4<1>;
L_0xa63440 .functor AND 1, L_0xa4c0f0, v0xa9fbe0_0, C4<1>, C4<1>;
L_0xa7a250 .functor OR 1, L_0xa4b6b0, L_0xa63440, C4<0>, C4<0>;
L_0xaa3f10 .functor NOT 1, v0xa9fb40_0, C4<0>, C4<0>, C4<0>;
L_0xaa3f80 .functor OR 1, L_0xaa3f10, v0xa9fd20_0, C4<0>, C4<0>;
L_0xaa4090 .functor AND 1, v0xa9fbe0_0, L_0xaa3f80, C4<1>, C4<1>;
L_0xaa4150 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa4220 .functor OR 1, L_0xaa4150, v0xa9fb40_0, C4<0>, C4<0>;
L_0xaa4290 .functor AND 1, L_0xaa4090, L_0xaa4220, C4<1>, C4<1>;
L_0xaa4410 .functor NOT 1, v0xa9fb40_0, C4<0>, C4<0>, C4<0>;
L_0xaa4480 .functor OR 1, L_0xaa4410, v0xa9fd20_0, C4<0>, C4<0>;
L_0xaa43a0 .functor AND 1, v0xa9fbe0_0, L_0xaa4480, C4<1>, C4<1>;
L_0xaa4610 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa4710 .functor OR 1, L_0xaa4610, v0xa9fd20_0, C4<0>, C4<0>;
L_0xaa47d0 .functor AND 1, L_0xaa43a0, L_0xaa4710, C4<1>, C4<1>;
L_0xaa4980 .functor XNOR 1, L_0xaa4290, L_0xaa47d0, C4<0>, C4<0>;
v0xa4ac00_0 .net *"_ivl_0", 0 0, L_0xa4b6b0;  1 drivers
v0xa4b000_0 .net *"_ivl_12", 0 0, L_0xaa3f10;  1 drivers
v0xa4b3e0_0 .net *"_ivl_14", 0 0, L_0xaa3f80;  1 drivers
v0xa4b7c0_0 .net *"_ivl_16", 0 0, L_0xaa4090;  1 drivers
v0xa4bba0_0 .net *"_ivl_18", 0 0, L_0xaa4150;  1 drivers
v0xa4bf80_0 .net *"_ivl_2", 0 0, L_0xa4ba90;  1 drivers
v0xa4c200_0 .net *"_ivl_20", 0 0, L_0xaa4220;  1 drivers
v0xa9e010_0 .net *"_ivl_24", 0 0, L_0xaa4410;  1 drivers
v0xa9e0f0_0 .net *"_ivl_26", 0 0, L_0xaa4480;  1 drivers
v0xa9e1d0_0 .net *"_ivl_28", 0 0, L_0xaa43a0;  1 drivers
v0xa9e2b0_0 .net *"_ivl_30", 0 0, L_0xaa4610;  1 drivers
v0xa9e390_0 .net *"_ivl_32", 0 0, L_0xaa4710;  1 drivers
v0xa9e470_0 .net *"_ivl_36", 0 0, L_0xaa4980;  1 drivers
L_0x7f3dfb291018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xa9e530_0 .net *"_ivl_38", 0 0, L_0x7f3dfb291018;  1 drivers
v0xa9e610_0 .net *"_ivl_4", 0 0, L_0xa4be70;  1 drivers
v0xa9e6f0_0 .net *"_ivl_6", 0 0, L_0xa4c0f0;  1 drivers
v0xa9e7d0_0 .net *"_ivl_8", 0 0, L_0xa63440;  1 drivers
v0xa9e8b0_0 .net "a", 0 0, v0xa9faa0_0;  alias, 1 drivers
v0xa9e970_0 .net "b", 0 0, v0xa9fb40_0;  alias, 1 drivers
v0xa9ea30_0 .net "c", 0 0, v0xa9fbe0_0;  alias, 1 drivers
v0xa9eaf0_0 .net "d", 0 0, v0xa9fd20_0;  alias, 1 drivers
v0xa9ebb0_0 .net "out_pos", 0 0, L_0xaa4a90;  alias, 1 drivers
v0xa9ec70_0 .net "out_sop", 0 0, L_0xa7a250;  alias, 1 drivers
v0xa9ed30_0 .net "pos0", 0 0, L_0xaa4290;  1 drivers
v0xa9edf0_0 .net "pos1", 0 0, L_0xaa47d0;  1 drivers
L_0xaa4a90 .functor MUXZ 1, L_0x7f3dfb291018, L_0xaa4290, L_0xaa4980, C4<>;
S_0xa9ef70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xa58a40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xa9faa0_0 .var "a", 0 0;
v0xa9fb40_0 .var "b", 0 0;
v0xa9fbe0_0 .var "c", 0 0;
v0xa9fc80_0 .net "clk", 0 0, v0xaa3380_0;  1 drivers
v0xa9fd20_0 .var "d", 0 0;
v0xa9fe10_0 .var/2u "fail", 0 0;
v0xa9feb0_0 .var/2u "fail1", 0 0;
v0xa9ff50_0 .net "tb_match", 0 0, L_0xaa77a0;  alias, 1 drivers
v0xa9fff0_0 .var "wavedrom_enable", 0 0;
v0xaa0090_0 .var "wavedrom_title", 511 0;
E_0xa57220/0 .event negedge, v0xa9fc80_0;
E_0xa57220/1 .event posedge, v0xa9fc80_0;
E_0xa57220 .event/or E_0xa57220/0, E_0xa57220/1;
S_0xa9f2a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xa9ef70;
 .timescale -12 -12;
v0xa9f4e0_0 .var/2s "i", 31 0;
E_0xa570c0 .event posedge, v0xa9fc80_0;
S_0xa9f5e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xa9ef70;
 .timescale -12 -12;
v0xa9f7e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xa9f8c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xa9ef70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xaa0270 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xa58a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xaa4c40 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa4cd0 .functor NOT 1, v0xa9fb40_0, C4<0>, C4<0>, C4<0>;
L_0xaa4e70 .functor AND 1, L_0xaa4c40, L_0xaa4cd0, C4<1>, C4<1>;
L_0xaa4f80 .functor AND 1, L_0xaa4e70, v0xa9fbe0_0, C4<1>, C4<1>;
L_0xaa5180 .functor AND 1, L_0xaa4f80, v0xa9fd20_0, C4<1>, C4<1>;
L_0xaa5350 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa5510 .functor AND 1, L_0xaa5350, v0xa9fb40_0, C4<1>, C4<1>;
L_0xaa55d0 .functor AND 1, L_0xaa5510, v0xa9fbe0_0, C4<1>, C4<1>;
L_0xaa56e0 .functor NOT 1, v0xa9fd20_0, C4<0>, C4<0>, C4<0>;
L_0xaa5750 .functor AND 1, L_0xaa55d0, L_0xaa56e0, C4<1>, C4<1>;
L_0xaa58c0 .functor OR 1, L_0xaa5180, L_0xaa5750, C4<0>, C4<0>;
L_0xaa5980 .functor AND 1, v0xa9faa0_0, v0xa9fb40_0, C4<1>, C4<1>;
L_0xaa5a60 .functor AND 1, L_0xaa5980, v0xa9fbe0_0, C4<1>, C4<1>;
L_0xaa5b20 .functor AND 1, L_0xaa5a60, v0xa9fd20_0, C4<1>, C4<1>;
L_0xaa59f0 .functor OR 1, L_0xaa58c0, L_0xaa5b20, C4<0>, C4<0>;
L_0xaa5d50 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa5e50 .functor NOT 1, v0xa9fb40_0, C4<0>, C4<0>, C4<0>;
L_0xaa5ec0 .functor OR 1, L_0xaa5d50, L_0xaa5e50, C4<0>, C4<0>;
L_0xaa6070 .functor NOT 1, v0xa9fbe0_0, C4<0>, C4<0>, C4<0>;
L_0xaa60e0 .functor OR 1, L_0xaa5ec0, L_0xaa6070, C4<0>, C4<0>;
L_0xaa62a0 .functor OR 1, L_0xaa60e0, v0xa9fd20_0, C4<0>, C4<0>;
L_0xaa6360 .functor NOT 1, v0xa9faa0_0, C4<0>, C4<0>, C4<0>;
L_0xaa6490 .functor OR 1, L_0xaa6360, v0xa9fb40_0, C4<0>, C4<0>;
L_0xaa6550 .functor NOT 1, v0xa9fbe0_0, C4<0>, C4<0>, C4<0>;
L_0xaa6690 .functor OR 1, L_0xaa6490, L_0xaa6550, C4<0>, C4<0>;
L_0xaa67a0 .functor NOT 1, v0xa9fd20_0, C4<0>, C4<0>, C4<0>;
L_0xaa68f0 .functor OR 1, L_0xaa6690, L_0xaa67a0, C4<0>, C4<0>;
L_0xaa6a00 .functor AND 1, L_0xaa62a0, L_0xaa68f0, C4<1>, C4<1>;
L_0xaa6c00 .functor OR 1, v0xa9faa0_0, v0xa9fb40_0, C4<0>, C4<0>;
L_0xaa6c70 .functor NOT 1, v0xa9fbe0_0, C4<0>, C4<0>, C4<0>;
L_0xaa6de0 .functor OR 1, L_0xaa6c00, L_0xaa6c70, C4<0>, C4<0>;
L_0xaa6ef0 .functor NOT 1, v0xa9fd20_0, C4<0>, C4<0>, C4<0>;
L_0xaa7070 .functor OR 1, L_0xaa6de0, L_0xaa6ef0, C4<0>, C4<0>;
L_0xaa7180 .functor AND 1, L_0xaa6a00, L_0xaa7070, C4<1>, C4<1>;
v0xaa0430_0 .net *"_ivl_0", 0 0, L_0xaa4c40;  1 drivers
v0xaa0510_0 .net *"_ivl_10", 0 0, L_0xaa5350;  1 drivers
v0xaa05f0_0 .net *"_ivl_12", 0 0, L_0xaa5510;  1 drivers
v0xaa06e0_0 .net *"_ivl_14", 0 0, L_0xaa55d0;  1 drivers
v0xaa07c0_0 .net *"_ivl_16", 0 0, L_0xaa56e0;  1 drivers
v0xaa08f0_0 .net *"_ivl_18", 0 0, L_0xaa5750;  1 drivers
v0xaa09d0_0 .net *"_ivl_2", 0 0, L_0xaa4cd0;  1 drivers
v0xaa0ab0_0 .net *"_ivl_20", 0 0, L_0xaa58c0;  1 drivers
v0xaa0b90_0 .net *"_ivl_22", 0 0, L_0xaa5980;  1 drivers
v0xaa0d00_0 .net *"_ivl_24", 0 0, L_0xaa5a60;  1 drivers
v0xaa0de0_0 .net *"_ivl_26", 0 0, L_0xaa5b20;  1 drivers
v0xaa0ec0_0 .net *"_ivl_30", 0 0, L_0xaa5d50;  1 drivers
v0xaa0fa0_0 .net *"_ivl_32", 0 0, L_0xaa5e50;  1 drivers
v0xaa1080_0 .net *"_ivl_34", 0 0, L_0xaa5ec0;  1 drivers
v0xaa1160_0 .net *"_ivl_36", 0 0, L_0xaa6070;  1 drivers
v0xaa1240_0 .net *"_ivl_38", 0 0, L_0xaa60e0;  1 drivers
v0xaa1320_0 .net *"_ivl_4", 0 0, L_0xaa4e70;  1 drivers
v0xaa1510_0 .net *"_ivl_40", 0 0, L_0xaa62a0;  1 drivers
v0xaa15f0_0 .net *"_ivl_42", 0 0, L_0xaa6360;  1 drivers
v0xaa16d0_0 .net *"_ivl_44", 0 0, L_0xaa6490;  1 drivers
v0xaa17b0_0 .net *"_ivl_46", 0 0, L_0xaa6550;  1 drivers
v0xaa1890_0 .net *"_ivl_48", 0 0, L_0xaa6690;  1 drivers
v0xaa1970_0 .net *"_ivl_50", 0 0, L_0xaa67a0;  1 drivers
v0xaa1a50_0 .net *"_ivl_52", 0 0, L_0xaa68f0;  1 drivers
v0xaa1b30_0 .net *"_ivl_54", 0 0, L_0xaa6a00;  1 drivers
v0xaa1c10_0 .net *"_ivl_56", 0 0, L_0xaa6c00;  1 drivers
v0xaa1cf0_0 .net *"_ivl_58", 0 0, L_0xaa6c70;  1 drivers
v0xaa1dd0_0 .net *"_ivl_6", 0 0, L_0xaa4f80;  1 drivers
v0xaa1eb0_0 .net *"_ivl_60", 0 0, L_0xaa6de0;  1 drivers
v0xaa1f90_0 .net *"_ivl_62", 0 0, L_0xaa6ef0;  1 drivers
v0xaa2070_0 .net *"_ivl_64", 0 0, L_0xaa7070;  1 drivers
v0xaa2150_0 .net *"_ivl_8", 0 0, L_0xaa5180;  1 drivers
v0xaa2230_0 .net "a", 0 0, v0xa9faa0_0;  alias, 1 drivers
v0xaa24e0_0 .net "b", 0 0, v0xa9fb40_0;  alias, 1 drivers
v0xaa25d0_0 .net "c", 0 0, v0xa9fbe0_0;  alias, 1 drivers
v0xaa26c0_0 .net "d", 0 0, v0xa9fd20_0;  alias, 1 drivers
v0xaa27b0_0 .net "out_pos", 0 0, L_0xaa7180;  alias, 1 drivers
v0xaa2870_0 .net "out_sop", 0 0, L_0xaa59f0;  alias, 1 drivers
S_0xaa29f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xa58a40;
 .timescale -12 -12;
E_0xa409f0 .event anyedge, v0xaa37e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xaa37e0_0;
    %nor/r;
    %assign/vec4 v0xaa37e0_0, 0;
    %wait E_0xa409f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xa9ef70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9fe10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xa9feb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xa9ef70;
T_4 ;
    %wait E_0xa57220;
    %load/vec4 v0xa9ff50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xa9fe10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xa9ef70;
T_5 ;
    %wait E_0xa570c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %wait E_0xa570c0;
    %load/vec4 v0xa9fe10_0;
    %store/vec4 v0xa9feb0_0, 0, 1;
    %fork t_1, S_0xa9f2a0;
    %jmp t_0;
    .scope S_0xa9f2a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xa9f4e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xa9f4e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xa570c0;
    %load/vec4 v0xa9f4e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xa9f4e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xa9f4e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xa9ef70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xa57220;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xa9fd20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fbe0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xa9fb40_0, 0;
    %assign/vec4 v0xa9faa0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xa9fe10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xa9feb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xa58a40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa3380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xaa37e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xa58a40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xaa3380_0;
    %inv;
    %store/vec4 v0xaa3380_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xa58a40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xa9fc80_0, v0xaa3950_0, v0xaa31a0_0, v0xaa3240_0, v0xaa32e0_0, v0xaa3420_0, v0xaa36a0_0, v0xaa3600_0, v0xaa3560_0, v0xaa34c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xa58a40;
T_9 ;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xa58a40;
T_10 ;
    %wait E_0xa57220;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa3740_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
    %load/vec4 v0xaa3880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xaa3740_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xaa36a0_0;
    %load/vec4 v0xaa36a0_0;
    %load/vec4 v0xaa3600_0;
    %xor;
    %load/vec4 v0xaa36a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xaa3560_0;
    %load/vec4 v0xaa3560_0;
    %load/vec4 v0xaa34c0_0;
    %xor;
    %load/vec4 v0xaa3560_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xaa3740_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xaa3740_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response9/top_module.sv";
