Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Jan  6 17:05:12 2025
| Host         : bhashni-Vivobook-ASUSLaptop-X1502ZA-X1502ZA running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file Kintex_Golden_wrapper_utilization_placed.rpt -pb Kintex_Golden_wrapper_utilization_placed.pb
| Design       : Kintex_Golden_wrapper
| Device       : xcku11pffva1156-2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 19782 |     0 |    298560 |  6.63 |
|   LUT as Logic             | 17928 |     0 |    298560 |  6.00 |
|   LUT as Memory            |  1854 |     0 |    148320 |  1.25 |
|     LUT as Distributed RAM |  1325 |     0 |           |       |
|     LUT as Shift Register  |   529 |     0 |           |       |
| CLB Registers              | 24609 |     0 |    597120 |  4.12 |
|   Register as Flip Flop    | 24609 |     0 |    597120 |  4.12 |
|   Register as Latch        |     0 |     0 |    597120 |  0.00 |
| CARRY8                     |   149 |     0 |     37320 |  0.40 |
| F7 Muxes                   |   276 |     0 |    149280 |  0.18 |
| F8 Muxes                   |     1 |     0 |     74640 | <0.01 |
| F9 Muxes                   |     0 |     0 |     37320 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 360   |          Yes |           - |          Set |
| 2113  |          Yes |           - |        Reset |
| 516   |          Yes |         Set |            - |
| 21620 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  4140 |     0 |     37320 | 11.09 |
|   CLBL                                     |  2031 |     0 |           |       |
|   CLBM                                     |  2109 |     0 |           |       |
| LUT as Logic                               | 17928 |     0 |    298560 |  6.00 |
|   using O5 output only                     |   802 |       |           |       |
|   using O6 output only                     | 10978 |       |           |       |
|   using O5 and O6                          |  6148 |       |           |       |
| LUT as Memory                              |  1854 |     0 |    148320 |  1.25 |
|   LUT as Distributed RAM                   |  1325 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    87 |       |           |       |
|     using O5 and O6                        |  1238 |       |           |       |
|   LUT as Shift Register                    |   529 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   484 |       |           |       |
|     using O5 and O6                        |    45 |       |           |       |
| CLB Registers                              | 24609 |     0 |    597120 |  4.12 |
|   Register driven from within the CLB      | 12204 |       |           |       |
|   Register driven from outside the CLB     | 12405 |       |           |       |
|     LUT in front of the register is unused |  8194 |       |           |       |
|     LUT in front of the register is used   |  4211 |       |           |       |
| Unique Control Sets                        |  1714 |       |     74640 |  2.30 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    | 65.5 |     0 |       600 | 10.92 |
|   RAMB36/FIFO*    |   64 |     0 |       600 | 10.67 |
|     RAMB36E2 only |   64 |       |           |       |
|   RAMB18          |    3 |     0 |      1200 |  0.25 |
|     RAMB18E2 only |    3 |       |           |       |
| URAM              |    0 |     0 |        80 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    3 |     0 |      2928 |  0.10 |
|   DSP48E2 only |    3 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    2 |     2 |       464 |  0.43 |
| HPIOB_M          |    1 |     1 |       192 |  0.52 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |    1 |     1 |       192 |  0.52 |
|   INPUT          |    1 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       416 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |        32 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    9 |     0 |       688 |  1.31 |
|   BUFGCE             |    3 |     0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |        32 |  0.00 |
|   BUFG_GT            |    6 |     0 |       312 |  1.92 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        64 |  0.00 |
| PLL                  |    0 |     0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |         8 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |         2 |  0.00 |
| GTHE4_CHANNEL   |    1 |     1 |        20 |  5.00 |
| GTHE4_COMMON    |    1 |     0 |         5 | 20.00 |
| GTYE4_CHANNEL   |    0 |     0 |         8 |  0.00 |
| GTYE4_COMMON    |    0 |     0 |         2 |  0.00 |
| ILKNE4          |    0 |     0 |         1 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        14 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        14 |  0.00 |
| PCIE40E4        |    1 |     1 |         4 | 25.00 |
| PS8             |    0 |     0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |         1 |  0.00 |
+-----------------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| DNA_PORTE2  |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


9. Primitives
-------------

+---------------+-------+---------------------+
|    Ref Name   |  Used | Functional Category |
+---------------+-------+---------------------+
| FDRE          | 21620 |            Register |
| LUT3          |  6350 |                 CLB |
| LUT6          |  5928 |                 CLB |
| LUT4          |  4330 |                 CLB |
| LUT5          |  3949 |                 CLB |
| LUT2          |  2795 |                 CLB |
| RAMD32        |  2190 |                 CLB |
| FDCE          |  2113 |            Register |
| LUT1          |   724 |                 CLB |
| FDSE          |   516 |            Register |
| FDPE          |   360 |            Register |
| SRL16E        |   318 |                 CLB |
| RAMS32        |   293 |                 CLB |
| MUXF7         |   276 |                 CLB |
| SRLC32E       |   249 |                 CLB |
| CARRY8        |   149 |                 CLB |
| RAMD64E       |    80 |                 CLB |
| RAMB36E2      |    64 |           Block Ram |
| SRLC16E       |     7 |                 CLB |
| BUFG_GT       |     6 |               Clock |
| RAMB18E2      |     3 |           Block Ram |
| DSP48E2       |     3 |          Arithmetic |
| BUFGCE        |     3 |               Clock |
| BUFG_GT_SYNC  |     2 |               Clock |
| STARTUPE3     |     1 |       Configuration |
| PCIE40E4      |     1 |            Advanced |
| OBUF          |     1 |                 I/O |
| MUXF8         |     1 |                 CLB |
| INBUF         |     1 |                 I/O |
| ICAPE3        |     1 |       Configuration |
| IBUFDS_GTE4   |     1 |                 I/O |
| IBUFCTRL      |     1 |              Others |
| GTHE4_COMMON  |     1 |            Advanced |
| GTHE4_CHANNEL |     1 |            Advanced |
| BSCANE2       |     1 |       Configuration |
+---------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


