WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2500099 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5000113 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 25000002 cycles: 6250151 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Warmup complete CPU 0 instructions: 25000002 cycles: 6250151 cumulative IPC: 4 (Simulation time: 00 hr 00 min 49 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 15102857 heartbeat IPC: 0.9898 cumulative IPC: 0.5648 (Simulation time: 00 hr 01 min 26 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000000 cycles: 33674171 heartbeat IPC: 0.5385 cumulative IPC: 0.547 (Simulation time: 00 hr 02 min 46 sec)
Heartbeat CPU 0 instructions: 50000001 cycles: 46473920 heartbeat IPC: 0.7813 cumulative IPC: 0.6215 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 60000000 cycles: 62870472 heartbeat IPC: 0.6099 cumulative IPC: 0.6182 (Simulation time: 00 hr 04 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000000 cycles: 83327146 heartbeat IPC: 0.4888 cumulative IPC: 0.5838 (Simulation time: 00 hr 06 min 17 sec)
Heartbeat CPU 0 instructions: 80000004 cycles: 96671746 heartbeat IPC: 0.7494 cumulative IPC: 0.6083 (Simulation time: 00 hr 07 min 16 sec)
Heartbeat CPU 0 instructions: 90000001 cycles: 110953365 heartbeat IPC: 0.7002 cumulative IPC: 0.6208 (Simulation time: 00 hr 08 min 17 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_7.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000000 cycles: 130899939 heartbeat IPC: 0.5013 cumulative IPC: 0.6017 (Simulation time: 00 hr 09 min 41 sec)
Heartbeat CPU 0 instructions: 110000000 cycles: 146882032 heartbeat IPC: 0.6257 cumulative IPC: 0.6044 (Simulation time: 00 hr 10 min 50 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 161007462 heartbeat IPC: 0.7079 cumulative IPC: 0.6139 (Simulation time: 00 hr 11 min 51 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_7.champsimtrace.xz")
Simulation finished CPU 0 instructions: 100000000 cycles: 163045040 cumulative IPC: 0.6133 (Simulation time: 00 hr 12 min 26 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 163045040 cumulative IPC: 0.6133 (Simulation time: 00 hr 12 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_7.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.6133 instructions: 100000000 cycles: 163045040
CPU 0 Branch Prediction Accuracy: 96.84% MPKI: 4.058 Average ROB Occupancy at Mispredict: 69.57
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 1.39
BRANCH_CONDITIONAL: 2.67
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00075
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    4570127 HIT:     159228 MISS:    4410899
LLC LOAD         ACCESS:    4411215 HIT:       4854 MISS:    4406361
LLC RFO          ACCESS:        284 HIT:          0 MISS:        284
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     154376 HIT:     153931 MISS:        445
LLC TRANSLATION  ACCESS:       4252 HIT:        443 MISS:       3809
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 276.8 cycles
cpu0_DTLB TOTAL        ACCESS:   21493782 HIT:   20954898 MISS:     538884
cpu0_DTLB LOAD         ACCESS:   21493782 HIT:   20954898 MISS:     538884
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.947 cycles
cpu0_ITLB TOTAL        ACCESS:       4536 HIT:       4350 MISS:        186
cpu0_ITLB LOAD         ACCESS:       4536 HIT:       4350 MISS:        186
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 61.5 cycles
cpu0_L1D TOTAL        ACCESS:   31614071 HIT:   26638954 MISS:    4975117
cpu0_L1D LOAD         ACCESS:   14968691 HIT:   10008350 MISS:    4960341
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   16571221 HIT:   16570532 MISS:        689
cpu0_L1D TRANSLATION  ACCESS:      74159 HIT:      60072 MISS:      14087
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 273.1 cycles
cpu0_L1I TOTAL        ACCESS:       5226 HIT:       5226 MISS:          0
cpu0_L1I LOAD         ACCESS:       5226 HIT:       5226 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    4616539 HIT:     200111 MISS:    4416428
cpu0_L2C LOAD         ACCESS:    4436687 HIT:      25472 MISS:    4411215
cpu0_L2C RFO          ACCESS:        284 HIT:          0 MISS:        284
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     165493 HIT:     164816 MISS:        677
cpu0_L2C TRANSLATION  ACCESS:      14075 HIT:       9823 MISS:       4252
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 297.4 cycles
cpu0_STLB TOTAL        ACCESS:     176975 HIT:     102951 MISS:      74024
cpu0_STLB LOAD         ACCESS:     176975 HIT:     102951 MISS:      74024
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 127.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:    3561073
  ROW_BUFFER_MISS:     848471
 AVG DBUS CONGESTED CYCLE: 3.983
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:      16479
  FULL:     131776
