
testBed.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006058  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000038c  080061f8  080061f8  000071f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006584  08006584  000081d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006584  08006584  00007584  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800658c  0800658c  000081d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800658c  0800658c  0000758c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006590  08006590  00007590  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08006594  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000200  200001d4  08006768  000081d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003d4  08006768  000083d4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c996  00000000  00000000  00008204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bfa  00000000  00000000  00014b9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c60  00000000  00000000  00016798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009a9  00000000  00000000  000173f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018136  00000000  00000000  00017da1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d757  00000000  00000000  0002fed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b9e9  00000000  00000000  0003d62e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d9017  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043ec  00000000  00000000  000d905c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000dd448  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080061e0 	.word	0x080061e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	080061e0 	.word	0x080061e0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <SetServoAngle>:
void SystemClock_Config(void);
static void MX_USART2_UART_Init(void);
static void MX_TIM2_Init(void);


void SetServoAngle(uint8_t angle) {
 8000ee4:	b480      	push	{r7}
 8000ee6:	b085      	sub	sp, #20
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	4603      	mov	r3, r0
 8000eec:	71fb      	strb	r3, [r7, #7]
    // 각도에 따라 듀티 사이클 계산
    uint32_t pulseWidth = (angle * (2000 - 1000) / 360) + 1000; // 1000us ~ 2000us
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ef4:	fb02 f303 	mul.w	r3, r2, r3
 8000ef8:	4a0a      	ldr	r2, [pc, #40]	@ (8000f24 <SetServoAngle+0x40>)
 8000efa:	fb82 1203 	smull	r1, r2, r2, r3
 8000efe:	441a      	add	r2, r3
 8000f00:	1212      	asrs	r2, r2, #8
 8000f02:	17db      	asrs	r3, r3, #31
 8000f04:	1ad3      	subs	r3, r2, r3
 8000f06:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000f0a:	60fb      	str	r3, [r7, #12]
    __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, pulseWidth - 1);
 8000f0c:	4b06      	ldr	r3, [pc, #24]	@ (8000f28 <SetServoAngle+0x44>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	68fa      	ldr	r2, [r7, #12]
 8000f12:	3a01      	subs	r2, #1
 8000f14:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000f16:	bf00      	nop
 8000f18:	3714      	adds	r7, #20
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop
 8000f24:	b60b60b7 	.word	0xb60b60b7
 8000f28:	200001f0 	.word	0x200001f0

08000f2c <main>:

int main(void) {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b082      	sub	sp, #8
 8000f30:	af00      	add	r7, sp, #0
    HAL_Init();
 8000f32:	f000 faf3 	bl	800151c <HAL_Init>
    SystemClock_Config();
 8000f36:	f000 f8b5 	bl	80010a4 <SystemClock_Config>
    MX_USART2_UART_Init();
 8000f3a:	f000 f889 	bl	8001050 <MX_USART2_UART_Init>
    MX_TIM2_Init();
 8000f3e:	f000 f82d 	bl	8000f9c <MX_TIM2_Init>

    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // PWM 시작
 8000f42:	2100      	movs	r1, #0
 8000f44:	4814      	ldr	r0, [pc, #80]	@ (8000f98 <main+0x6c>)
 8000f46:	f001 fb55 	bl	80025f4 <HAL_TIM_PWM_Start>

    while (1) {
        for (int angle = 0; angle <= 360; angle += 10) {
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	607b      	str	r3, [r7, #4]
 8000f4e:	e00b      	b.n	8000f68 <main+0x3c>
            SetServoAngle(angle); // 각도 설정
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	b2db      	uxtb	r3, r3
 8000f54:	4618      	mov	r0, r3
 8000f56:	f7ff ffc5 	bl	8000ee4 <SetServoAngle>
            HAL_Delay(500); // 0.5초 대기
 8000f5a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f5e:	f000 fb4f 	bl	8001600 <HAL_Delay>
        for (int angle = 0; angle <= 360; angle += 10) {
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	330a      	adds	r3, #10
 8000f66:	607b      	str	r3, [r7, #4]
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000f6e:	ddef      	ble.n	8000f50 <main+0x24>
        }
        for (int angle = 360; angle >= 0; angle -= 10) {
 8000f70:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8000f74:	603b      	str	r3, [r7, #0]
 8000f76:	e00b      	b.n	8000f90 <main+0x64>
            SetServoAngle(angle); // 각도 설정
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ffb1 	bl	8000ee4 <SetServoAngle>
            HAL_Delay(500); // 0.5초 대기
 8000f82:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000f86:	f000 fb3b 	bl	8001600 <HAL_Delay>
        for (int angle = 360; angle >= 0; angle -= 10) {
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	3b0a      	subs	r3, #10
 8000f8e:	603b      	str	r3, [r7, #0]
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	daf0      	bge.n	8000f78 <main+0x4c>
        for (int angle = 0; angle <= 360; angle += 10) {
 8000f96:	e7d8      	b.n	8000f4a <main+0x1e>
 8000f98:	200001f0 	.word	0x200001f0

08000f9c <MX_TIM2_Init>:
        }
    }
}

static void MX_TIM2_Init(void) {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08e      	sub	sp, #56	@ 0x38
 8000fa0:	af00      	add	r7, sp, #0
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000fa2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	601a      	str	r2, [r3, #0]
 8000faa:	605a      	str	r2, [r3, #4]
 8000fac:	609a      	str	r2, [r3, #8]
 8000fae:	60da      	str	r2, [r3, #12]
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000fb0:	f107 0320 	add.w	r3, r7, #32
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
    TIM_OC_InitTypeDef sConfigOC = {0};
 8000fba:	1d3b      	adds	r3, r7, #4
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
 8000fc8:	615a      	str	r2, [r3, #20]
 8000fca:	619a      	str	r2, [r3, #24]

    htim2.Instance = TIM2;
 8000fcc:	4b1f      	ldr	r3, [pc, #124]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000fce:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fd2:	601a      	str	r2, [r3, #0]
    htim2.Init.Prescaler = 84 - 1; // 1MHz
 8000fd4:	4b1d      	ldr	r3, [pc, #116]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000fd6:	2253      	movs	r2, #83	@ 0x53
 8000fd8:	605a      	str	r2, [r3, #4]
    htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000fda:	4b1c      	ldr	r3, [pc, #112]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	609a      	str	r2, [r3, #8]
    htim2.Init.Period = 20000 - 1; // 20ms
 8000fe0:	4b1a      	ldr	r3, [pc, #104]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000fe2:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8000fe6:	60da      	str	r2, [r3, #12]
    htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fe8:	4b18      	ldr	r3, [pc, #96]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000fea:	2200      	movs	r2, #0
 8000fec:	611a      	str	r2, [r3, #16]
    htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fee:	4b17      	ldr	r3, [pc, #92]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000ff0:	2280      	movs	r2, #128	@ 0x80
 8000ff2:	619a      	str	r2, [r3, #24]
    HAL_TIM_Base_Init(&htim2);
 8000ff4:	4815      	ldr	r0, [pc, #84]	@ (800104c <MX_TIM2_Init+0xb0>)
 8000ff6:	f001 fa55 	bl	80024a4 <HAL_TIM_Base_Init>
    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ffa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ffe:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig);
 8001000:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001004:	4619      	mov	r1, r3
 8001006:	4811      	ldr	r0, [pc, #68]	@ (800104c <MX_TIM2_Init+0xb0>)
 8001008:	f001 fd56 	bl	8002ab8 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htim2);
 800100c:	480f      	ldr	r0, [pc, #60]	@ (800104c <MX_TIM2_Init+0xb0>)
 800100e:	f001 fa98 	bl	8002542 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001012:	2300      	movs	r3, #0
 8001014:	623b      	str	r3, [r7, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001016:	2300      	movs	r3, #0
 8001018:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig);
 800101a:	f107 0320 	add.w	r3, r7, #32
 800101e:	4619      	mov	r1, r3
 8001020:	480a      	ldr	r0, [pc, #40]	@ (800104c <MX_TIM2_Init+0xb0>)
 8001022:	f002 f915 	bl	8003250 <HAL_TIMEx_MasterConfigSynchronization>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001026:	2360      	movs	r3, #96	@ 0x60
 8001028:	607b      	str	r3, [r7, #4]
    sConfigOC.Pulse = 1500 - 1; // 초기 듀티 사이클 (1.5ms)
 800102a:	f240 53db 	movw	r3, #1499	@ 0x5db
 800102e:	60bb      	str	r3, [r7, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001030:	2300      	movs	r3, #0
 8001032:	60fb      	str	r3, [r7, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
    HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8001038:	1d3b      	adds	r3, r7, #4
 800103a:	2200      	movs	r2, #0
 800103c:	4619      	mov	r1, r3
 800103e:	4803      	ldr	r0, [pc, #12]	@ (800104c <MX_TIM2_Init+0xb0>)
 8001040:	f001 fc78 	bl	8002934 <HAL_TIM_PWM_ConfigChannel>
}
 8001044:	bf00      	nop
 8001046:	3738      	adds	r7, #56	@ 0x38
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200001f0 	.word	0x200001f0

08001050 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void) {
 8001050:	b580      	push	{r7, lr}
 8001052:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001056:	4a0f      	ldr	r2, [pc, #60]	@ (8001094 <MX_USART2_UART_Init+0x44>)
 8001058:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 800105c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001060:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001062:	4b0b      	ldr	r3, [pc, #44]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001064:	2200      	movs	r2, #0
 8001066:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001068:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 800106a:	2200      	movs	r2, #0
 800106c:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 800106e:	4b08      	ldr	r3, [pc, #32]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001070:	2200      	movs	r2, #0
 8001072:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001076:	220c      	movs	r2, #12
 8001078:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800107a:	4b05      	ldr	r3, [pc, #20]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 800107c:	2200      	movs	r2, #0
 800107e:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001080:	4b03      	ldr	r3, [pc, #12]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001082:	2200      	movs	r2, #0
 8001084:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart2);
 8001086:	4802      	ldr	r0, [pc, #8]	@ (8001090 <MX_USART2_UART_Init+0x40>)
 8001088:	f002 f964 	bl	8003354 <HAL_UART_Init>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	20000238 	.word	0x20000238
 8001094:	40004400 	.word	0x40004400

08001098 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800109c:	b672      	cpsid	i
}
 800109e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010a0:	bf00      	nop
 80010a2:	e7fd      	b.n	80010a0 <Error_Handler+0x8>

080010a4 <SystemClock_Config>:
  }
  /* USER CODE END Error_Handler_Debug */
}

void SystemClock_Config(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b094      	sub	sp, #80	@ 0x50
 80010a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010aa:	f107 0320 	add.w	r3, r7, #32
 80010ae:	2230      	movs	r2, #48	@ 0x30
 80010b0:	2100      	movs	r1, #0
 80010b2:	4618      	mov	r0, r3
 80010b4:	f003 f96d 	bl	8004392 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b8:	f107 030c 	add.w	r3, r7, #12
 80010bc:	2200      	movs	r2, #0
 80010be:	601a      	str	r2, [r3, #0]
 80010c0:	605a      	str	r2, [r3, #4]
 80010c2:	609a      	str	r2, [r3, #8]
 80010c4:	60da      	str	r2, [r3, #12]
 80010c6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80010c8:	2300      	movs	r3, #0
 80010ca:	60bb      	str	r3, [r7, #8]
 80010cc:	4b28      	ldr	r3, [pc, #160]	@ (8001170 <SystemClock_Config+0xcc>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010d0:	4a27      	ldr	r2, [pc, #156]	@ (8001170 <SystemClock_Config+0xcc>)
 80010d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d6:	6413      	str	r3, [r2, #64]	@ 0x40
 80010d8:	4b25      	ldr	r3, [pc, #148]	@ (8001170 <SystemClock_Config+0xcc>)
 80010da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010e4:	2300      	movs	r3, #0
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	4b22      	ldr	r3, [pc, #136]	@ (8001174 <SystemClock_Config+0xd0>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4a21      	ldr	r2, [pc, #132]	@ (8001174 <SystemClock_Config+0xd0>)
 80010ee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80010f2:	6013      	str	r3, [r2, #0]
 80010f4:	4b1f      	ldr	r3, [pc, #124]	@ (8001174 <SystemClock_Config+0xd0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001100:	2301      	movs	r3, #1
 8001102:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001104:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800110a:	2302      	movs	r3, #2
 800110c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800110e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001112:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001114:	2308      	movs	r3, #8
 8001116:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001118:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 800111c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800111e:	2304      	movs	r3, #4
 8001120:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001122:	2304      	movs	r3, #4
 8001124:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001126:	f107 0320 	add.w	r3, r7, #32
 800112a:	4618      	mov	r0, r3
 800112c:	f000 fd22 	bl	8001b74 <HAL_RCC_OscConfig>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001136:	f7ff ffaf 	bl	8001098 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800113a:	230f      	movs	r3, #15
 800113c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800113e:	2302      	movs	r3, #2
 8001140:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001142:	2300      	movs	r3, #0
 8001144:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001146:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800114a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800114c:	2300      	movs	r3, #0
 800114e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	2102      	movs	r1, #2
 8001156:	4618      	mov	r0, r3
 8001158:	f000 ff84 	bl	8002064 <HAL_RCC_ClockConfig>
 800115c:	4603      	mov	r3, r0
 800115e:	2b00      	cmp	r3, #0
 8001160:	d001      	beq.n	8001166 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001162:	f7ff ff99 	bl	8001098 <Error_Handler>
  }
}
 8001166:	bf00      	nop
 8001168:	3750      	adds	r7, #80	@ 0x50
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	40023800 	.word	0x40023800
 8001174:	40007000 	.word	0x40007000

08001178 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800117e:	2300      	movs	r3, #0
 8001180:	607b      	str	r3, [r7, #4]
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HAL_MspInit+0x4c>)
 8001184:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001186:	4a0f      	ldr	r2, [pc, #60]	@ (80011c4 <HAL_MspInit+0x4c>)
 8001188:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800118c:	6453      	str	r3, [r2, #68]	@ 0x44
 800118e:	4b0d      	ldr	r3, [pc, #52]	@ (80011c4 <HAL_MspInit+0x4c>)
 8001190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001192:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001196:	607b      	str	r3, [r7, #4]
 8001198:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	4b09      	ldr	r3, [pc, #36]	@ (80011c4 <HAL_MspInit+0x4c>)
 80011a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011a2:	4a08      	ldr	r2, [pc, #32]	@ (80011c4 <HAL_MspInit+0x4c>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011aa:	4b06      	ldr	r3, [pc, #24]	@ (80011c4 <HAL_MspInit+0x4c>)
 80011ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011b2:	603b      	str	r3, [r7, #0]
 80011b4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011b6:	2007      	movs	r0, #7
 80011b8:	f000 fb16 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011bc:	bf00      	nop
 80011be:	3708      	adds	r7, #8
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40023800 	.word	0x40023800

080011c8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011d8:	d115      	bne.n	8001206 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	60fb      	str	r3, [r7, #12]
 80011de:	4b0c      	ldr	r3, [pc, #48]	@ (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e2:	4a0b      	ldr	r2, [pc, #44]	@ (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011e4:	f043 0301 	orr.w	r3, r3, #1
 80011e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80011ea:	4b09      	ldr	r3, [pc, #36]	@ (8001210 <HAL_TIM_Base_MspInit+0x48>)
 80011ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011ee:	f003 0301 	and.w	r3, r3, #1
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2100      	movs	r1, #0
 80011fa:	201c      	movs	r0, #28
 80011fc:	f000 faff 	bl	80017fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001200:	201c      	movs	r0, #28
 8001202:	f000 fb18 	bl	8001836 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001206:	bf00      	nop
 8001208:	3710      	adds	r7, #16
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023800 	.word	0x40023800

08001214 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b08a      	sub	sp, #40	@ 0x28
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800121c:	f107 0314 	add.w	r3, r7, #20
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a19      	ldr	r2, [pc, #100]	@ (8001298 <HAL_UART_MspInit+0x84>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d12b      	bne.n	800128e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001236:	2300      	movs	r3, #0
 8001238:	613b      	str	r3, [r7, #16]
 800123a:	4b18      	ldr	r3, [pc, #96]	@ (800129c <HAL_UART_MspInit+0x88>)
 800123c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800123e:	4a17      	ldr	r2, [pc, #92]	@ (800129c <HAL_UART_MspInit+0x88>)
 8001240:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001244:	6413      	str	r3, [r2, #64]	@ 0x40
 8001246:	4b15      	ldr	r3, [pc, #84]	@ (800129c <HAL_UART_MspInit+0x88>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124e:	613b      	str	r3, [r7, #16]
 8001250:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001252:	2300      	movs	r3, #0
 8001254:	60fb      	str	r3, [r7, #12]
 8001256:	4b11      	ldr	r3, [pc, #68]	@ (800129c <HAL_UART_MspInit+0x88>)
 8001258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800125a:	4a10      	ldr	r2, [pc, #64]	@ (800129c <HAL_UART_MspInit+0x88>)
 800125c:	f043 0301 	orr.w	r3, r3, #1
 8001260:	6313      	str	r3, [r2, #48]	@ 0x30
 8001262:	4b0e      	ldr	r3, [pc, #56]	@ (800129c <HAL_UART_MspInit+0x88>)
 8001264:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001266:	f003 0301 	and.w	r3, r3, #1
 800126a:	60fb      	str	r3, [r7, #12]
 800126c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800126e:	230c      	movs	r3, #12
 8001270:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127a:	2303      	movs	r3, #3
 800127c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800127e:	2307      	movs	r3, #7
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	4805      	ldr	r0, [pc, #20]	@ (80012a0 <HAL_UART_MspInit+0x8c>)
 800128a:	f000 faef 	bl	800186c <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800128e:	bf00      	nop
 8001290:	3728      	adds	r7, #40	@ 0x28
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40004400 	.word	0x40004400
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020000 	.word	0x40020000

080012a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012a8:	bf00      	nop
 80012aa:	e7fd      	b.n	80012a8 <NMI_Handler+0x4>

080012ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012ac:	b480      	push	{r7}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b0:	bf00      	nop
 80012b2:	e7fd      	b.n	80012b0 <HardFault_Handler+0x4>

080012b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012b8:	bf00      	nop
 80012ba:	e7fd      	b.n	80012b8 <MemManage_Handler+0x4>

080012bc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <BusFault_Handler+0x4>

080012c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c4:	b480      	push	{r7}
 80012c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012c8:	bf00      	nop
 80012ca:	e7fd      	b.n	80012c8 <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 f961 	bl	80015c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001308:	4802      	ldr	r0, [pc, #8]	@ (8001314 <TIM2_IRQHandler+0x10>)
 800130a:	f001 fa23 	bl	8002754 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	200001f0 	.word	0x200001f0

08001318 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  return 1;
 800131c:	2301      	movs	r3, #1
}
 800131e:	4618      	mov	r0, r3
 8001320:	46bd      	mov	sp, r7
 8001322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001326:	4770      	bx	lr

08001328 <_kill>:

int _kill(int pid, int sig)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	6078      	str	r0, [r7, #4]
 8001330:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001332:	f003 f881 	bl	8004438 <__errno>
 8001336:	4603      	mov	r3, r0
 8001338:	2216      	movs	r2, #22
 800133a:	601a      	str	r2, [r3, #0]
  return -1;
 800133c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001340:	4618      	mov	r0, r3
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <_exit>:

void _exit (int status)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001350:	f04f 31ff 	mov.w	r1, #4294967295
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ffe7 	bl	8001328 <_kill>
  while (1) {}    /* Make sure we hang here */
 800135a:	bf00      	nop
 800135c:	e7fd      	b.n	800135a <_exit+0x12>

0800135e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b086      	sub	sp, #24
 8001362:	af00      	add	r7, sp, #0
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	60b9      	str	r1, [r7, #8]
 8001368:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800136a:	2300      	movs	r3, #0
 800136c:	617b      	str	r3, [r7, #20]
 800136e:	e00a      	b.n	8001386 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001370:	f3af 8000 	nop.w
 8001374:	4601      	mov	r1, r0
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	60ba      	str	r2, [r7, #8]
 800137c:	b2ca      	uxtb	r2, r1
 800137e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001380:	697b      	ldr	r3, [r7, #20]
 8001382:	3301      	adds	r3, #1
 8001384:	617b      	str	r3, [r7, #20]
 8001386:	697a      	ldr	r2, [r7, #20]
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	429a      	cmp	r2, r3
 800138c:	dbf0      	blt.n	8001370 <_read+0x12>
  }

  return len;
 800138e:	687b      	ldr	r3, [r7, #4]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b086      	sub	sp, #24
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013a4:	2300      	movs	r3, #0
 80013a6:	617b      	str	r3, [r7, #20]
 80013a8:	e009      	b.n	80013be <_write+0x26>
  {
    __io_putchar(*ptr++);
 80013aa:	68bb      	ldr	r3, [r7, #8]
 80013ac:	1c5a      	adds	r2, r3, #1
 80013ae:	60ba      	str	r2, [r7, #8]
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	4618      	mov	r0, r3
 80013b4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	3301      	adds	r3, #1
 80013bc:	617b      	str	r3, [r7, #20]
 80013be:	697a      	ldr	r2, [r7, #20]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	dbf1      	blt.n	80013aa <_write+0x12>
  }
  return len;
 80013c6:	687b      	ldr	r3, [r7, #4]
}
 80013c8:	4618      	mov	r0, r3
 80013ca:	3718      	adds	r7, #24
 80013cc:	46bd      	mov	sp, r7
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <_close>:

int _close(int file)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b083      	sub	sp, #12
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80013d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80013dc:	4618      	mov	r0, r3
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr

080013e8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80013e8:	b480      	push	{r7}
 80013ea:	b083      	sub	sp, #12
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80013f8:	605a      	str	r2, [r3, #4]
  return 0;
 80013fa:	2300      	movs	r3, #0
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	370c      	adds	r7, #12
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr

08001408 <_isatty>:

int _isatty(int file)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001410:	2301      	movs	r3, #1
}
 8001412:	4618      	mov	r0, r3
 8001414:	370c      	adds	r7, #12
 8001416:	46bd      	mov	sp, r7
 8001418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141c:	4770      	bx	lr

0800141e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800141e:	b480      	push	{r7}
 8001420:	b085      	sub	sp, #20
 8001422:	af00      	add	r7, sp, #0
 8001424:	60f8      	str	r0, [r7, #12]
 8001426:	60b9      	str	r1, [r7, #8]
 8001428:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800142a:	2300      	movs	r3, #0
}
 800142c:	4618      	mov	r0, r3
 800142e:	3714      	adds	r7, #20
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr

08001438 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b086      	sub	sp, #24
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001440:	4a14      	ldr	r2, [pc, #80]	@ (8001494 <_sbrk+0x5c>)
 8001442:	4b15      	ldr	r3, [pc, #84]	@ (8001498 <_sbrk+0x60>)
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001448:	697b      	ldr	r3, [r7, #20]
 800144a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800144c:	4b13      	ldr	r3, [pc, #76]	@ (800149c <_sbrk+0x64>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	2b00      	cmp	r3, #0
 8001452:	d102      	bne.n	800145a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001454:	4b11      	ldr	r3, [pc, #68]	@ (800149c <_sbrk+0x64>)
 8001456:	4a12      	ldr	r2, [pc, #72]	@ (80014a0 <_sbrk+0x68>)
 8001458:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800145a:	4b10      	ldr	r3, [pc, #64]	@ (800149c <_sbrk+0x64>)
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4413      	add	r3, r2
 8001462:	693a      	ldr	r2, [r7, #16]
 8001464:	429a      	cmp	r2, r3
 8001466:	d207      	bcs.n	8001478 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001468:	f002 ffe6 	bl	8004438 <__errno>
 800146c:	4603      	mov	r3, r0
 800146e:	220c      	movs	r2, #12
 8001470:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001472:	f04f 33ff 	mov.w	r3, #4294967295
 8001476:	e009      	b.n	800148c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <_sbrk+0x64>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800147e:	4b07      	ldr	r3, [pc, #28]	@ (800149c <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	4a05      	ldr	r2, [pc, #20]	@ (800149c <_sbrk+0x64>)
 8001488:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800148a:	68fb      	ldr	r3, [r7, #12]
}
 800148c:	4618      	mov	r0, r3
 800148e:	3718      	adds	r7, #24
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}
 8001494:	20020000 	.word	0x20020000
 8001498:	00000400 	.word	0x00000400
 800149c:	20000280 	.word	0x20000280
 80014a0:	200003d8 	.word	0x200003d8

080014a4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014a8:	4b06      	ldr	r3, [pc, #24]	@ (80014c4 <SystemInit+0x20>)
 80014aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014ae:	4a05      	ldr	r2, [pc, #20]	@ (80014c4 <SystemInit+0x20>)
 80014b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014b8:	bf00      	nop
 80014ba:	46bd      	mov	sp, r7
 80014bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c0:	4770      	bx	lr
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00

080014c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001500 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014cc:	f7ff ffea 	bl	80014a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014d0:	480c      	ldr	r0, [pc, #48]	@ (8001504 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014d2:	490d      	ldr	r1, [pc, #52]	@ (8001508 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014d4:	4a0d      	ldr	r2, [pc, #52]	@ (800150c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014d8:	e002      	b.n	80014e0 <LoopCopyDataInit>

080014da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014de:	3304      	adds	r3, #4

080014e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014e4:	d3f9      	bcc.n	80014da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001510 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001514 <LoopFillZerobss+0x22>)
  movs r3, #0
 80014ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014ec:	e001      	b.n	80014f2 <LoopFillZerobss>

080014ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014f0:	3204      	adds	r2, #4

080014f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014f4:	d3fb      	bcc.n	80014ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014f6:	f002 ffa5 	bl	8004444 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014fa:	f7ff fd17 	bl	8000f2c <main>
  bx  lr    
 80014fe:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001500:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001504:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001508:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800150c:	08006594 	.word	0x08006594
  ldr r2, =_sbss
 8001510:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001514:	200003d4 	.word	0x200003d4

08001518 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001518:	e7fe      	b.n	8001518 <ADC_IRQHandler>
	...

0800151c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001520:	4b0e      	ldr	r3, [pc, #56]	@ (800155c <HAL_Init+0x40>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a0d      	ldr	r2, [pc, #52]	@ (800155c <HAL_Init+0x40>)
 8001526:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800152a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800152c:	4b0b      	ldr	r3, [pc, #44]	@ (800155c <HAL_Init+0x40>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a0a      	ldr	r2, [pc, #40]	@ (800155c <HAL_Init+0x40>)
 8001532:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001536:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001538:	4b08      	ldr	r3, [pc, #32]	@ (800155c <HAL_Init+0x40>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	4a07      	ldr	r2, [pc, #28]	@ (800155c <HAL_Init+0x40>)
 800153e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001542:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001544:	2003      	movs	r0, #3
 8001546:	f000 f94f 	bl	80017e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800154a:	2000      	movs	r0, #0
 800154c:	f000 f808 	bl	8001560 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001550:	f7ff fe12 	bl	8001178 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	4618      	mov	r0, r3
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	40023c00 	.word	0x40023c00

08001560 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <HAL_InitTick+0x54>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	4b12      	ldr	r3, [pc, #72]	@ (80015b8 <HAL_InitTick+0x58>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	4619      	mov	r1, r3
 8001572:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001576:	fbb3 f3f1 	udiv	r3, r3, r1
 800157a:	fbb2 f3f3 	udiv	r3, r2, r3
 800157e:	4618      	mov	r0, r3
 8001580:	f000 f967 	bl	8001852 <HAL_SYSTICK_Config>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800158a:	2301      	movs	r3, #1
 800158c:	e00e      	b.n	80015ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	2b0f      	cmp	r3, #15
 8001592:	d80a      	bhi.n	80015aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001594:	2200      	movs	r2, #0
 8001596:	6879      	ldr	r1, [r7, #4]
 8001598:	f04f 30ff 	mov.w	r0, #4294967295
 800159c:	f000 f92f 	bl	80017fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015a0:	4a06      	ldr	r2, [pc, #24]	@ (80015bc <HAL_InitTick+0x5c>)
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e000      	b.n	80015ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015aa:	2301      	movs	r3, #1
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	20000000 	.word	0x20000000
 80015b8:	20000008 	.word	0x20000008
 80015bc:	20000004 	.word	0x20000004

080015c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015c4:	4b06      	ldr	r3, [pc, #24]	@ (80015e0 <HAL_IncTick+0x20>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	461a      	mov	r2, r3
 80015ca:	4b06      	ldr	r3, [pc, #24]	@ (80015e4 <HAL_IncTick+0x24>)
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4413      	add	r3, r2
 80015d0:	4a04      	ldr	r2, [pc, #16]	@ (80015e4 <HAL_IncTick+0x24>)
 80015d2:	6013      	str	r3, [r2, #0]
}
 80015d4:	bf00      	nop
 80015d6:	46bd      	mov	sp, r7
 80015d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015dc:	4770      	bx	lr
 80015de:	bf00      	nop
 80015e0:	20000008 	.word	0x20000008
 80015e4:	20000284 	.word	0x20000284

080015e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015e8:	b480      	push	{r7}
 80015ea:	af00      	add	r7, sp, #0
  return uwTick;
 80015ec:	4b03      	ldr	r3, [pc, #12]	@ (80015fc <HAL_GetTick+0x14>)
 80015ee:	681b      	ldr	r3, [r3, #0]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	20000284 	.word	0x20000284

08001600 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001608:	f7ff ffee 	bl	80015e8 <HAL_GetTick>
 800160c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001618:	d005      	beq.n	8001626 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800161a:	4b0a      	ldr	r3, [pc, #40]	@ (8001644 <HAL_Delay+0x44>)
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	461a      	mov	r2, r3
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	4413      	add	r3, r2
 8001624:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001626:	bf00      	nop
 8001628:	f7ff ffde 	bl	80015e8 <HAL_GetTick>
 800162c:	4602      	mov	r2, r0
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	429a      	cmp	r2, r3
 8001636:	d8f7      	bhi.n	8001628 <HAL_Delay+0x28>
  {
  }
}
 8001638:	bf00      	nop
 800163a:	bf00      	nop
 800163c:	3710      	adds	r7, #16
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	20000008 	.word	0x20000008

08001648 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001648:	b480      	push	{r7}
 800164a:	b085      	sub	sp, #20
 800164c:	af00      	add	r7, sp, #0
 800164e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	f003 0307 	and.w	r3, r3, #7
 8001656:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001658:	4b0c      	ldr	r3, [pc, #48]	@ (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800165a:	68db      	ldr	r3, [r3, #12]
 800165c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800165e:	68ba      	ldr	r2, [r7, #8]
 8001660:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001664:	4013      	ands	r3, r2
 8001666:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001670:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001674:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001678:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800167a:	4a04      	ldr	r2, [pc, #16]	@ (800168c <__NVIC_SetPriorityGrouping+0x44>)
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	60d3      	str	r3, [r2, #12]
}
 8001680:	bf00      	nop
 8001682:	3714      	adds	r7, #20
 8001684:	46bd      	mov	sp, r7
 8001686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168a:	4770      	bx	lr
 800168c:	e000ed00 	.word	0xe000ed00

08001690 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001694:	4b04      	ldr	r3, [pc, #16]	@ (80016a8 <__NVIC_GetPriorityGrouping+0x18>)
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	0a1b      	lsrs	r3, r3, #8
 800169a:	f003 0307 	and.w	r3, r3, #7
}
 800169e:	4618      	mov	r0, r3
 80016a0:	46bd      	mov	sp, r7
 80016a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016a6:	4770      	bx	lr
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016ac:	b480      	push	{r7}
 80016ae:	b083      	sub	sp, #12
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	4603      	mov	r3, r0
 80016b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	db0b      	blt.n	80016d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016be:	79fb      	ldrb	r3, [r7, #7]
 80016c0:	f003 021f 	and.w	r2, r3, #31
 80016c4:	4907      	ldr	r1, [pc, #28]	@ (80016e4 <__NVIC_EnableIRQ+0x38>)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	095b      	lsrs	r3, r3, #5
 80016cc:	2001      	movs	r0, #1
 80016ce:	fa00 f202 	lsl.w	r2, r0, r2
 80016d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	e000e100 	.word	0xe000e100

080016e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016e8:	b480      	push	{r7}
 80016ea:	b083      	sub	sp, #12
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	6039      	str	r1, [r7, #0]
 80016f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	db0a      	blt.n	8001712 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	b2da      	uxtb	r2, r3
 8001700:	490c      	ldr	r1, [pc, #48]	@ (8001734 <__NVIC_SetPriority+0x4c>)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	0112      	lsls	r2, r2, #4
 8001708:	b2d2      	uxtb	r2, r2
 800170a:	440b      	add	r3, r1
 800170c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001710:	e00a      	b.n	8001728 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	b2da      	uxtb	r2, r3
 8001716:	4908      	ldr	r1, [pc, #32]	@ (8001738 <__NVIC_SetPriority+0x50>)
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	f003 030f 	and.w	r3, r3, #15
 800171e:	3b04      	subs	r3, #4
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	b2d2      	uxtb	r2, r2
 8001724:	440b      	add	r3, r1
 8001726:	761a      	strb	r2, [r3, #24]
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001732:	4770      	bx	lr
 8001734:	e000e100 	.word	0xe000e100
 8001738:	e000ed00 	.word	0xe000ed00

0800173c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800173c:	b480      	push	{r7}
 800173e:	b089      	sub	sp, #36	@ 0x24
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 0307 	and.w	r3, r3, #7
 800174e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	f1c3 0307 	rsb	r3, r3, #7
 8001756:	2b04      	cmp	r3, #4
 8001758:	bf28      	it	cs
 800175a:	2304      	movcs	r3, #4
 800175c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800175e:	69fb      	ldr	r3, [r7, #28]
 8001760:	3304      	adds	r3, #4
 8001762:	2b06      	cmp	r3, #6
 8001764:	d902      	bls.n	800176c <NVIC_EncodePriority+0x30>
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3b03      	subs	r3, #3
 800176a:	e000      	b.n	800176e <NVIC_EncodePriority+0x32>
 800176c:	2300      	movs	r3, #0
 800176e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001770:	f04f 32ff 	mov.w	r2, #4294967295
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	fa02 f303 	lsl.w	r3, r2, r3
 800177a:	43da      	mvns	r2, r3
 800177c:	68bb      	ldr	r3, [r7, #8]
 800177e:	401a      	ands	r2, r3
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001784:	f04f 31ff 	mov.w	r1, #4294967295
 8001788:	697b      	ldr	r3, [r7, #20]
 800178a:	fa01 f303 	lsl.w	r3, r1, r3
 800178e:	43d9      	mvns	r1, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001794:	4313      	orrs	r3, r2
         );
}
 8001796:	4618      	mov	r0, r3
 8001798:	3724      	adds	r7, #36	@ 0x24
 800179a:	46bd      	mov	sp, r7
 800179c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a0:	4770      	bx	lr
	...

080017a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3b01      	subs	r3, #1
 80017b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80017b4:	d301      	bcc.n	80017ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80017b6:	2301      	movs	r3, #1
 80017b8:	e00f      	b.n	80017da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017ba:	4a0a      	ldr	r2, [pc, #40]	@ (80017e4 <SysTick_Config+0x40>)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3b01      	subs	r3, #1
 80017c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80017c2:	210f      	movs	r1, #15
 80017c4:	f04f 30ff 	mov.w	r0, #4294967295
 80017c8:	f7ff ff8e 	bl	80016e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017cc:	4b05      	ldr	r3, [pc, #20]	@ (80017e4 <SysTick_Config+0x40>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017d2:	4b04      	ldr	r3, [pc, #16]	@ (80017e4 <SysTick_Config+0x40>)
 80017d4:	2207      	movs	r2, #7
 80017d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017d8:	2300      	movs	r3, #0
}
 80017da:	4618      	mov	r0, r3
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	e000e010 	.word	0xe000e010

080017e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80017f0:	6878      	ldr	r0, [r7, #4]
 80017f2:	f7ff ff29 	bl	8001648 <__NVIC_SetPriorityGrouping>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}

080017fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017fe:	b580      	push	{r7, lr}
 8001800:	b086      	sub	sp, #24
 8001802:	af00      	add	r7, sp, #0
 8001804:	4603      	mov	r3, r0
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800180c:	2300      	movs	r3, #0
 800180e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001810:	f7ff ff3e 	bl	8001690 <__NVIC_GetPriorityGrouping>
 8001814:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001816:	687a      	ldr	r2, [r7, #4]
 8001818:	68b9      	ldr	r1, [r7, #8]
 800181a:	6978      	ldr	r0, [r7, #20]
 800181c:	f7ff ff8e 	bl	800173c <NVIC_EncodePriority>
 8001820:	4602      	mov	r2, r0
 8001822:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001826:	4611      	mov	r1, r2
 8001828:	4618      	mov	r0, r3
 800182a:	f7ff ff5d 	bl	80016e8 <__NVIC_SetPriority>
}
 800182e:	bf00      	nop
 8001830:	3718      	adds	r7, #24
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}

08001836 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	b082      	sub	sp, #8
 800183a:	af00      	add	r7, sp, #0
 800183c:	4603      	mov	r3, r0
 800183e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001840:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001844:	4618      	mov	r0, r3
 8001846:	f7ff ff31 	bl	80016ac <__NVIC_EnableIRQ>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b082      	sub	sp, #8
 8001856:	af00      	add	r7, sp, #0
 8001858:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800185a:	6878      	ldr	r0, [r7, #4]
 800185c:	f7ff ffa2 	bl	80017a4 <SysTick_Config>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800186c:	b480      	push	{r7}
 800186e:	b089      	sub	sp, #36	@ 0x24
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800187a:	2300      	movs	r3, #0
 800187c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800187e:	2300      	movs	r3, #0
 8001880:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001882:	2300      	movs	r3, #0
 8001884:	61fb      	str	r3, [r7, #28]
 8001886:	e159      	b.n	8001b3c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001888:	2201      	movs	r2, #1
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	fa02 f303 	lsl.w	r3, r2, r3
 8001890:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	697a      	ldr	r2, [r7, #20]
 8001898:	4013      	ands	r3, r2
 800189a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	697b      	ldr	r3, [r7, #20]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	f040 8148 	bne.w	8001b36 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	685b      	ldr	r3, [r3, #4]
 80018aa:	f003 0303 	and.w	r3, r3, #3
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d005      	beq.n	80018be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d130      	bne.n	8001920 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	689b      	ldr	r3, [r3, #8]
 80018c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c4:	69fb      	ldr	r3, [r7, #28]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	2203      	movs	r2, #3
 80018ca:	fa02 f303 	lsl.w	r3, r2, r3
 80018ce:	43db      	mvns	r3, r3
 80018d0:	69ba      	ldr	r2, [r7, #24]
 80018d2:	4013      	ands	r3, r2
 80018d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	68da      	ldr	r2, [r3, #12]
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	005b      	lsls	r3, r3, #1
 80018de:	fa02 f303 	lsl.w	r3, r2, r3
 80018e2:	69ba      	ldr	r2, [r7, #24]
 80018e4:	4313      	orrs	r3, r2
 80018e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	69ba      	ldr	r2, [r7, #24]
 80018ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	685b      	ldr	r3, [r3, #4]
 80018f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f4:	2201      	movs	r2, #1
 80018f6:	69fb      	ldr	r3, [r7, #28]
 80018f8:	fa02 f303 	lsl.w	r3, r2, r3
 80018fc:	43db      	mvns	r3, r3
 80018fe:	69ba      	ldr	r2, [r7, #24]
 8001900:	4013      	ands	r3, r2
 8001902:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	091b      	lsrs	r3, r3, #4
 800190a:	f003 0201 	and.w	r2, r3, #1
 800190e:	69fb      	ldr	r3, [r7, #28]
 8001910:	fa02 f303 	lsl.w	r3, r2, r3
 8001914:	69ba      	ldr	r2, [r7, #24]
 8001916:	4313      	orrs	r3, r2
 8001918:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f003 0303 	and.w	r3, r3, #3
 8001928:	2b03      	cmp	r3, #3
 800192a:	d017      	beq.n	800195c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	68db      	ldr	r3, [r3, #12]
 8001930:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001932:	69fb      	ldr	r3, [r7, #28]
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	2203      	movs	r2, #3
 8001938:	fa02 f303 	lsl.w	r3, r2, r3
 800193c:	43db      	mvns	r3, r3
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	4013      	ands	r3, r2
 8001942:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001944:	683b      	ldr	r3, [r7, #0]
 8001946:	689a      	ldr	r2, [r3, #8]
 8001948:	69fb      	ldr	r3, [r7, #28]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	fa02 f303 	lsl.w	r3, r2, r3
 8001950:	69ba      	ldr	r2, [r7, #24]
 8001952:	4313      	orrs	r3, r2
 8001954:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	69ba      	ldr	r2, [r7, #24]
 800195a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f003 0303 	and.w	r3, r3, #3
 8001964:	2b02      	cmp	r3, #2
 8001966:	d123      	bne.n	80019b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	08da      	lsrs	r2, r3, #3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	3208      	adds	r2, #8
 8001970:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001974:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	f003 0307 	and.w	r3, r3, #7
 800197c:	009b      	lsls	r3, r3, #2
 800197e:	220f      	movs	r2, #15
 8001980:	fa02 f303 	lsl.w	r3, r2, r3
 8001984:	43db      	mvns	r3, r3
 8001986:	69ba      	ldr	r2, [r7, #24]
 8001988:	4013      	ands	r3, r2
 800198a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800198c:	683b      	ldr	r3, [r7, #0]
 800198e:	691a      	ldr	r2, [r3, #16]
 8001990:	69fb      	ldr	r3, [r7, #28]
 8001992:	f003 0307 	and.w	r3, r3, #7
 8001996:	009b      	lsls	r3, r3, #2
 8001998:	fa02 f303 	lsl.w	r3, r2, r3
 800199c:	69ba      	ldr	r2, [r7, #24]
 800199e:	4313      	orrs	r3, r2
 80019a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80019a2:	69fb      	ldr	r3, [r7, #28]
 80019a4:	08da      	lsrs	r2, r3, #3
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	3208      	adds	r2, #8
 80019aa:	69b9      	ldr	r1, [r7, #24]
 80019ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019b6:	69fb      	ldr	r3, [r7, #28]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	2203      	movs	r2, #3
 80019bc:	fa02 f303 	lsl.w	r3, r2, r3
 80019c0:	43db      	mvns	r3, r3
 80019c2:	69ba      	ldr	r2, [r7, #24]
 80019c4:	4013      	ands	r3, r2
 80019c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f003 0203 	and.w	r2, r3, #3
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	005b      	lsls	r3, r3, #1
 80019d4:	fa02 f303 	lsl.w	r3, r2, r3
 80019d8:	69ba      	ldr	r2, [r7, #24]
 80019da:	4313      	orrs	r3, r2
 80019dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	69ba      	ldr	r2, [r7, #24]
 80019e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	f000 80a2 	beq.w	8001b36 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	2300      	movs	r3, #0
 80019f4:	60fb      	str	r3, [r7, #12]
 80019f6:	4b57      	ldr	r3, [pc, #348]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019fa:	4a56      	ldr	r2, [pc, #344]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 80019fc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001a00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a02:	4b54      	ldr	r3, [pc, #336]	@ (8001b54 <HAL_GPIO_Init+0x2e8>)
 8001a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a0a:	60fb      	str	r3, [r7, #12]
 8001a0c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a0e:	4a52      	ldr	r2, [pc, #328]	@ (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	089b      	lsrs	r3, r3, #2
 8001a14:	3302      	adds	r3, #2
 8001a16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a1c:	69fb      	ldr	r3, [r7, #28]
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	009b      	lsls	r3, r3, #2
 8001a24:	220f      	movs	r2, #15
 8001a26:	fa02 f303 	lsl.w	r3, r2, r3
 8001a2a:	43db      	mvns	r3, r3
 8001a2c:	69ba      	ldr	r2, [r7, #24]
 8001a2e:	4013      	ands	r3, r2
 8001a30:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4a49      	ldr	r2, [pc, #292]	@ (8001b5c <HAL_GPIO_Init+0x2f0>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d019      	beq.n	8001a6e <HAL_GPIO_Init+0x202>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	4a48      	ldr	r2, [pc, #288]	@ (8001b60 <HAL_GPIO_Init+0x2f4>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d013      	beq.n	8001a6a <HAL_GPIO_Init+0x1fe>
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	4a47      	ldr	r2, [pc, #284]	@ (8001b64 <HAL_GPIO_Init+0x2f8>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d00d      	beq.n	8001a66 <HAL_GPIO_Init+0x1fa>
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4a46      	ldr	r2, [pc, #280]	@ (8001b68 <HAL_GPIO_Init+0x2fc>)
 8001a4e:	4293      	cmp	r3, r2
 8001a50:	d007      	beq.n	8001a62 <HAL_GPIO_Init+0x1f6>
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	4a45      	ldr	r2, [pc, #276]	@ (8001b6c <HAL_GPIO_Init+0x300>)
 8001a56:	4293      	cmp	r3, r2
 8001a58:	d101      	bne.n	8001a5e <HAL_GPIO_Init+0x1f2>
 8001a5a:	2304      	movs	r3, #4
 8001a5c:	e008      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a5e:	2307      	movs	r3, #7
 8001a60:	e006      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a62:	2303      	movs	r3, #3
 8001a64:	e004      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a66:	2302      	movs	r3, #2
 8001a68:	e002      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e000      	b.n	8001a70 <HAL_GPIO_Init+0x204>
 8001a6e:	2300      	movs	r3, #0
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	f002 0203 	and.w	r2, r2, #3
 8001a76:	0092      	lsls	r2, r2, #2
 8001a78:	4093      	lsls	r3, r2
 8001a7a:	69ba      	ldr	r2, [r7, #24]
 8001a7c:	4313      	orrs	r3, r2
 8001a7e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a80:	4935      	ldr	r1, [pc, #212]	@ (8001b58 <HAL_GPIO_Init+0x2ec>)
 8001a82:	69fb      	ldr	r3, [r7, #28]
 8001a84:	089b      	lsrs	r3, r3, #2
 8001a86:	3302      	adds	r3, #2
 8001a88:	69ba      	ldr	r2, [r7, #24]
 8001a8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001a8e:	4b38      	ldr	r3, [pc, #224]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	43db      	mvns	r3, r3
 8001a98:	69ba      	ldr	r2, [r7, #24]
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	685b      	ldr	r3, [r3, #4]
 8001aa2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d003      	beq.n	8001ab2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001aaa:	69ba      	ldr	r2, [r7, #24]
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ab2:	4a2f      	ldr	r2, [pc, #188]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ab8:	4b2d      	ldr	r3, [pc, #180]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001abe:	693b      	ldr	r3, [r7, #16]
 8001ac0:	43db      	mvns	r3, r3
 8001ac2:	69ba      	ldr	r2, [r7, #24]
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d003      	beq.n	8001adc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ad4:	69ba      	ldr	r2, [r7, #24]
 8001ad6:	693b      	ldr	r3, [r7, #16]
 8001ad8:	4313      	orrs	r3, r2
 8001ada:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001adc:	4a24      	ldr	r2, [pc, #144]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ae2:	4b23      	ldr	r3, [pc, #140]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001ae4:	685b      	ldr	r3, [r3, #4]
 8001ae6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	43db      	mvns	r3, r3
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	4013      	ands	r3, r2
 8001af0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d003      	beq.n	8001b06 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001afe:	69ba      	ldr	r2, [r7, #24]
 8001b00:	693b      	ldr	r3, [r7, #16]
 8001b02:	4313      	orrs	r3, r2
 8001b04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001b06:	4a1a      	ldr	r2, [pc, #104]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001b0c:	4b18      	ldr	r3, [pc, #96]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	43db      	mvns	r3, r3
 8001b16:	69ba      	ldr	r2, [r7, #24]
 8001b18:	4013      	ands	r3, r2
 8001b1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	685b      	ldr	r3, [r3, #4]
 8001b20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d003      	beq.n	8001b30 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b28:	69ba      	ldr	r2, [r7, #24]
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	4313      	orrs	r3, r2
 8001b2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001b30:	4a0f      	ldr	r2, [pc, #60]	@ (8001b70 <HAL_GPIO_Init+0x304>)
 8001b32:	69bb      	ldr	r3, [r7, #24]
 8001b34:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b36:	69fb      	ldr	r3, [r7, #28]
 8001b38:	3301      	adds	r3, #1
 8001b3a:	61fb      	str	r3, [r7, #28]
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	2b0f      	cmp	r3, #15
 8001b40:	f67f aea2 	bls.w	8001888 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	bf00      	nop
 8001b48:	3724      	adds	r7, #36	@ 0x24
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	40023800 	.word	0x40023800
 8001b58:	40013800 	.word	0x40013800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020400 	.word	0x40020400
 8001b64:	40020800 	.word	0x40020800
 8001b68:	40020c00 	.word	0x40020c00
 8001b6c:	40021000 	.word	0x40021000
 8001b70:	40013c00 	.word	0x40013c00

08001b74 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d101      	bne.n	8001b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001b82:	2301      	movs	r3, #1
 8001b84:	e267      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d075      	beq.n	8001c7e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001b92:	4b88      	ldr	r3, [pc, #544]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001b94:	689b      	ldr	r3, [r3, #8]
 8001b96:	f003 030c 	and.w	r3, r3, #12
 8001b9a:	2b04      	cmp	r3, #4
 8001b9c:	d00c      	beq.n	8001bb8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001b9e:	4b85      	ldr	r3, [pc, #532]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001ba0:	689b      	ldr	r3, [r3, #8]
 8001ba2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d112      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001baa:	4b82      	ldr	r3, [pc, #520]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001bac:	685b      	ldr	r3, [r3, #4]
 8001bae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bb2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001bb6:	d10b      	bne.n	8001bd0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001bb8:	4b7e      	ldr	r3, [pc, #504]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d05b      	beq.n	8001c7c <HAL_RCC_OscConfig+0x108>
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	685b      	ldr	r3, [r3, #4]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d157      	bne.n	8001c7c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001bcc:	2301      	movs	r3, #1
 8001bce:	e242      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001bd8:	d106      	bne.n	8001be8 <HAL_RCC_OscConfig+0x74>
 8001bda:	4b76      	ldr	r3, [pc, #472]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a75      	ldr	r2, [pc, #468]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001be0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001be4:	6013      	str	r3, [r2, #0]
 8001be6:	e01d      	b.n	8001c24 <HAL_RCC_OscConfig+0xb0>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001bf0:	d10c      	bne.n	8001c0c <HAL_RCC_OscConfig+0x98>
 8001bf2:	4b70      	ldr	r3, [pc, #448]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4a6f      	ldr	r2, [pc, #444]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001bf8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001bfc:	6013      	str	r3, [r2, #0]
 8001bfe:	4b6d      	ldr	r3, [pc, #436]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a6c      	ldr	r2, [pc, #432]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c04:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001c08:	6013      	str	r3, [r2, #0]
 8001c0a:	e00b      	b.n	8001c24 <HAL_RCC_OscConfig+0xb0>
 8001c0c:	4b69      	ldr	r3, [pc, #420]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a68      	ldr	r2, [pc, #416]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c12:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	4b66      	ldr	r3, [pc, #408]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	4a65      	ldr	r2, [pc, #404]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001c22:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	685b      	ldr	r3, [r3, #4]
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d013      	beq.n	8001c54 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c2c:	f7ff fcdc 	bl	80015e8 <HAL_GetTick>
 8001c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c32:	e008      	b.n	8001c46 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c34:	f7ff fcd8 	bl	80015e8 <HAL_GetTick>
 8001c38:	4602      	mov	r2, r0
 8001c3a:	693b      	ldr	r3, [r7, #16]
 8001c3c:	1ad3      	subs	r3, r2, r3
 8001c3e:	2b64      	cmp	r3, #100	@ 0x64
 8001c40:	d901      	bls.n	8001c46 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001c42:	2303      	movs	r3, #3
 8001c44:	e207      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c46:	4b5b      	ldr	r3, [pc, #364]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d0f0      	beq.n	8001c34 <HAL_RCC_OscConfig+0xc0>
 8001c52:	e014      	b.n	8001c7e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c54:	f7ff fcc8 	bl	80015e8 <HAL_GetTick>
 8001c58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c5a:	e008      	b.n	8001c6e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001c5c:	f7ff fcc4 	bl	80015e8 <HAL_GetTick>
 8001c60:	4602      	mov	r2, r0
 8001c62:	693b      	ldr	r3, [r7, #16]
 8001c64:	1ad3      	subs	r3, r2, r3
 8001c66:	2b64      	cmp	r3, #100	@ 0x64
 8001c68:	d901      	bls.n	8001c6e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001c6a:	2303      	movs	r3, #3
 8001c6c:	e1f3      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001c6e:	4b51      	ldr	r3, [pc, #324]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d1f0      	bne.n	8001c5c <HAL_RCC_OscConfig+0xe8>
 8001c7a:	e000      	b.n	8001c7e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c7c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	f003 0302 	and.w	r3, r3, #2
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d063      	beq.n	8001d52 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c8a:	4b4a      	ldr	r3, [pc, #296]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c8c:	689b      	ldr	r3, [r3, #8]
 8001c8e:	f003 030c 	and.w	r3, r3, #12
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d00b      	beq.n	8001cae <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c96:	4b47      	ldr	r3, [pc, #284]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001c98:	689b      	ldr	r3, [r3, #8]
 8001c9a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001c9e:	2b08      	cmp	r3, #8
 8001ca0:	d11c      	bne.n	8001cdc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ca2:	4b44      	ldr	r3, [pc, #272]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001ca4:	685b      	ldr	r3, [r3, #4]
 8001ca6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d116      	bne.n	8001cdc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cae:	4b41      	ldr	r3, [pc, #260]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f003 0302 	and.w	r3, r3, #2
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d005      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x152>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d001      	beq.n	8001cc6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e1c7      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001cc6:	4b3b      	ldr	r3, [pc, #236]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	00db      	lsls	r3, r3, #3
 8001cd4:	4937      	ldr	r1, [pc, #220]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cda:	e03a      	b.n	8001d52 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	68db      	ldr	r3, [r3, #12]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d020      	beq.n	8001d26 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ce4:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <HAL_RCC_OscConfig+0x244>)
 8001ce6:	2201      	movs	r2, #1
 8001ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cea:	f7ff fc7d 	bl	80015e8 <HAL_GetTick>
 8001cee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cf0:	e008      	b.n	8001d04 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001cf2:	f7ff fc79 	bl	80015e8 <HAL_GetTick>
 8001cf6:	4602      	mov	r2, r0
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	1ad3      	subs	r3, r2, r3
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d901      	bls.n	8001d04 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001d00:	2303      	movs	r3, #3
 8001d02:	e1a8      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d04:	4b2b      	ldr	r3, [pc, #172]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	f003 0302 	and.w	r3, r3, #2
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d0f0      	beq.n	8001cf2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001d10:	4b28      	ldr	r3, [pc, #160]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	691b      	ldr	r3, [r3, #16]
 8001d1c:	00db      	lsls	r3, r3, #3
 8001d1e:	4925      	ldr	r1, [pc, #148]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001d20:	4313      	orrs	r3, r2
 8001d22:	600b      	str	r3, [r1, #0]
 8001d24:	e015      	b.n	8001d52 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001d26:	4b24      	ldr	r3, [pc, #144]	@ (8001db8 <HAL_RCC_OscConfig+0x244>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d2c:	f7ff fc5c 	bl	80015e8 <HAL_GetTick>
 8001d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d32:	e008      	b.n	8001d46 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001d34:	f7ff fc58 	bl	80015e8 <HAL_GetTick>
 8001d38:	4602      	mov	r2, r0
 8001d3a:	693b      	ldr	r3, [r7, #16]
 8001d3c:	1ad3      	subs	r3, r2, r3
 8001d3e:	2b02      	cmp	r3, #2
 8001d40:	d901      	bls.n	8001d46 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e187      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d46:	4b1b      	ldr	r3, [pc, #108]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f003 0302 	and.w	r3, r3, #2
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d1f0      	bne.n	8001d34 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	f003 0308 	and.w	r3, r3, #8
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d036      	beq.n	8001dcc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	695b      	ldr	r3, [r3, #20]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d016      	beq.n	8001d94 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001d66:	4b15      	ldr	r3, [pc, #84]	@ (8001dbc <HAL_RCC_OscConfig+0x248>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d6c:	f7ff fc3c 	bl	80015e8 <HAL_GetTick>
 8001d70:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d72:	e008      	b.n	8001d86 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001d74:	f7ff fc38 	bl	80015e8 <HAL_GetTick>
 8001d78:	4602      	mov	r2, r0
 8001d7a:	693b      	ldr	r3, [r7, #16]
 8001d7c:	1ad3      	subs	r3, r2, r3
 8001d7e:	2b02      	cmp	r3, #2
 8001d80:	d901      	bls.n	8001d86 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001d82:	2303      	movs	r3, #3
 8001d84:	e167      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001d86:	4b0b      	ldr	r3, [pc, #44]	@ (8001db4 <HAL_RCC_OscConfig+0x240>)
 8001d88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001d8a:	f003 0302 	and.w	r3, r3, #2
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d0f0      	beq.n	8001d74 <HAL_RCC_OscConfig+0x200>
 8001d92:	e01b      	b.n	8001dcc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001d94:	4b09      	ldr	r3, [pc, #36]	@ (8001dbc <HAL_RCC_OscConfig+0x248>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001d9a:	f7ff fc25 	bl	80015e8 <HAL_GetTick>
 8001d9e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001da0:	e00e      	b.n	8001dc0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001da2:	f7ff fc21 	bl	80015e8 <HAL_GetTick>
 8001da6:	4602      	mov	r2, r0
 8001da8:	693b      	ldr	r3, [r7, #16]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	2b02      	cmp	r3, #2
 8001dae:	d907      	bls.n	8001dc0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001db0:	2303      	movs	r3, #3
 8001db2:	e150      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
 8001db4:	40023800 	.word	0x40023800
 8001db8:	42470000 	.word	0x42470000
 8001dbc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001dc0:	4b88      	ldr	r3, [pc, #544]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001dc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001dc4:	f003 0302 	and.w	r3, r3, #2
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d1ea      	bne.n	8001da2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f003 0304 	and.w	r3, r3, #4
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 8097 	beq.w	8001f08 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001dde:	4b81      	ldr	r3, [pc, #516]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001de0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001de2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10f      	bne.n	8001e0a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	60bb      	str	r3, [r7, #8]
 8001dee:	4b7d      	ldr	r3, [pc, #500]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001df2:	4a7c      	ldr	r2, [pc, #496]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001df4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001df8:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dfa:	4b7a      	ldr	r3, [pc, #488]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	60bb      	str	r3, [r7, #8]
 8001e04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001e06:	2301      	movs	r3, #1
 8001e08:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e0a:	4b77      	ldr	r3, [pc, #476]	@ (8001fe8 <HAL_RCC_OscConfig+0x474>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d118      	bne.n	8001e48 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001e16:	4b74      	ldr	r3, [pc, #464]	@ (8001fe8 <HAL_RCC_OscConfig+0x474>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a73      	ldr	r2, [pc, #460]	@ (8001fe8 <HAL_RCC_OscConfig+0x474>)
 8001e1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e20:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001e22:	f7ff fbe1 	bl	80015e8 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e2a:	f7ff fbdd 	bl	80015e8 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e10c      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001e3c:	4b6a      	ldr	r3, [pc, #424]	@ (8001fe8 <HAL_RCC_OscConfig+0x474>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	689b      	ldr	r3, [r3, #8]
 8001e4c:	2b01      	cmp	r3, #1
 8001e4e:	d106      	bne.n	8001e5e <HAL_RCC_OscConfig+0x2ea>
 8001e50:	4b64      	ldr	r3, [pc, #400]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e54:	4a63      	ldr	r2, [pc, #396]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e56:	f043 0301 	orr.w	r3, r3, #1
 8001e5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e5c:	e01c      	b.n	8001e98 <HAL_RCC_OscConfig+0x324>
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	2b05      	cmp	r3, #5
 8001e64:	d10c      	bne.n	8001e80 <HAL_RCC_OscConfig+0x30c>
 8001e66:	4b5f      	ldr	r3, [pc, #380]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e6a:	4a5e      	ldr	r2, [pc, #376]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e72:	4b5c      	ldr	r3, [pc, #368]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e76:	4a5b      	ldr	r2, [pc, #364]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e7e:	e00b      	b.n	8001e98 <HAL_RCC_OscConfig+0x324>
 8001e80:	4b58      	ldr	r3, [pc, #352]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e84:	4a57      	ldr	r2, [pc, #348]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e86:	f023 0301 	bic.w	r3, r3, #1
 8001e8a:	6713      	str	r3, [r2, #112]	@ 0x70
 8001e8c:	4b55      	ldr	r3, [pc, #340]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e90:	4a54      	ldr	r2, [pc, #336]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001e92:	f023 0304 	bic.w	r3, r3, #4
 8001e96:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	689b      	ldr	r3, [r3, #8]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d015      	beq.n	8001ecc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ea0:	f7ff fba2 	bl	80015e8 <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ea6:	e00a      	b.n	8001ebe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ea8:	f7ff fb9e 	bl	80015e8 <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d901      	bls.n	8001ebe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001eba:	2303      	movs	r3, #3
 8001ebc:	e0cb      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ebe:	4b49      	ldr	r3, [pc, #292]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001ec0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d0ee      	beq.n	8001ea8 <HAL_RCC_OscConfig+0x334>
 8001eca:	e014      	b.n	8001ef6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ecc:	f7ff fb8c 	bl	80015e8 <HAL_GetTick>
 8001ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ed2:	e00a      	b.n	8001eea <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001ed4:	f7ff fb88 	bl	80015e8 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	693b      	ldr	r3, [r7, #16]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d901      	bls.n	8001eea <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001ee6:	2303      	movs	r3, #3
 8001ee8:	e0b5      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001eea:	4b3e      	ldr	r3, [pc, #248]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001eec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eee:	f003 0302 	and.w	r3, r3, #2
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d1ee      	bne.n	8001ed4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001ef6:	7dfb      	ldrb	r3, [r7, #23]
 8001ef8:	2b01      	cmp	r3, #1
 8001efa:	d105      	bne.n	8001f08 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001efc:	4b39      	ldr	r3, [pc, #228]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f00:	4a38      	ldr	r2, [pc, #224]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001f02:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001f06:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	699b      	ldr	r3, [r3, #24]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	f000 80a1 	beq.w	8002054 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001f12:	4b34      	ldr	r3, [pc, #208]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001f14:	689b      	ldr	r3, [r3, #8]
 8001f16:	f003 030c 	and.w	r3, r3, #12
 8001f1a:	2b08      	cmp	r3, #8
 8001f1c:	d05c      	beq.n	8001fd8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	699b      	ldr	r3, [r3, #24]
 8001f22:	2b02      	cmp	r3, #2
 8001f24:	d141      	bne.n	8001faa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001f26:	4b31      	ldr	r3, [pc, #196]	@ (8001fec <HAL_RCC_OscConfig+0x478>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2c:	f7ff fb5c 	bl	80015e8 <HAL_GetTick>
 8001f30:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f32:	e008      	b.n	8001f46 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f34:	f7ff fb58 	bl	80015e8 <HAL_GetTick>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	1ad3      	subs	r3, r2, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d901      	bls.n	8001f46 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001f42:	2303      	movs	r3, #3
 8001f44:	e087      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001f46:	4b27      	ldr	r3, [pc, #156]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d1f0      	bne.n	8001f34 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	69da      	ldr	r2, [r3, #28]
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6a1b      	ldr	r3, [r3, #32]
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f60:	019b      	lsls	r3, r3, #6
 8001f62:	431a      	orrs	r2, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f68:	085b      	lsrs	r3, r3, #1
 8001f6a:	3b01      	subs	r3, #1
 8001f6c:	041b      	lsls	r3, r3, #16
 8001f6e:	431a      	orrs	r2, r3
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f74:	061b      	lsls	r3, r3, #24
 8001f76:	491b      	ldr	r1, [pc, #108]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001fec <HAL_RCC_OscConfig+0x478>)
 8001f7e:	2201      	movs	r2, #1
 8001f80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f82:	f7ff fb31 	bl	80015e8 <HAL_GetTick>
 8001f86:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f88:	e008      	b.n	8001f9c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f8a:	f7ff fb2d 	bl	80015e8 <HAL_GetTick>
 8001f8e:	4602      	mov	r2, r0
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	1ad3      	subs	r3, r2, r3
 8001f94:	2b02      	cmp	r3, #2
 8001f96:	d901      	bls.n	8001f9c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	e05c      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f9c:	4b11      	ldr	r3, [pc, #68]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d0f0      	beq.n	8001f8a <HAL_RCC_OscConfig+0x416>
 8001fa8:	e054      	b.n	8002054 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001faa:	4b10      	ldr	r3, [pc, #64]	@ (8001fec <HAL_RCC_OscConfig+0x478>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb0:	f7ff fb1a 	bl	80015e8 <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fb8:	f7ff fb16 	bl	80015e8 <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e045      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001fca:	4b06      	ldr	r3, [pc, #24]	@ (8001fe4 <HAL_RCC_OscConfig+0x470>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d1f0      	bne.n	8001fb8 <HAL_RCC_OscConfig+0x444>
 8001fd6:	e03d      	b.n	8002054 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	699b      	ldr	r3, [r3, #24]
 8001fdc:	2b01      	cmp	r3, #1
 8001fde:	d107      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	e038      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	40007000 	.word	0x40007000
 8001fec:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ff0:	4b1b      	ldr	r3, [pc, #108]	@ (8002060 <HAL_RCC_OscConfig+0x4ec>)
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	699b      	ldr	r3, [r3, #24]
 8001ffa:	2b01      	cmp	r3, #1
 8001ffc:	d028      	beq.n	8002050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002008:	429a      	cmp	r2, r3
 800200a:	d121      	bne.n	8002050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002016:	429a      	cmp	r2, r3
 8002018:	d11a      	bne.n	8002050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800201a:	68fa      	ldr	r2, [r7, #12]
 800201c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002020:	4013      	ands	r3, r2
 8002022:	687a      	ldr	r2, [r7, #4]
 8002024:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002026:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002028:	4293      	cmp	r3, r2
 800202a:	d111      	bne.n	8002050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002036:	085b      	lsrs	r3, r3, #1
 8002038:	3b01      	subs	r3, #1
 800203a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800203c:	429a      	cmp	r2, r3
 800203e:	d107      	bne.n	8002050 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800204a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800204c:	429a      	cmp	r2, r3
 800204e:	d001      	beq.n	8002054 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002050:	2301      	movs	r3, #1
 8002052:	e000      	b.n	8002056 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3718      	adds	r7, #24
 800205a:	46bd      	mov	sp, r7
 800205c:	bd80      	pop	{r7, pc}
 800205e:	bf00      	nop
 8002060:	40023800 	.word	0x40023800

08002064 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	2b00      	cmp	r3, #0
 8002072:	d101      	bne.n	8002078 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002074:	2301      	movs	r3, #1
 8002076:	e0cc      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002078:	4b68      	ldr	r3, [pc, #416]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f003 0307 	and.w	r3, r3, #7
 8002080:	683a      	ldr	r2, [r7, #0]
 8002082:	429a      	cmp	r2, r3
 8002084:	d90c      	bls.n	80020a0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002086:	4b65      	ldr	r3, [pc, #404]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 8002088:	683a      	ldr	r2, [r7, #0]
 800208a:	b2d2      	uxtb	r2, r2
 800208c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800208e:	4b63      	ldr	r3, [pc, #396]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	683a      	ldr	r2, [r7, #0]
 8002098:	429a      	cmp	r2, r3
 800209a:	d001      	beq.n	80020a0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e0b8      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0302 	and.w	r3, r3, #2
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d020      	beq.n	80020ee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f003 0304 	and.w	r3, r3, #4
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80020b8:	4b59      	ldr	r3, [pc, #356]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	4a58      	ldr	r2, [pc, #352]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020be:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80020c2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f003 0308 	and.w	r3, r3, #8
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d005      	beq.n	80020dc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80020d0:	4b53      	ldr	r3, [pc, #332]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020d2:	689b      	ldr	r3, [r3, #8]
 80020d4:	4a52      	ldr	r2, [pc, #328]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020d6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80020da:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80020dc:	4b50      	ldr	r3, [pc, #320]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020de:	689b      	ldr	r3, [r3, #8]
 80020e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	494d      	ldr	r1, [pc, #308]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80020ea:	4313      	orrs	r3, r2
 80020ec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f003 0301 	and.w	r3, r3, #1
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d044      	beq.n	8002184 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002102:	4b47      	ldr	r3, [pc, #284]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210a:	2b00      	cmp	r3, #0
 800210c:	d119      	bne.n	8002142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e07f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	685b      	ldr	r3, [r3, #4]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d003      	beq.n	8002122 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800211e:	2b03      	cmp	r3, #3
 8002120:	d107      	bne.n	8002132 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002122:	4b3f      	ldr	r3, [pc, #252]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d109      	bne.n	8002142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
 8002130:	e06f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002132:	4b3b      	ldr	r3, [pc, #236]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e067      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002142:	4b37      	ldr	r3, [pc, #220]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002144:	689b      	ldr	r3, [r3, #8]
 8002146:	f023 0203 	bic.w	r2, r3, #3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	4934      	ldr	r1, [pc, #208]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002150:	4313      	orrs	r3, r2
 8002152:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002154:	f7ff fa48 	bl	80015e8 <HAL_GetTick>
 8002158:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800215a:	e00a      	b.n	8002172 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800215c:	f7ff fa44 	bl	80015e8 <HAL_GetTick>
 8002160:	4602      	mov	r2, r0
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	1ad3      	subs	r3, r2, r3
 8002166:	f241 3288 	movw	r2, #5000	@ 0x1388
 800216a:	4293      	cmp	r3, r2
 800216c:	d901      	bls.n	8002172 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800216e:	2303      	movs	r3, #3
 8002170:	e04f      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002172:	4b2b      	ldr	r3, [pc, #172]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 8002174:	689b      	ldr	r3, [r3, #8]
 8002176:	f003 020c 	and.w	r2, r3, #12
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	009b      	lsls	r3, r3, #2
 8002180:	429a      	cmp	r2, r3
 8002182:	d1eb      	bne.n	800215c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002184:	4b25      	ldr	r3, [pc, #148]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	683a      	ldr	r2, [r7, #0]
 800218e:	429a      	cmp	r2, r3
 8002190:	d20c      	bcs.n	80021ac <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002192:	4b22      	ldr	r3, [pc, #136]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 8002194:	683a      	ldr	r2, [r7, #0]
 8002196:	b2d2      	uxtb	r2, r2
 8002198:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800219a:	4b20      	ldr	r3, [pc, #128]	@ (800221c <HAL_RCC_ClockConfig+0x1b8>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	f003 0307 	and.w	r3, r3, #7
 80021a2:	683a      	ldr	r2, [r7, #0]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d001      	beq.n	80021ac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80021a8:	2301      	movs	r3, #1
 80021aa:	e032      	b.n	8002212 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f003 0304 	and.w	r3, r3, #4
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d008      	beq.n	80021ca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80021b8:	4b19      	ldr	r3, [pc, #100]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	68db      	ldr	r3, [r3, #12]
 80021c4:	4916      	ldr	r1, [pc, #88]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80021c6:	4313      	orrs	r3, r2
 80021c8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f003 0308 	and.w	r3, r3, #8
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d009      	beq.n	80021ea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80021d8:	689b      	ldr	r3, [r3, #8]
 80021da:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	490e      	ldr	r1, [pc, #56]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80021e6:	4313      	orrs	r3, r2
 80021e8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80021ea:	f000 f821 	bl	8002230 <HAL_RCC_GetSysClockFreq>
 80021ee:	4602      	mov	r2, r0
 80021f0:	4b0b      	ldr	r3, [pc, #44]	@ (8002220 <HAL_RCC_ClockConfig+0x1bc>)
 80021f2:	689b      	ldr	r3, [r3, #8]
 80021f4:	091b      	lsrs	r3, r3, #4
 80021f6:	f003 030f 	and.w	r3, r3, #15
 80021fa:	490a      	ldr	r1, [pc, #40]	@ (8002224 <HAL_RCC_ClockConfig+0x1c0>)
 80021fc:	5ccb      	ldrb	r3, [r1, r3]
 80021fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002202:	4a09      	ldr	r2, [pc, #36]	@ (8002228 <HAL_RCC_ClockConfig+0x1c4>)
 8002204:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002206:	4b09      	ldr	r3, [pc, #36]	@ (800222c <HAL_RCC_ClockConfig+0x1c8>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	4618      	mov	r0, r3
 800220c:	f7ff f9a8 	bl	8001560 <HAL_InitTick>

  return HAL_OK;
 8002210:	2300      	movs	r3, #0
}
 8002212:	4618      	mov	r0, r3
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023c00 	.word	0x40023c00
 8002220:	40023800 	.word	0x40023800
 8002224:	080061f8 	.word	0x080061f8
 8002228:	20000000 	.word	0x20000000
 800222c:	20000004 	.word	0x20000004

08002230 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002230:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002234:	b094      	sub	sp, #80	@ 0x50
 8002236:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002238:	2300      	movs	r3, #0
 800223a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800223c:	2300      	movs	r3, #0
 800223e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002240:	2300      	movs	r3, #0
 8002242:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002248:	4b79      	ldr	r3, [pc, #484]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 800224a:	689b      	ldr	r3, [r3, #8]
 800224c:	f003 030c 	and.w	r3, r3, #12
 8002250:	2b08      	cmp	r3, #8
 8002252:	d00d      	beq.n	8002270 <HAL_RCC_GetSysClockFreq+0x40>
 8002254:	2b08      	cmp	r3, #8
 8002256:	f200 80e1 	bhi.w	800241c <HAL_RCC_GetSysClockFreq+0x1ec>
 800225a:	2b00      	cmp	r3, #0
 800225c:	d002      	beq.n	8002264 <HAL_RCC_GetSysClockFreq+0x34>
 800225e:	2b04      	cmp	r3, #4
 8002260:	d003      	beq.n	800226a <HAL_RCC_GetSysClockFreq+0x3a>
 8002262:	e0db      	b.n	800241c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002264:	4b73      	ldr	r3, [pc, #460]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x204>)
 8002266:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002268:	e0db      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800226a:	4b73      	ldr	r3, [pc, #460]	@ (8002438 <HAL_RCC_GetSysClockFreq+0x208>)
 800226c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800226e:	e0d8      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002270:	4b6f      	ldr	r3, [pc, #444]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 8002272:	685b      	ldr	r3, [r3, #4]
 8002274:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002278:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800227a:	4b6d      	ldr	r3, [pc, #436]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 800227c:	685b      	ldr	r3, [r3, #4]
 800227e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002282:	2b00      	cmp	r3, #0
 8002284:	d063      	beq.n	800234e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002286:	4b6a      	ldr	r3, [pc, #424]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	099b      	lsrs	r3, r3, #6
 800228c:	2200      	movs	r2, #0
 800228e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002290:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002292:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002294:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002298:	633b      	str	r3, [r7, #48]	@ 0x30
 800229a:	2300      	movs	r3, #0
 800229c:	637b      	str	r3, [r7, #52]	@ 0x34
 800229e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80022a2:	4622      	mov	r2, r4
 80022a4:	462b      	mov	r3, r5
 80022a6:	f04f 0000 	mov.w	r0, #0
 80022aa:	f04f 0100 	mov.w	r1, #0
 80022ae:	0159      	lsls	r1, r3, #5
 80022b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80022b4:	0150      	lsls	r0, r2, #5
 80022b6:	4602      	mov	r2, r0
 80022b8:	460b      	mov	r3, r1
 80022ba:	4621      	mov	r1, r4
 80022bc:	1a51      	subs	r1, r2, r1
 80022be:	6139      	str	r1, [r7, #16]
 80022c0:	4629      	mov	r1, r5
 80022c2:	eb63 0301 	sbc.w	r3, r3, r1
 80022c6:	617b      	str	r3, [r7, #20]
 80022c8:	f04f 0200 	mov.w	r2, #0
 80022cc:	f04f 0300 	mov.w	r3, #0
 80022d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80022d4:	4659      	mov	r1, fp
 80022d6:	018b      	lsls	r3, r1, #6
 80022d8:	4651      	mov	r1, sl
 80022da:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80022de:	4651      	mov	r1, sl
 80022e0:	018a      	lsls	r2, r1, #6
 80022e2:	4651      	mov	r1, sl
 80022e4:	ebb2 0801 	subs.w	r8, r2, r1
 80022e8:	4659      	mov	r1, fp
 80022ea:	eb63 0901 	sbc.w	r9, r3, r1
 80022ee:	f04f 0200 	mov.w	r2, #0
 80022f2:	f04f 0300 	mov.w	r3, #0
 80022f6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80022fa:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80022fe:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002302:	4690      	mov	r8, r2
 8002304:	4699      	mov	r9, r3
 8002306:	4623      	mov	r3, r4
 8002308:	eb18 0303 	adds.w	r3, r8, r3
 800230c:	60bb      	str	r3, [r7, #8]
 800230e:	462b      	mov	r3, r5
 8002310:	eb49 0303 	adc.w	r3, r9, r3
 8002314:	60fb      	str	r3, [r7, #12]
 8002316:	f04f 0200 	mov.w	r2, #0
 800231a:	f04f 0300 	mov.w	r3, #0
 800231e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002322:	4629      	mov	r1, r5
 8002324:	024b      	lsls	r3, r1, #9
 8002326:	4621      	mov	r1, r4
 8002328:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800232c:	4621      	mov	r1, r4
 800232e:	024a      	lsls	r2, r1, #9
 8002330:	4610      	mov	r0, r2
 8002332:	4619      	mov	r1, r3
 8002334:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002336:	2200      	movs	r2, #0
 8002338:	62bb      	str	r3, [r7, #40]	@ 0x28
 800233a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800233c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002340:	f7fe fc3a 	bl	8000bb8 <__aeabi_uldivmod>
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	4613      	mov	r3, r2
 800234a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800234c:	e058      	b.n	8002400 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800234e:	4b38      	ldr	r3, [pc, #224]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	099b      	lsrs	r3, r3, #6
 8002354:	2200      	movs	r2, #0
 8002356:	4618      	mov	r0, r3
 8002358:	4611      	mov	r1, r2
 800235a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800235e:	623b      	str	r3, [r7, #32]
 8002360:	2300      	movs	r3, #0
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
 8002364:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002368:	4642      	mov	r2, r8
 800236a:	464b      	mov	r3, r9
 800236c:	f04f 0000 	mov.w	r0, #0
 8002370:	f04f 0100 	mov.w	r1, #0
 8002374:	0159      	lsls	r1, r3, #5
 8002376:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800237a:	0150      	lsls	r0, r2, #5
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4641      	mov	r1, r8
 8002382:	ebb2 0a01 	subs.w	sl, r2, r1
 8002386:	4649      	mov	r1, r9
 8002388:	eb63 0b01 	sbc.w	fp, r3, r1
 800238c:	f04f 0200 	mov.w	r2, #0
 8002390:	f04f 0300 	mov.w	r3, #0
 8002394:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002398:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800239c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80023a0:	ebb2 040a 	subs.w	r4, r2, sl
 80023a4:	eb63 050b 	sbc.w	r5, r3, fp
 80023a8:	f04f 0200 	mov.w	r2, #0
 80023ac:	f04f 0300 	mov.w	r3, #0
 80023b0:	00eb      	lsls	r3, r5, #3
 80023b2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80023b6:	00e2      	lsls	r2, r4, #3
 80023b8:	4614      	mov	r4, r2
 80023ba:	461d      	mov	r5, r3
 80023bc:	4643      	mov	r3, r8
 80023be:	18e3      	adds	r3, r4, r3
 80023c0:	603b      	str	r3, [r7, #0]
 80023c2:	464b      	mov	r3, r9
 80023c4:	eb45 0303 	adc.w	r3, r5, r3
 80023c8:	607b      	str	r3, [r7, #4]
 80023ca:	f04f 0200 	mov.w	r2, #0
 80023ce:	f04f 0300 	mov.w	r3, #0
 80023d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80023d6:	4629      	mov	r1, r5
 80023d8:	028b      	lsls	r3, r1, #10
 80023da:	4621      	mov	r1, r4
 80023dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80023e0:	4621      	mov	r1, r4
 80023e2:	028a      	lsls	r2, r1, #10
 80023e4:	4610      	mov	r0, r2
 80023e6:	4619      	mov	r1, r3
 80023e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80023ea:	2200      	movs	r2, #0
 80023ec:	61bb      	str	r3, [r7, #24]
 80023ee:	61fa      	str	r2, [r7, #28]
 80023f0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80023f4:	f7fe fbe0 	bl	8000bb8 <__aeabi_uldivmod>
 80023f8:	4602      	mov	r2, r0
 80023fa:	460b      	mov	r3, r1
 80023fc:	4613      	mov	r3, r2
 80023fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002400:	4b0b      	ldr	r3, [pc, #44]	@ (8002430 <HAL_RCC_GetSysClockFreq+0x200>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	0c1b      	lsrs	r3, r3, #16
 8002406:	f003 0303 	and.w	r3, r3, #3
 800240a:	3301      	adds	r3, #1
 800240c:	005b      	lsls	r3, r3, #1
 800240e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002410:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002412:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800241a:	e002      	b.n	8002422 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800241c:	4b05      	ldr	r3, [pc, #20]	@ (8002434 <HAL_RCC_GetSysClockFreq+0x204>)
 800241e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002420:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002422:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002424:	4618      	mov	r0, r3
 8002426:	3750      	adds	r7, #80	@ 0x50
 8002428:	46bd      	mov	sp, r7
 800242a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800242e:	bf00      	nop
 8002430:	40023800 	.word	0x40023800
 8002434:	00f42400 	.word	0x00f42400
 8002438:	007a1200 	.word	0x007a1200

0800243c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002440:	4b03      	ldr	r3, [pc, #12]	@ (8002450 <HAL_RCC_GetHCLKFreq+0x14>)
 8002442:	681b      	ldr	r3, [r3, #0]
}
 8002444:	4618      	mov	r0, r3
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000000 	.word	0x20000000

08002454 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002458:	f7ff fff0 	bl	800243c <HAL_RCC_GetHCLKFreq>
 800245c:	4602      	mov	r2, r0
 800245e:	4b05      	ldr	r3, [pc, #20]	@ (8002474 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	0a9b      	lsrs	r3, r3, #10
 8002464:	f003 0307 	and.w	r3, r3, #7
 8002468:	4903      	ldr	r1, [pc, #12]	@ (8002478 <HAL_RCC_GetPCLK1Freq+0x24>)
 800246a:	5ccb      	ldrb	r3, [r1, r3]
 800246c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002470:	4618      	mov	r0, r3
 8002472:	bd80      	pop	{r7, pc}
 8002474:	40023800 	.word	0x40023800
 8002478:	08006208 	.word	0x08006208

0800247c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002480:	f7ff ffdc 	bl	800243c <HAL_RCC_GetHCLKFreq>
 8002484:	4602      	mov	r2, r0
 8002486:	4b05      	ldr	r3, [pc, #20]	@ (800249c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	0b5b      	lsrs	r3, r3, #13
 800248c:	f003 0307 	and.w	r3, r3, #7
 8002490:	4903      	ldr	r1, [pc, #12]	@ (80024a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002492:	5ccb      	ldrb	r3, [r1, r3]
 8002494:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002498:	4618      	mov	r0, r3
 800249a:	bd80      	pop	{r7, pc}
 800249c:	40023800 	.word	0x40023800
 80024a0:	08006208 	.word	0x08006208

080024a4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b082      	sub	sp, #8
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d101      	bne.n	80024b6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80024b2:	2301      	movs	r3, #1
 80024b4:	e041      	b.n	800253a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d106      	bne.n	80024d0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	2200      	movs	r2, #0
 80024c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024ca:	6878      	ldr	r0, [r7, #4]
 80024cc:	f7fe fe7c 	bl	80011c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2202      	movs	r2, #2
 80024d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681a      	ldr	r2, [r3, #0]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	3304      	adds	r3, #4
 80024e0:	4619      	mov	r1, r3
 80024e2:	4610      	mov	r0, r2
 80024e4:	f000 fbe2 	bl	8002cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	2201      	movs	r2, #1
 80024f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	2201      	movs	r2, #1
 80024fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	2201      	movs	r2, #1
 8002504:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	2201      	movs	r2, #1
 800250c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2201      	movs	r2, #1
 8002514:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2201      	movs	r2, #1
 800251c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2201      	movs	r2, #1
 800252c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2201      	movs	r2, #1
 8002534:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002538:	2300      	movs	r3, #0
}
 800253a:	4618      	mov	r0, r3
 800253c:	3708      	adds	r7, #8
 800253e:	46bd      	mov	sp, r7
 8002540:	bd80      	pop	{r7, pc}

08002542 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002542:	b580      	push	{r7, lr}
 8002544:	b082      	sub	sp, #8
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d101      	bne.n	8002554 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	e041      	b.n	80025d8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800255a:	b2db      	uxtb	r3, r3
 800255c:	2b00      	cmp	r3, #0
 800255e:	d106      	bne.n	800256e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2200      	movs	r2, #0
 8002564:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f000 f839 	bl	80025e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2202      	movs	r2, #2
 8002572:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	3304      	adds	r3, #4
 800257e:	4619      	mov	r1, r3
 8002580:	4610      	mov	r0, r2
 8002582:	f000 fb93 	bl	8002cac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	2201      	movs	r2, #1
 800258a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2201      	movs	r2, #1
 8002592:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2201      	movs	r2, #1
 80025aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	2201      	movs	r2, #1
 80025b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	2201      	movs	r2, #1
 80025ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2201      	movs	r2, #1
 80025c2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	2201      	movs	r2, #1
 80025ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2201      	movs	r2, #1
 80025d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80025d6:	2300      	movs	r3, #0
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3708      	adds	r7, #8
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd80      	pop	{r7, pc}

080025e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80025e0:	b480      	push	{r7}
 80025e2:	b083      	sub	sp, #12
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80025e8:	bf00      	nop
 80025ea:	370c      	adds	r7, #12
 80025ec:	46bd      	mov	sp, r7
 80025ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f2:	4770      	bx	lr

080025f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	b084      	sub	sp, #16
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80025fe:	683b      	ldr	r3, [r7, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d109      	bne.n	8002618 <HAL_TIM_PWM_Start+0x24>
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800260a:	b2db      	uxtb	r3, r3
 800260c:	2b01      	cmp	r3, #1
 800260e:	bf14      	ite	ne
 8002610:	2301      	movne	r3, #1
 8002612:	2300      	moveq	r3, #0
 8002614:	b2db      	uxtb	r3, r3
 8002616:	e022      	b.n	800265e <HAL_TIM_PWM_Start+0x6a>
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	2b04      	cmp	r3, #4
 800261c:	d109      	bne.n	8002632 <HAL_TIM_PWM_Start+0x3e>
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002624:	b2db      	uxtb	r3, r3
 8002626:	2b01      	cmp	r3, #1
 8002628:	bf14      	ite	ne
 800262a:	2301      	movne	r3, #1
 800262c:	2300      	moveq	r3, #0
 800262e:	b2db      	uxtb	r3, r3
 8002630:	e015      	b.n	800265e <HAL_TIM_PWM_Start+0x6a>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	2b08      	cmp	r3, #8
 8002636:	d109      	bne.n	800264c <HAL_TIM_PWM_Start+0x58>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b01      	cmp	r3, #1
 8002642:	bf14      	ite	ne
 8002644:	2301      	movne	r3, #1
 8002646:	2300      	moveq	r3, #0
 8002648:	b2db      	uxtb	r3, r3
 800264a:	e008      	b.n	800265e <HAL_TIM_PWM_Start+0x6a>
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002652:	b2db      	uxtb	r3, r3
 8002654:	2b01      	cmp	r3, #1
 8002656:	bf14      	ite	ne
 8002658:	2301      	movne	r3, #1
 800265a:	2300      	moveq	r3, #0
 800265c:	b2db      	uxtb	r3, r3
 800265e:	2b00      	cmp	r3, #0
 8002660:	d001      	beq.n	8002666 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e068      	b.n	8002738 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d104      	bne.n	8002676 <HAL_TIM_PWM_Start+0x82>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	2202      	movs	r2, #2
 8002670:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002674:	e013      	b.n	800269e <HAL_TIM_PWM_Start+0xaa>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	2b04      	cmp	r3, #4
 800267a:	d104      	bne.n	8002686 <HAL_TIM_PWM_Start+0x92>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002684:	e00b      	b.n	800269e <HAL_TIM_PWM_Start+0xaa>
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	2b08      	cmp	r3, #8
 800268a:	d104      	bne.n	8002696 <HAL_TIM_PWM_Start+0xa2>
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2202      	movs	r2, #2
 8002690:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002694:	e003      	b.n	800269e <HAL_TIM_PWM_Start+0xaa>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2202      	movs	r2, #2
 800269a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	6839      	ldr	r1, [r7, #0]
 80026a6:	4618      	mov	r0, r3
 80026a8:	f000 fdac 	bl	8003204 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a23      	ldr	r2, [pc, #140]	@ (8002740 <HAL_TIM_PWM_Start+0x14c>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d107      	bne.n	80026c6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80026c4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a1d      	ldr	r2, [pc, #116]	@ (8002740 <HAL_TIM_PWM_Start+0x14c>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d018      	beq.n	8002702 <HAL_TIM_PWM_Start+0x10e>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d8:	d013      	beq.n	8002702 <HAL_TIM_PWM_Start+0x10e>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a19      	ldr	r2, [pc, #100]	@ (8002744 <HAL_TIM_PWM_Start+0x150>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d00e      	beq.n	8002702 <HAL_TIM_PWM_Start+0x10e>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	4a17      	ldr	r2, [pc, #92]	@ (8002748 <HAL_TIM_PWM_Start+0x154>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	d009      	beq.n	8002702 <HAL_TIM_PWM_Start+0x10e>
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	4a16      	ldr	r2, [pc, #88]	@ (800274c <HAL_TIM_PWM_Start+0x158>)
 80026f4:	4293      	cmp	r3, r2
 80026f6:	d004      	beq.n	8002702 <HAL_TIM_PWM_Start+0x10e>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a14      	ldr	r2, [pc, #80]	@ (8002750 <HAL_TIM_PWM_Start+0x15c>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d111      	bne.n	8002726 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2b06      	cmp	r3, #6
 8002712:	d010      	beq.n	8002736 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002724:	e007      	b.n	8002736 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f042 0201 	orr.w	r2, r2, #1
 8002734:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3710      	adds	r7, #16
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}
 8002740:	40010000 	.word	0x40010000
 8002744:	40000400 	.word	0x40000400
 8002748:	40000800 	.word	0x40000800
 800274c:	40000c00 	.word	0x40000c00
 8002750:	40014000 	.word	0x40014000

08002754 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b084      	sub	sp, #16
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68db      	ldr	r3, [r3, #12]
 8002762:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	691b      	ldr	r3, [r3, #16]
 800276a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	f003 0302 	and.w	r3, r3, #2
 8002772:	2b00      	cmp	r3, #0
 8002774:	d020      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	f003 0302 	and.w	r3, r3, #2
 800277c:	2b00      	cmp	r3, #0
 800277e:	d01b      	beq.n	80027b8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f06f 0202 	mvn.w	r2, #2
 8002788:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	699b      	ldr	r3, [r3, #24]
 8002796:	f003 0303 	and.w	r3, r3, #3
 800279a:	2b00      	cmp	r3, #0
 800279c:	d003      	beq.n	80027a6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800279e:	6878      	ldr	r0, [r7, #4]
 80027a0:	f000 fa65 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 80027a4:	e005      	b.n	80027b2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80027a6:	6878      	ldr	r0, [r7, #4]
 80027a8:	f000 fa57 	bl	8002c5a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f000 fa68 	bl	8002c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	f003 0304 	and.w	r3, r3, #4
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d020      	beq.n	8002804 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f003 0304 	and.w	r3, r3, #4
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d01b      	beq.n	8002804 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f06f 0204 	mvn.w	r2, #4
 80027d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2202      	movs	r2, #2
 80027da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	699b      	ldr	r3, [r3, #24]
 80027e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d003      	beq.n	80027f2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f000 fa3f 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 80027f0:	e005      	b.n	80027fe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027f2:	6878      	ldr	r0, [r7, #4]
 80027f4:	f000 fa31 	bl	8002c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	f000 fa42 	bl	8002c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	f003 0308 	and.w	r3, r3, #8
 800280a:	2b00      	cmp	r3, #0
 800280c:	d020      	beq.n	8002850 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f003 0308 	and.w	r3, r3, #8
 8002814:	2b00      	cmp	r3, #0
 8002816:	d01b      	beq.n	8002850 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f06f 0208 	mvn.w	r2, #8
 8002820:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2204      	movs	r2, #4
 8002826:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	f003 0303 	and.w	r3, r3, #3
 8002832:	2b00      	cmp	r3, #0
 8002834:	d003      	beq.n	800283e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	f000 fa19 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 800283c:	e005      	b.n	800284a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800283e:	6878      	ldr	r0, [r7, #4]
 8002840:	f000 fa0b 	bl	8002c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002844:	6878      	ldr	r0, [r7, #4]
 8002846:	f000 fa1c 	bl	8002c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	2200      	movs	r2, #0
 800284e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002850:	68bb      	ldr	r3, [r7, #8]
 8002852:	f003 0310 	and.w	r3, r3, #16
 8002856:	2b00      	cmp	r3, #0
 8002858:	d020      	beq.n	800289c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f003 0310 	and.w	r3, r3, #16
 8002860:	2b00      	cmp	r3, #0
 8002862:	d01b      	beq.n	800289c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f06f 0210 	mvn.w	r2, #16
 800286c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2208      	movs	r2, #8
 8002872:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	69db      	ldr	r3, [r3, #28]
 800287a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800287e:	2b00      	cmp	r3, #0
 8002880:	d003      	beq.n	800288a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	f000 f9f3 	bl	8002c6e <HAL_TIM_IC_CaptureCallback>
 8002888:	e005      	b.n	8002896 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f000 f9e5 	bl	8002c5a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002890:	6878      	ldr	r0, [r7, #4]
 8002892:	f000 f9f6 	bl	8002c82 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800289c:	68bb      	ldr	r3, [r7, #8]
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00c      	beq.n	80028c0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f003 0301 	and.w	r3, r3, #1
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d007      	beq.n	80028c0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f06f 0201 	mvn.w	r2, #1
 80028b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028ba:	6878      	ldr	r0, [r7, #4]
 80028bc:	f000 f9c3 	bl	8002c46 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d00c      	beq.n	80028e4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d007      	beq.n	80028e4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80028dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028de:	6878      	ldr	r0, [r7, #4]
 80028e0:	f000 fd2e 	bl	8003340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00c      	beq.n	8002908 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d007      	beq.n	8002908 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002900:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002902:	6878      	ldr	r0, [r7, #4]
 8002904:	f000 f9c7 	bl	8002c96 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	f003 0320 	and.w	r3, r3, #32
 800290e:	2b00      	cmp	r3, #0
 8002910:	d00c      	beq.n	800292c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	f003 0320 	and.w	r3, r3, #32
 8002918:	2b00      	cmp	r3, #0
 800291a:	d007      	beq.n	800292c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	f06f 0220 	mvn.w	r2, #32
 8002924:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002926:	6878      	ldr	r0, [r7, #4]
 8002928:	f000 fd00 	bl	800332c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800292c:	bf00      	nop
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b086      	sub	sp, #24
 8002938:	af00      	add	r7, sp, #0
 800293a:	60f8      	str	r0, [r7, #12]
 800293c:	60b9      	str	r1, [r7, #8]
 800293e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002940:	2300      	movs	r3, #0
 8002942:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800294a:	2b01      	cmp	r3, #1
 800294c:	d101      	bne.n	8002952 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800294e:	2302      	movs	r3, #2
 8002950:	e0ae      	b.n	8002ab0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2201      	movs	r2, #1
 8002956:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2b0c      	cmp	r3, #12
 800295e:	f200 809f 	bhi.w	8002aa0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002962:	a201      	add	r2, pc, #4	@ (adr r2, 8002968 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002968:	0800299d 	.word	0x0800299d
 800296c:	08002aa1 	.word	0x08002aa1
 8002970:	08002aa1 	.word	0x08002aa1
 8002974:	08002aa1 	.word	0x08002aa1
 8002978:	080029dd 	.word	0x080029dd
 800297c:	08002aa1 	.word	0x08002aa1
 8002980:	08002aa1 	.word	0x08002aa1
 8002984:	08002aa1 	.word	0x08002aa1
 8002988:	08002a1f 	.word	0x08002a1f
 800298c:	08002aa1 	.word	0x08002aa1
 8002990:	08002aa1 	.word	0x08002aa1
 8002994:	08002aa1 	.word	0x08002aa1
 8002998:	08002a5f 	.word	0x08002a5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	68b9      	ldr	r1, [r7, #8]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f000 fa08 	bl	8002db8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	699a      	ldr	r2, [r3, #24]
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f042 0208 	orr.w	r2, r2, #8
 80029b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699a      	ldr	r2, [r3, #24]
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f022 0204 	bic.w	r2, r2, #4
 80029c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	6999      	ldr	r1, [r3, #24]
 80029ce:	68bb      	ldr	r3, [r7, #8]
 80029d0:	691a      	ldr	r2, [r3, #16]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	430a      	orrs	r2, r1
 80029d8:	619a      	str	r2, [r3, #24]
      break;
 80029da:	e064      	b.n	8002aa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68b9      	ldr	r1, [r7, #8]
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 fa4e 	bl	8002e84 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	699a      	ldr	r2, [r3, #24]
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029f6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	699a      	ldr	r2, [r3, #24]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	6999      	ldr	r1, [r3, #24]
 8002a0e:	68bb      	ldr	r3, [r7, #8]
 8002a10:	691b      	ldr	r3, [r3, #16]
 8002a12:	021a      	lsls	r2, r3, #8
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	430a      	orrs	r2, r1
 8002a1a:	619a      	str	r2, [r3, #24]
      break;
 8002a1c:	e043      	b.n	8002aa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	68b9      	ldr	r1, [r7, #8]
 8002a24:	4618      	mov	r0, r3
 8002a26:	f000 fa99 	bl	8002f5c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	69da      	ldr	r2, [r3, #28]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f042 0208 	orr.w	r2, r2, #8
 8002a38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	69da      	ldr	r2, [r3, #28]
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f022 0204 	bic.w	r2, r2, #4
 8002a48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	69d9      	ldr	r1, [r3, #28]
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	691a      	ldr	r2, [r3, #16]
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	430a      	orrs	r2, r1
 8002a5a:	61da      	str	r2, [r3, #28]
      break;
 8002a5c:	e023      	b.n	8002aa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	68b9      	ldr	r1, [r7, #8]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f000 fae3 	bl	8003030 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	69da      	ldr	r2, [r3, #28]
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002a78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	69da      	ldr	r2, [r3, #28]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002a88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002a8a:	68fb      	ldr	r3, [r7, #12]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	69d9      	ldr	r1, [r3, #28]
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	691b      	ldr	r3, [r3, #16]
 8002a94:	021a      	lsls	r2, r3, #8
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	61da      	str	r2, [r3, #28]
      break;
 8002a9e:	e002      	b.n	8002aa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	75fb      	strb	r3, [r7, #23]
      break;
 8002aa4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002aae:	7dfb      	ldrb	r3, [r7, #23]
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3718      	adds	r7, #24
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bd80      	pop	{r7, pc}

08002ab8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002acc:	2b01      	cmp	r3, #1
 8002ace:	d101      	bne.n	8002ad4 <HAL_TIM_ConfigClockSource+0x1c>
 8002ad0:	2302      	movs	r3, #2
 8002ad2:	e0b4      	b.n	8002c3e <HAL_TIM_ConfigClockSource+0x186>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2201      	movs	r2, #1
 8002ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	2202      	movs	r2, #2
 8002ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002af2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002af4:	68bb      	ldr	r3, [r7, #8]
 8002af6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002afa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b0c:	d03e      	beq.n	8002b8c <HAL_TIM_ConfigClockSource+0xd4>
 8002b0e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002b12:	f200 8087 	bhi.w	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b16:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b1a:	f000 8086 	beq.w	8002c2a <HAL_TIM_ConfigClockSource+0x172>
 8002b1e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b22:	d87f      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b24:	2b70      	cmp	r3, #112	@ 0x70
 8002b26:	d01a      	beq.n	8002b5e <HAL_TIM_ConfigClockSource+0xa6>
 8002b28:	2b70      	cmp	r3, #112	@ 0x70
 8002b2a:	d87b      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b2c:	2b60      	cmp	r3, #96	@ 0x60
 8002b2e:	d050      	beq.n	8002bd2 <HAL_TIM_ConfigClockSource+0x11a>
 8002b30:	2b60      	cmp	r3, #96	@ 0x60
 8002b32:	d877      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b34:	2b50      	cmp	r3, #80	@ 0x50
 8002b36:	d03c      	beq.n	8002bb2 <HAL_TIM_ConfigClockSource+0xfa>
 8002b38:	2b50      	cmp	r3, #80	@ 0x50
 8002b3a:	d873      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b3c:	2b40      	cmp	r3, #64	@ 0x40
 8002b3e:	d058      	beq.n	8002bf2 <HAL_TIM_ConfigClockSource+0x13a>
 8002b40:	2b40      	cmp	r3, #64	@ 0x40
 8002b42:	d86f      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b44:	2b30      	cmp	r3, #48	@ 0x30
 8002b46:	d064      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0x15a>
 8002b48:	2b30      	cmp	r3, #48	@ 0x30
 8002b4a:	d86b      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b4c:	2b20      	cmp	r3, #32
 8002b4e:	d060      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0x15a>
 8002b50:	2b20      	cmp	r3, #32
 8002b52:	d867      	bhi.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d05c      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0x15a>
 8002b58:	2b10      	cmp	r3, #16
 8002b5a:	d05a      	beq.n	8002c12 <HAL_TIM_ConfigClockSource+0x15a>
 8002b5c:	e062      	b.n	8002c24 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b66:	683b      	ldr	r3, [r7, #0]
 8002b68:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b6e:	f000 fb29 	bl	80031c4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002b80:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	68ba      	ldr	r2, [r7, #8]
 8002b88:	609a      	str	r2, [r3, #8]
      break;
 8002b8a:	e04f      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002b9c:	f000 fb12 	bl	80031c4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	689a      	ldr	r2, [r3, #8]
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002bae:	609a      	str	r2, [r3, #8]
      break;
 8002bb0:	e03c      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bb6:	683b      	ldr	r3, [r7, #0]
 8002bb8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bba:	683b      	ldr	r3, [r7, #0]
 8002bbc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	f000 fa86 	bl	80030d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2150      	movs	r1, #80	@ 0x50
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f000 fadf 	bl	800318e <TIM_ITRx_SetConfig>
      break;
 8002bd0:	e02c      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bd6:	683b      	ldr	r3, [r7, #0]
 8002bd8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bde:	461a      	mov	r2, r3
 8002be0:	f000 faa5 	bl	800312e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	2160      	movs	r1, #96	@ 0x60
 8002bea:	4618      	mov	r0, r3
 8002bec:	f000 facf 	bl	800318e <TIM_ITRx_SetConfig>
      break;
 8002bf0:	e01c      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002bf6:	683b      	ldr	r3, [r7, #0]
 8002bf8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bfe:	461a      	mov	r2, r3
 8002c00:	f000 fa66 	bl	80030d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	2140      	movs	r1, #64	@ 0x40
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f000 fabf 	bl	800318e <TIM_ITRx_SetConfig>
      break;
 8002c10:	e00c      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	683b      	ldr	r3, [r7, #0]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	f000 fab6 	bl	800318e <TIM_ITRx_SetConfig>
      break;
 8002c22:	e003      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	73fb      	strb	r3, [r7, #15]
      break;
 8002c28:	e000      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002c3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c58:	4770      	bx	lr

08002c5a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c5a:	b480      	push	{r7}
 8002c5c:	b083      	sub	sp, #12
 8002c5e:	af00      	add	r7, sp, #0
 8002c60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c62:	bf00      	nop
 8002c64:	370c      	adds	r7, #12
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr

08002c6e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c6e:	b480      	push	{r7}
 8002c70:	b083      	sub	sp, #12
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c76:	bf00      	nop
 8002c78:	370c      	adds	r7, #12
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c80:	4770      	bx	lr

08002c82 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr

08002c96 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c96:	b480      	push	{r7}
 8002c98:	b083      	sub	sp, #12
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c9e:	bf00      	nop
 8002ca0:	370c      	adds	r7, #12
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca8:	4770      	bx	lr
	...

08002cac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
 8002cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a37      	ldr	r2, [pc, #220]	@ (8002d9c <TIM_Base_SetConfig+0xf0>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d00f      	beq.n	8002ce4 <TIM_Base_SetConfig+0x38>
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002cca:	d00b      	beq.n	8002ce4 <TIM_Base_SetConfig+0x38>
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	4a34      	ldr	r2, [pc, #208]	@ (8002da0 <TIM_Base_SetConfig+0xf4>)
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d007      	beq.n	8002ce4 <TIM_Base_SetConfig+0x38>
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	4a33      	ldr	r2, [pc, #204]	@ (8002da4 <TIM_Base_SetConfig+0xf8>)
 8002cd8:	4293      	cmp	r3, r2
 8002cda:	d003      	beq.n	8002ce4 <TIM_Base_SetConfig+0x38>
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	4a32      	ldr	r2, [pc, #200]	@ (8002da8 <TIM_Base_SetConfig+0xfc>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d108      	bne.n	8002cf6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002cea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	68fa      	ldr	r2, [r7, #12]
 8002cf2:	4313      	orrs	r3, r2
 8002cf4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a28      	ldr	r2, [pc, #160]	@ (8002d9c <TIM_Base_SetConfig+0xf0>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d01b      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d04:	d017      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4a25      	ldr	r2, [pc, #148]	@ (8002da0 <TIM_Base_SetConfig+0xf4>)
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	d013      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a24      	ldr	r2, [pc, #144]	@ (8002da4 <TIM_Base_SetConfig+0xf8>)
 8002d12:	4293      	cmp	r3, r2
 8002d14:	d00f      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	4a23      	ldr	r2, [pc, #140]	@ (8002da8 <TIM_Base_SetConfig+0xfc>)
 8002d1a:	4293      	cmp	r3, r2
 8002d1c:	d00b      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	4a22      	ldr	r2, [pc, #136]	@ (8002dac <TIM_Base_SetConfig+0x100>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d007      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	4a21      	ldr	r2, [pc, #132]	@ (8002db0 <TIM_Base_SetConfig+0x104>)
 8002d2a:	4293      	cmp	r3, r2
 8002d2c:	d003      	beq.n	8002d36 <TIM_Base_SetConfig+0x8a>
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a20      	ldr	r2, [pc, #128]	@ (8002db4 <TIM_Base_SetConfig+0x108>)
 8002d32:	4293      	cmp	r3, r2
 8002d34:	d108      	bne.n	8002d48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	68db      	ldr	r3, [r3, #12]
 8002d42:	68fa      	ldr	r2, [r7, #12]
 8002d44:	4313      	orrs	r3, r2
 8002d46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	4313      	orrs	r3, r2
 8002d54:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	689a      	ldr	r2, [r3, #8]
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d5e:	683b      	ldr	r3, [r7, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	4a0c      	ldr	r2, [pc, #48]	@ (8002d9c <TIM_Base_SetConfig+0xf0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d103      	bne.n	8002d76 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	691a      	ldr	r2, [r3, #16]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f043 0204 	orr.w	r2, r3, #4
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	68fa      	ldr	r2, [r7, #12]
 8002d8c:	601a      	str	r2, [r3, #0]
}
 8002d8e:	bf00      	nop
 8002d90:	3714      	adds	r7, #20
 8002d92:	46bd      	mov	sp, r7
 8002d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d98:	4770      	bx	lr
 8002d9a:	bf00      	nop
 8002d9c:	40010000 	.word	0x40010000
 8002da0:	40000400 	.word	0x40000400
 8002da4:	40000800 	.word	0x40000800
 8002da8:	40000c00 	.word	0x40000c00
 8002dac:	40014000 	.word	0x40014000
 8002db0:	40014400 	.word	0x40014400
 8002db4:	40014800 	.word	0x40014800

08002db8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b087      	sub	sp, #28
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
 8002dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6a1b      	ldr	r3, [r3, #32]
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a1b      	ldr	r3, [r3, #32]
 8002dcc:	f023 0201 	bic.w	r2, r3, #1
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	699b      	ldr	r3, [r3, #24]
 8002dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002de6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	f023 0303 	bic.w	r3, r3, #3
 8002dee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	f023 0302 	bic.w	r3, r3, #2
 8002e00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	689b      	ldr	r3, [r3, #8]
 8002e06:	697a      	ldr	r2, [r7, #20]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	4a1c      	ldr	r2, [pc, #112]	@ (8002e80 <TIM_OC1_SetConfig+0xc8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d10c      	bne.n	8002e2e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	f023 0308 	bic.w	r3, r3, #8
 8002e1a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	697a      	ldr	r2, [r7, #20]
 8002e22:	4313      	orrs	r3, r2
 8002e24:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	f023 0304 	bic.w	r3, r3, #4
 8002e2c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a13      	ldr	r2, [pc, #76]	@ (8002e80 <TIM_OC1_SetConfig+0xc8>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d111      	bne.n	8002e5a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e3c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002e44:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	4313      	orrs	r3, r2
 8002e4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002e50:	683b      	ldr	r3, [r7, #0]
 8002e52:	699b      	ldr	r3, [r3, #24]
 8002e54:	693a      	ldr	r2, [r7, #16]
 8002e56:	4313      	orrs	r3, r2
 8002e58:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	693a      	ldr	r2, [r7, #16]
 8002e5e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	685a      	ldr	r2, [r3, #4]
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	697a      	ldr	r2, [r7, #20]
 8002e72:	621a      	str	r2, [r3, #32]
}
 8002e74:	bf00      	nop
 8002e76:	371c      	adds	r7, #28
 8002e78:	46bd      	mov	sp, r7
 8002e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7e:	4770      	bx	lr
 8002e80:	40010000 	.word	0x40010000

08002e84 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a1b      	ldr	r3, [r3, #32]
 8002e98:	f023 0210 	bic.w	r2, r3, #16
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	699b      	ldr	r3, [r3, #24]
 8002eaa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002eb2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002eba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	68fa      	ldr	r2, [r7, #12]
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002ec8:	697b      	ldr	r3, [r7, #20]
 8002eca:	f023 0320 	bic.w	r3, r3, #32
 8002ece:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	689b      	ldr	r3, [r3, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	697a      	ldr	r2, [r7, #20]
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	4a1e      	ldr	r2, [pc, #120]	@ (8002f58 <TIM_OC2_SetConfig+0xd4>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d10d      	bne.n	8002f00 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002eea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	68db      	ldr	r3, [r3, #12]
 8002ef0:	011b      	lsls	r3, r3, #4
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002ef8:	697b      	ldr	r3, [r7, #20]
 8002efa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002efe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	4a15      	ldr	r2, [pc, #84]	@ (8002f58 <TIM_OC2_SetConfig+0xd4>)
 8002f04:	4293      	cmp	r3, r2
 8002f06:	d113      	bne.n	8002f30 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002f0e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002f10:	693b      	ldr	r3, [r7, #16]
 8002f12:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002f16:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	695b      	ldr	r3, [r3, #20]
 8002f1c:	009b      	lsls	r3, r3, #2
 8002f1e:	693a      	ldr	r2, [r7, #16]
 8002f20:	4313      	orrs	r3, r2
 8002f22:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002f24:	683b      	ldr	r3, [r7, #0]
 8002f26:	699b      	ldr	r3, [r3, #24]
 8002f28:	009b      	lsls	r3, r3, #2
 8002f2a:	693a      	ldr	r2, [r7, #16]
 8002f2c:	4313      	orrs	r3, r2
 8002f2e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	68fa      	ldr	r2, [r7, #12]
 8002f3a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	621a      	str	r2, [r3, #32]
}
 8002f4a:	bf00      	nop
 8002f4c:	371c      	adds	r7, #28
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40010000 	.word	0x40010000

08002f5c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	69db      	ldr	r3, [r3, #28]
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002f8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	f023 0303 	bic.w	r3, r3, #3
 8002f92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002f9e:	697b      	ldr	r3, [r7, #20]
 8002fa0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002fa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	021b      	lsls	r3, r3, #8
 8002fac:	697a      	ldr	r2, [r7, #20]
 8002fae:	4313      	orrs	r3, r2
 8002fb0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a1d      	ldr	r2, [pc, #116]	@ (800302c <TIM_OC3_SetConfig+0xd0>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d10d      	bne.n	8002fd6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002fba:	697b      	ldr	r3, [r7, #20]
 8002fbc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002fc0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002fc2:	683b      	ldr	r3, [r7, #0]
 8002fc4:	68db      	ldr	r3, [r3, #12]
 8002fc6:	021b      	lsls	r3, r3, #8
 8002fc8:	697a      	ldr	r2, [r7, #20]
 8002fca:	4313      	orrs	r3, r2
 8002fcc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002fce:	697b      	ldr	r3, [r7, #20]
 8002fd0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002fd4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	4a14      	ldr	r2, [pc, #80]	@ (800302c <TIM_OC3_SetConfig+0xd0>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d113      	bne.n	8003006 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002fde:	693b      	ldr	r3, [r7, #16]
 8002fe0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002fe4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002fec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	695b      	ldr	r3, [r3, #20]
 8002ff2:	011b      	lsls	r3, r3, #4
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	699b      	ldr	r3, [r3, #24]
 8002ffe:	011b      	lsls	r3, r3, #4
 8003000:	693a      	ldr	r2, [r7, #16]
 8003002:	4313      	orrs	r3, r2
 8003004:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	693a      	ldr	r2, [r7, #16]
 800300a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68fa      	ldr	r2, [r7, #12]
 8003010:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685a      	ldr	r2, [r3, #4]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	621a      	str	r2, [r3, #32]
}
 8003020:	bf00      	nop
 8003022:	371c      	adds	r7, #28
 8003024:	46bd      	mov	sp, r7
 8003026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302a:	4770      	bx	lr
 800302c:	40010000 	.word	0x40010000

08003030 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003030:	b480      	push	{r7}
 8003032:	b087      	sub	sp, #28
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6a1b      	ldr	r3, [r3, #32]
 800303e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	685b      	ldr	r3, [r3, #4]
 8003050:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800305e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003066:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003068:	683b      	ldr	r3, [r7, #0]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	68fa      	ldr	r2, [r7, #12]
 8003070:	4313      	orrs	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800307a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	031b      	lsls	r3, r3, #12
 8003082:	693a      	ldr	r2, [r7, #16]
 8003084:	4313      	orrs	r3, r2
 8003086:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a10      	ldr	r2, [pc, #64]	@ (80030cc <TIM_OC4_SetConfig+0x9c>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d109      	bne.n	80030a4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003090:	697b      	ldr	r3, [r7, #20]
 8003092:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003096:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	695b      	ldr	r3, [r3, #20]
 800309c:	019b      	lsls	r3, r3, #6
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4313      	orrs	r3, r2
 80030a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	697a      	ldr	r2, [r7, #20]
 80030a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	685a      	ldr	r2, [r3, #4]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	693a      	ldr	r2, [r7, #16]
 80030bc:	621a      	str	r2, [r3, #32]
}
 80030be:	bf00      	nop
 80030c0:	371c      	adds	r7, #28
 80030c2:	46bd      	mov	sp, r7
 80030c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c8:	4770      	bx	lr
 80030ca:	bf00      	nop
 80030cc:	40010000 	.word	0x40010000

080030d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030d0:	b480      	push	{r7}
 80030d2:	b087      	sub	sp, #28
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a1b      	ldr	r3, [r3, #32]
 80030e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a1b      	ldr	r3, [r3, #32]
 80030e6:	f023 0201 	bic.w	r2, r3, #1
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	699b      	ldr	r3, [r3, #24]
 80030f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80030f4:	693b      	ldr	r3, [r7, #16]
 80030f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	011b      	lsls	r3, r3, #4
 8003100:	693a      	ldr	r2, [r7, #16]
 8003102:	4313      	orrs	r3, r2
 8003104:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	f023 030a 	bic.w	r3, r3, #10
 800310c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800310e:	697a      	ldr	r2, [r7, #20]
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	4313      	orrs	r3, r2
 8003114:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	697a      	ldr	r2, [r7, #20]
 8003120:	621a      	str	r2, [r3, #32]
}
 8003122:	bf00      	nop
 8003124:	371c      	adds	r7, #28
 8003126:	46bd      	mov	sp, r7
 8003128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312c:	4770      	bx	lr

0800312e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800312e:	b480      	push	{r7}
 8003130:	b087      	sub	sp, #28
 8003132:	af00      	add	r7, sp, #0
 8003134:	60f8      	str	r0, [r7, #12]
 8003136:	60b9      	str	r1, [r7, #8]
 8003138:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	6a1b      	ldr	r3, [r3, #32]
 800313e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a1b      	ldr	r3, [r3, #32]
 8003144:	f023 0210 	bic.w	r2, r3, #16
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	699b      	ldr	r3, [r3, #24]
 8003150:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003158:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	031b      	lsls	r3, r3, #12
 800315e:	693a      	ldr	r2, [r7, #16]
 8003160:	4313      	orrs	r3, r2
 8003162:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003164:	697b      	ldr	r3, [r7, #20]
 8003166:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800316a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	011b      	lsls	r3, r3, #4
 8003170:	697a      	ldr	r2, [r7, #20]
 8003172:	4313      	orrs	r3, r2
 8003174:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	697a      	ldr	r2, [r7, #20]
 8003180:	621a      	str	r2, [r3, #32]
}
 8003182:	bf00      	nop
 8003184:	371c      	adds	r7, #28
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800318e:	b480      	push	{r7}
 8003190:	b085      	sub	sp, #20
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	689b      	ldr	r3, [r3, #8]
 800319c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031a6:	683a      	ldr	r2, [r7, #0]
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f043 0307 	orr.w	r3, r3, #7
 80031b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	68fa      	ldr	r2, [r7, #12]
 80031b6:	609a      	str	r2, [r3, #8]
}
 80031b8:	bf00      	nop
 80031ba:	3714      	adds	r7, #20
 80031bc:	46bd      	mov	sp, r7
 80031be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c2:	4770      	bx	lr

080031c4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b087      	sub	sp, #28
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
 80031d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80031de:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	021a      	lsls	r2, r3, #8
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	431a      	orrs	r2, r3
 80031e8:	68bb      	ldr	r3, [r7, #8]
 80031ea:	4313      	orrs	r3, r2
 80031ec:	697a      	ldr	r2, [r7, #20]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	609a      	str	r2, [r3, #8]
}
 80031f8:	bf00      	nop
 80031fa:	371c      	adds	r7, #28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003202:	4770      	bx	lr

08003204 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003204:	b480      	push	{r7}
 8003206:	b087      	sub	sp, #28
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	f003 031f 	and.w	r3, r3, #31
 8003216:	2201      	movs	r2, #1
 8003218:	fa02 f303 	lsl.w	r3, r2, r3
 800321c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6a1a      	ldr	r2, [r3, #32]
 8003222:	697b      	ldr	r3, [r7, #20]
 8003224:	43db      	mvns	r3, r3
 8003226:	401a      	ands	r2, r3
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6a1a      	ldr	r2, [r3, #32]
 8003230:	68bb      	ldr	r3, [r7, #8]
 8003232:	f003 031f 	and.w	r3, r3, #31
 8003236:	6879      	ldr	r1, [r7, #4]
 8003238:	fa01 f303 	lsl.w	r3, r1, r3
 800323c:	431a      	orrs	r2, r3
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	621a      	str	r2, [r3, #32]
}
 8003242:	bf00      	nop
 8003244:	371c      	adds	r7, #28
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr
	...

08003250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003260:	2b01      	cmp	r3, #1
 8003262:	d101      	bne.n	8003268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003264:	2302      	movs	r3, #2
 8003266:	e050      	b.n	800330a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2202      	movs	r2, #2
 8003274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800328e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	68fa      	ldr	r2, [r7, #12]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4a1c      	ldr	r2, [pc, #112]	@ (8003318 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d018      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032b4:	d013      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4a18      	ldr	r2, [pc, #96]	@ (800331c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d00e      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	4a16      	ldr	r2, [pc, #88]	@ (8003320 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d009      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a15      	ldr	r2, [pc, #84]	@ (8003324 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d004      	beq.n	80032de <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	4a13      	ldr	r2, [pc, #76]	@ (8003328 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80032da:	4293      	cmp	r3, r2
 80032dc:	d10c      	bne.n	80032f8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032de:	68bb      	ldr	r3, [r7, #8]
 80032e0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80032e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032e6:	683b      	ldr	r3, [r7, #0]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	68ba      	ldr	r2, [r7, #8]
 80032f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	2201      	movs	r2, #1
 80032fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	3714      	adds	r7, #20
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40010000 	.word	0x40010000
 800331c:	40000400 	.word	0x40000400
 8003320:	40000800 	.word	0x40000800
 8003324:	40000c00 	.word	0x40000c00
 8003328:	40014000 	.word	0x40014000

0800332c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003334:	bf00      	nop
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003340:	b480      	push	{r7}
 8003342:	b083      	sub	sp, #12
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003348:	bf00      	nop
 800334a:	370c      	adds	r7, #12
 800334c:	46bd      	mov	sp, r7
 800334e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003352:	4770      	bx	lr

08003354 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d101      	bne.n	8003366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003362:	2301      	movs	r3, #1
 8003364:	e042      	b.n	80033ec <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fd ff4a 	bl	8001214 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	@ 0x24
 8003384:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	68da      	ldr	r2, [r3, #12]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003396:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003398:	6878      	ldr	r0, [r7, #4]
 800339a:	f000 f82b 	bl	80033f4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	691a      	ldr	r2, [r3, #16]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80033ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	695a      	ldr	r2, [r3, #20]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80033bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	68da      	ldr	r2, [r3, #12]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80033cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2200      	movs	r2, #0
 80033d2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2220      	movs	r2, #32
 80033d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2220      	movs	r2, #32
 80033e0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	2200      	movs	r2, #0
 80033e8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80033ea:	2300      	movs	r3, #0
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	3708      	adds	r7, #8
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bd80      	pop	{r7, pc}

080033f4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80033f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80033f8:	b0c0      	sub	sp, #256	@ 0x100
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003400:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	691b      	ldr	r3, [r3, #16]
 8003408:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800340c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003410:	68d9      	ldr	r1, [r3, #12]
 8003412:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	ea40 0301 	orr.w	r3, r0, r1
 800341c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800341e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003422:	689a      	ldr	r2, [r3, #8]
 8003424:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003428:	691b      	ldr	r3, [r3, #16]
 800342a:	431a      	orrs	r2, r3
 800342c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	431a      	orrs	r2, r3
 8003434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003438:	69db      	ldr	r3, [r3, #28]
 800343a:	4313      	orrs	r3, r2
 800343c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003440:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	68db      	ldr	r3, [r3, #12]
 8003448:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800344c:	f021 010c 	bic.w	r1, r1, #12
 8003450:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800345a:	430b      	orrs	r3, r1
 800345c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800345e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800346a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800346e:	6999      	ldr	r1, [r3, #24]
 8003470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003474:	681a      	ldr	r2, [r3, #0]
 8003476:	ea40 0301 	orr.w	r3, r0, r1
 800347a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800347c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003480:	681a      	ldr	r2, [r3, #0]
 8003482:	4b8f      	ldr	r3, [pc, #572]	@ (80036c0 <UART_SetConfig+0x2cc>)
 8003484:	429a      	cmp	r2, r3
 8003486:	d005      	beq.n	8003494 <UART_SetConfig+0xa0>
 8003488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800348c:	681a      	ldr	r2, [r3, #0]
 800348e:	4b8d      	ldr	r3, [pc, #564]	@ (80036c4 <UART_SetConfig+0x2d0>)
 8003490:	429a      	cmp	r2, r3
 8003492:	d104      	bne.n	800349e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003494:	f7fe fff2 	bl	800247c <HAL_RCC_GetPCLK2Freq>
 8003498:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800349c:	e003      	b.n	80034a6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800349e:	f7fe ffd9 	bl	8002454 <HAL_RCC_GetPCLK1Freq>
 80034a2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80034a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034aa:	69db      	ldr	r3, [r3, #28]
 80034ac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80034b0:	f040 810c 	bne.w	80036cc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80034b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80034b8:	2200      	movs	r2, #0
 80034ba:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80034be:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80034c2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80034c6:	4622      	mov	r2, r4
 80034c8:	462b      	mov	r3, r5
 80034ca:	1891      	adds	r1, r2, r2
 80034cc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80034ce:	415b      	adcs	r3, r3
 80034d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80034d2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034d6:	4621      	mov	r1, r4
 80034d8:	eb12 0801 	adds.w	r8, r2, r1
 80034dc:	4629      	mov	r1, r5
 80034de:	eb43 0901 	adc.w	r9, r3, r1
 80034e2:	f04f 0200 	mov.w	r2, #0
 80034e6:	f04f 0300 	mov.w	r3, #0
 80034ea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034ee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034f2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034f6:	4690      	mov	r8, r2
 80034f8:	4699      	mov	r9, r3
 80034fa:	4623      	mov	r3, r4
 80034fc:	eb18 0303 	adds.w	r3, r8, r3
 8003500:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003504:	462b      	mov	r3, r5
 8003506:	eb49 0303 	adc.w	r3, r9, r3
 800350a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800350e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	2200      	movs	r2, #0
 8003516:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800351a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800351e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8003522:	460b      	mov	r3, r1
 8003524:	18db      	adds	r3, r3, r3
 8003526:	653b      	str	r3, [r7, #80]	@ 0x50
 8003528:	4613      	mov	r3, r2
 800352a:	eb42 0303 	adc.w	r3, r2, r3
 800352e:	657b      	str	r3, [r7, #84]	@ 0x54
 8003530:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003534:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003538:	f7fd fb3e 	bl	8000bb8 <__aeabi_uldivmod>
 800353c:	4602      	mov	r2, r0
 800353e:	460b      	mov	r3, r1
 8003540:	4b61      	ldr	r3, [pc, #388]	@ (80036c8 <UART_SetConfig+0x2d4>)
 8003542:	fba3 2302 	umull	r2, r3, r3, r2
 8003546:	095b      	lsrs	r3, r3, #5
 8003548:	011c      	lsls	r4, r3, #4
 800354a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800354e:	2200      	movs	r2, #0
 8003550:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003554:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003558:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800355c:	4642      	mov	r2, r8
 800355e:	464b      	mov	r3, r9
 8003560:	1891      	adds	r1, r2, r2
 8003562:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003564:	415b      	adcs	r3, r3
 8003566:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003568:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800356c:	4641      	mov	r1, r8
 800356e:	eb12 0a01 	adds.w	sl, r2, r1
 8003572:	4649      	mov	r1, r9
 8003574:	eb43 0b01 	adc.w	fp, r3, r1
 8003578:	f04f 0200 	mov.w	r2, #0
 800357c:	f04f 0300 	mov.w	r3, #0
 8003580:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003584:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003588:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800358c:	4692      	mov	sl, r2
 800358e:	469b      	mov	fp, r3
 8003590:	4643      	mov	r3, r8
 8003592:	eb1a 0303 	adds.w	r3, sl, r3
 8003596:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800359a:	464b      	mov	r3, r9
 800359c:	eb4b 0303 	adc.w	r3, fp, r3
 80035a0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80035a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80035a8:	685b      	ldr	r3, [r3, #4]
 80035aa:	2200      	movs	r2, #0
 80035ac:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80035b0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80035b4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80035b8:	460b      	mov	r3, r1
 80035ba:	18db      	adds	r3, r3, r3
 80035bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80035be:	4613      	mov	r3, r2
 80035c0:	eb42 0303 	adc.w	r3, r2, r3
 80035c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80035c6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80035ca:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80035ce:	f7fd faf3 	bl	8000bb8 <__aeabi_uldivmod>
 80035d2:	4602      	mov	r2, r0
 80035d4:	460b      	mov	r3, r1
 80035d6:	4611      	mov	r1, r2
 80035d8:	4b3b      	ldr	r3, [pc, #236]	@ (80036c8 <UART_SetConfig+0x2d4>)
 80035da:	fba3 2301 	umull	r2, r3, r3, r1
 80035de:	095b      	lsrs	r3, r3, #5
 80035e0:	2264      	movs	r2, #100	@ 0x64
 80035e2:	fb02 f303 	mul.w	r3, r2, r3
 80035e6:	1acb      	subs	r3, r1, r3
 80035e8:	00db      	lsls	r3, r3, #3
 80035ea:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80035ee:	4b36      	ldr	r3, [pc, #216]	@ (80036c8 <UART_SetConfig+0x2d4>)
 80035f0:	fba3 2302 	umull	r2, r3, r3, r2
 80035f4:	095b      	lsrs	r3, r3, #5
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80035fc:	441c      	add	r4, r3
 80035fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003602:	2200      	movs	r2, #0
 8003604:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003608:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800360c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003610:	4642      	mov	r2, r8
 8003612:	464b      	mov	r3, r9
 8003614:	1891      	adds	r1, r2, r2
 8003616:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003618:	415b      	adcs	r3, r3
 800361a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800361c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003620:	4641      	mov	r1, r8
 8003622:	1851      	adds	r1, r2, r1
 8003624:	6339      	str	r1, [r7, #48]	@ 0x30
 8003626:	4649      	mov	r1, r9
 8003628:	414b      	adcs	r3, r1
 800362a:	637b      	str	r3, [r7, #52]	@ 0x34
 800362c:	f04f 0200 	mov.w	r2, #0
 8003630:	f04f 0300 	mov.w	r3, #0
 8003634:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003638:	4659      	mov	r1, fp
 800363a:	00cb      	lsls	r3, r1, #3
 800363c:	4651      	mov	r1, sl
 800363e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003642:	4651      	mov	r1, sl
 8003644:	00ca      	lsls	r2, r1, #3
 8003646:	4610      	mov	r0, r2
 8003648:	4619      	mov	r1, r3
 800364a:	4603      	mov	r3, r0
 800364c:	4642      	mov	r2, r8
 800364e:	189b      	adds	r3, r3, r2
 8003650:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003654:	464b      	mov	r3, r9
 8003656:	460a      	mov	r2, r1
 8003658:	eb42 0303 	adc.w	r3, r2, r3
 800365c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003664:	685b      	ldr	r3, [r3, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800366c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003670:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003674:	460b      	mov	r3, r1
 8003676:	18db      	adds	r3, r3, r3
 8003678:	62bb      	str	r3, [r7, #40]	@ 0x28
 800367a:	4613      	mov	r3, r2
 800367c:	eb42 0303 	adc.w	r3, r2, r3
 8003680:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003682:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003686:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800368a:	f7fd fa95 	bl	8000bb8 <__aeabi_uldivmod>
 800368e:	4602      	mov	r2, r0
 8003690:	460b      	mov	r3, r1
 8003692:	4b0d      	ldr	r3, [pc, #52]	@ (80036c8 <UART_SetConfig+0x2d4>)
 8003694:	fba3 1302 	umull	r1, r3, r3, r2
 8003698:	095b      	lsrs	r3, r3, #5
 800369a:	2164      	movs	r1, #100	@ 0x64
 800369c:	fb01 f303 	mul.w	r3, r1, r3
 80036a0:	1ad3      	subs	r3, r2, r3
 80036a2:	00db      	lsls	r3, r3, #3
 80036a4:	3332      	adds	r3, #50	@ 0x32
 80036a6:	4a08      	ldr	r2, [pc, #32]	@ (80036c8 <UART_SetConfig+0x2d4>)
 80036a8:	fba2 2303 	umull	r2, r3, r2, r3
 80036ac:	095b      	lsrs	r3, r3, #5
 80036ae:	f003 0207 	and.w	r2, r3, #7
 80036b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	4422      	add	r2, r4
 80036ba:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80036bc:	e106      	b.n	80038cc <UART_SetConfig+0x4d8>
 80036be:	bf00      	nop
 80036c0:	40011000 	.word	0x40011000
 80036c4:	40011400 	.word	0x40011400
 80036c8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80036cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80036d0:	2200      	movs	r2, #0
 80036d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80036d6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80036da:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80036de:	4642      	mov	r2, r8
 80036e0:	464b      	mov	r3, r9
 80036e2:	1891      	adds	r1, r2, r2
 80036e4:	6239      	str	r1, [r7, #32]
 80036e6:	415b      	adcs	r3, r3
 80036e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80036ea:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80036ee:	4641      	mov	r1, r8
 80036f0:	1854      	adds	r4, r2, r1
 80036f2:	4649      	mov	r1, r9
 80036f4:	eb43 0501 	adc.w	r5, r3, r1
 80036f8:	f04f 0200 	mov.w	r2, #0
 80036fc:	f04f 0300 	mov.w	r3, #0
 8003700:	00eb      	lsls	r3, r5, #3
 8003702:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003706:	00e2      	lsls	r2, r4, #3
 8003708:	4614      	mov	r4, r2
 800370a:	461d      	mov	r5, r3
 800370c:	4643      	mov	r3, r8
 800370e:	18e3      	adds	r3, r4, r3
 8003710:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003714:	464b      	mov	r3, r9
 8003716:	eb45 0303 	adc.w	r3, r5, r3
 800371a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800371e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003722:	685b      	ldr	r3, [r3, #4]
 8003724:	2200      	movs	r2, #0
 8003726:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800372a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800372e:	f04f 0200 	mov.w	r2, #0
 8003732:	f04f 0300 	mov.w	r3, #0
 8003736:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800373a:	4629      	mov	r1, r5
 800373c:	008b      	lsls	r3, r1, #2
 800373e:	4621      	mov	r1, r4
 8003740:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003744:	4621      	mov	r1, r4
 8003746:	008a      	lsls	r2, r1, #2
 8003748:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800374c:	f7fd fa34 	bl	8000bb8 <__aeabi_uldivmod>
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4b60      	ldr	r3, [pc, #384]	@ (80038d8 <UART_SetConfig+0x4e4>)
 8003756:	fba3 2302 	umull	r2, r3, r3, r2
 800375a:	095b      	lsrs	r3, r3, #5
 800375c:	011c      	lsls	r4, r3, #4
 800375e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003762:	2200      	movs	r2, #0
 8003764:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003768:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800376c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003770:	4642      	mov	r2, r8
 8003772:	464b      	mov	r3, r9
 8003774:	1891      	adds	r1, r2, r2
 8003776:	61b9      	str	r1, [r7, #24]
 8003778:	415b      	adcs	r3, r3
 800377a:	61fb      	str	r3, [r7, #28]
 800377c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003780:	4641      	mov	r1, r8
 8003782:	1851      	adds	r1, r2, r1
 8003784:	6139      	str	r1, [r7, #16]
 8003786:	4649      	mov	r1, r9
 8003788:	414b      	adcs	r3, r1
 800378a:	617b      	str	r3, [r7, #20]
 800378c:	f04f 0200 	mov.w	r2, #0
 8003790:	f04f 0300 	mov.w	r3, #0
 8003794:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003798:	4659      	mov	r1, fp
 800379a:	00cb      	lsls	r3, r1, #3
 800379c:	4651      	mov	r1, sl
 800379e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80037a2:	4651      	mov	r1, sl
 80037a4:	00ca      	lsls	r2, r1, #3
 80037a6:	4610      	mov	r0, r2
 80037a8:	4619      	mov	r1, r3
 80037aa:	4603      	mov	r3, r0
 80037ac:	4642      	mov	r2, r8
 80037ae:	189b      	adds	r3, r3, r2
 80037b0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80037b4:	464b      	mov	r3, r9
 80037b6:	460a      	mov	r2, r1
 80037b8:	eb42 0303 	adc.w	r3, r2, r3
 80037bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80037c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80037ca:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80037cc:	f04f 0200 	mov.w	r2, #0
 80037d0:	f04f 0300 	mov.w	r3, #0
 80037d4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80037d8:	4649      	mov	r1, r9
 80037da:	008b      	lsls	r3, r1, #2
 80037dc:	4641      	mov	r1, r8
 80037de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80037e2:	4641      	mov	r1, r8
 80037e4:	008a      	lsls	r2, r1, #2
 80037e6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80037ea:	f7fd f9e5 	bl	8000bb8 <__aeabi_uldivmod>
 80037ee:	4602      	mov	r2, r0
 80037f0:	460b      	mov	r3, r1
 80037f2:	4611      	mov	r1, r2
 80037f4:	4b38      	ldr	r3, [pc, #224]	@ (80038d8 <UART_SetConfig+0x4e4>)
 80037f6:	fba3 2301 	umull	r2, r3, r3, r1
 80037fa:	095b      	lsrs	r3, r3, #5
 80037fc:	2264      	movs	r2, #100	@ 0x64
 80037fe:	fb02 f303 	mul.w	r3, r2, r3
 8003802:	1acb      	subs	r3, r1, r3
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	3332      	adds	r3, #50	@ 0x32
 8003808:	4a33      	ldr	r2, [pc, #204]	@ (80038d8 <UART_SetConfig+0x4e4>)
 800380a:	fba2 2303 	umull	r2, r3, r2, r3
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003814:	441c      	add	r4, r3
 8003816:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800381a:	2200      	movs	r2, #0
 800381c:	673b      	str	r3, [r7, #112]	@ 0x70
 800381e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003820:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003824:	4642      	mov	r2, r8
 8003826:	464b      	mov	r3, r9
 8003828:	1891      	adds	r1, r2, r2
 800382a:	60b9      	str	r1, [r7, #8]
 800382c:	415b      	adcs	r3, r3
 800382e:	60fb      	str	r3, [r7, #12]
 8003830:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003834:	4641      	mov	r1, r8
 8003836:	1851      	adds	r1, r2, r1
 8003838:	6039      	str	r1, [r7, #0]
 800383a:	4649      	mov	r1, r9
 800383c:	414b      	adcs	r3, r1
 800383e:	607b      	str	r3, [r7, #4]
 8003840:	f04f 0200 	mov.w	r2, #0
 8003844:	f04f 0300 	mov.w	r3, #0
 8003848:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800384c:	4659      	mov	r1, fp
 800384e:	00cb      	lsls	r3, r1, #3
 8003850:	4651      	mov	r1, sl
 8003852:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003856:	4651      	mov	r1, sl
 8003858:	00ca      	lsls	r2, r1, #3
 800385a:	4610      	mov	r0, r2
 800385c:	4619      	mov	r1, r3
 800385e:	4603      	mov	r3, r0
 8003860:	4642      	mov	r2, r8
 8003862:	189b      	adds	r3, r3, r2
 8003864:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003866:	464b      	mov	r3, r9
 8003868:	460a      	mov	r2, r1
 800386a:	eb42 0303 	adc.w	r3, r2, r3
 800386e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003874:	685b      	ldr	r3, [r3, #4]
 8003876:	2200      	movs	r2, #0
 8003878:	663b      	str	r3, [r7, #96]	@ 0x60
 800387a:	667a      	str	r2, [r7, #100]	@ 0x64
 800387c:	f04f 0200 	mov.w	r2, #0
 8003880:	f04f 0300 	mov.w	r3, #0
 8003884:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003888:	4649      	mov	r1, r9
 800388a:	008b      	lsls	r3, r1, #2
 800388c:	4641      	mov	r1, r8
 800388e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003892:	4641      	mov	r1, r8
 8003894:	008a      	lsls	r2, r1, #2
 8003896:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800389a:	f7fd f98d 	bl	8000bb8 <__aeabi_uldivmod>
 800389e:	4602      	mov	r2, r0
 80038a0:	460b      	mov	r3, r1
 80038a2:	4b0d      	ldr	r3, [pc, #52]	@ (80038d8 <UART_SetConfig+0x4e4>)
 80038a4:	fba3 1302 	umull	r1, r3, r3, r2
 80038a8:	095b      	lsrs	r3, r3, #5
 80038aa:	2164      	movs	r1, #100	@ 0x64
 80038ac:	fb01 f303 	mul.w	r3, r1, r3
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	011b      	lsls	r3, r3, #4
 80038b4:	3332      	adds	r3, #50	@ 0x32
 80038b6:	4a08      	ldr	r2, [pc, #32]	@ (80038d8 <UART_SetConfig+0x4e4>)
 80038b8:	fba2 2303 	umull	r2, r3, r2, r3
 80038bc:	095b      	lsrs	r3, r3, #5
 80038be:	f003 020f 	and.w	r2, r3, #15
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	4422      	add	r2, r4
 80038ca:	609a      	str	r2, [r3, #8]
}
 80038cc:	bf00      	nop
 80038ce:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80038d2:	46bd      	mov	sp, r7
 80038d4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80038d8:	51eb851f 	.word	0x51eb851f

080038dc <__cvt>:
 80038dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80038e0:	ec57 6b10 	vmov	r6, r7, d0
 80038e4:	2f00      	cmp	r7, #0
 80038e6:	460c      	mov	r4, r1
 80038e8:	4619      	mov	r1, r3
 80038ea:	463b      	mov	r3, r7
 80038ec:	bfbb      	ittet	lt
 80038ee:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80038f2:	461f      	movlt	r7, r3
 80038f4:	2300      	movge	r3, #0
 80038f6:	232d      	movlt	r3, #45	@ 0x2d
 80038f8:	700b      	strb	r3, [r1, #0]
 80038fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80038fc:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8003900:	4691      	mov	r9, r2
 8003902:	f023 0820 	bic.w	r8, r3, #32
 8003906:	bfbc      	itt	lt
 8003908:	4632      	movlt	r2, r6
 800390a:	4616      	movlt	r6, r2
 800390c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003910:	d005      	beq.n	800391e <__cvt+0x42>
 8003912:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8003916:	d100      	bne.n	800391a <__cvt+0x3e>
 8003918:	3401      	adds	r4, #1
 800391a:	2102      	movs	r1, #2
 800391c:	e000      	b.n	8003920 <__cvt+0x44>
 800391e:	2103      	movs	r1, #3
 8003920:	ab03      	add	r3, sp, #12
 8003922:	9301      	str	r3, [sp, #4]
 8003924:	ab02      	add	r3, sp, #8
 8003926:	9300      	str	r3, [sp, #0]
 8003928:	ec47 6b10 	vmov	d0, r6, r7
 800392c:	4653      	mov	r3, sl
 800392e:	4622      	mov	r2, r4
 8003930:	f000 fe3a 	bl	80045a8 <_dtoa_r>
 8003934:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8003938:	4605      	mov	r5, r0
 800393a:	d119      	bne.n	8003970 <__cvt+0x94>
 800393c:	f019 0f01 	tst.w	r9, #1
 8003940:	d00e      	beq.n	8003960 <__cvt+0x84>
 8003942:	eb00 0904 	add.w	r9, r0, r4
 8003946:	2200      	movs	r2, #0
 8003948:	2300      	movs	r3, #0
 800394a:	4630      	mov	r0, r6
 800394c:	4639      	mov	r1, r7
 800394e:	f7fd f8c3 	bl	8000ad8 <__aeabi_dcmpeq>
 8003952:	b108      	cbz	r0, 8003958 <__cvt+0x7c>
 8003954:	f8cd 900c 	str.w	r9, [sp, #12]
 8003958:	2230      	movs	r2, #48	@ 0x30
 800395a:	9b03      	ldr	r3, [sp, #12]
 800395c:	454b      	cmp	r3, r9
 800395e:	d31e      	bcc.n	800399e <__cvt+0xc2>
 8003960:	9b03      	ldr	r3, [sp, #12]
 8003962:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003964:	1b5b      	subs	r3, r3, r5
 8003966:	4628      	mov	r0, r5
 8003968:	6013      	str	r3, [r2, #0]
 800396a:	b004      	add	sp, #16
 800396c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003970:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003974:	eb00 0904 	add.w	r9, r0, r4
 8003978:	d1e5      	bne.n	8003946 <__cvt+0x6a>
 800397a:	7803      	ldrb	r3, [r0, #0]
 800397c:	2b30      	cmp	r3, #48	@ 0x30
 800397e:	d10a      	bne.n	8003996 <__cvt+0xba>
 8003980:	2200      	movs	r2, #0
 8003982:	2300      	movs	r3, #0
 8003984:	4630      	mov	r0, r6
 8003986:	4639      	mov	r1, r7
 8003988:	f7fd f8a6 	bl	8000ad8 <__aeabi_dcmpeq>
 800398c:	b918      	cbnz	r0, 8003996 <__cvt+0xba>
 800398e:	f1c4 0401 	rsb	r4, r4, #1
 8003992:	f8ca 4000 	str.w	r4, [sl]
 8003996:	f8da 3000 	ldr.w	r3, [sl]
 800399a:	4499      	add	r9, r3
 800399c:	e7d3      	b.n	8003946 <__cvt+0x6a>
 800399e:	1c59      	adds	r1, r3, #1
 80039a0:	9103      	str	r1, [sp, #12]
 80039a2:	701a      	strb	r2, [r3, #0]
 80039a4:	e7d9      	b.n	800395a <__cvt+0x7e>

080039a6 <__exponent>:
 80039a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80039a8:	2900      	cmp	r1, #0
 80039aa:	bfba      	itte	lt
 80039ac:	4249      	neglt	r1, r1
 80039ae:	232d      	movlt	r3, #45	@ 0x2d
 80039b0:	232b      	movge	r3, #43	@ 0x2b
 80039b2:	2909      	cmp	r1, #9
 80039b4:	7002      	strb	r2, [r0, #0]
 80039b6:	7043      	strb	r3, [r0, #1]
 80039b8:	dd29      	ble.n	8003a0e <__exponent+0x68>
 80039ba:	f10d 0307 	add.w	r3, sp, #7
 80039be:	461d      	mov	r5, r3
 80039c0:	270a      	movs	r7, #10
 80039c2:	461a      	mov	r2, r3
 80039c4:	fbb1 f6f7 	udiv	r6, r1, r7
 80039c8:	fb07 1416 	mls	r4, r7, r6, r1
 80039cc:	3430      	adds	r4, #48	@ 0x30
 80039ce:	f802 4c01 	strb.w	r4, [r2, #-1]
 80039d2:	460c      	mov	r4, r1
 80039d4:	2c63      	cmp	r4, #99	@ 0x63
 80039d6:	f103 33ff 	add.w	r3, r3, #4294967295
 80039da:	4631      	mov	r1, r6
 80039dc:	dcf1      	bgt.n	80039c2 <__exponent+0x1c>
 80039de:	3130      	adds	r1, #48	@ 0x30
 80039e0:	1e94      	subs	r4, r2, #2
 80039e2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80039e6:	1c41      	adds	r1, r0, #1
 80039e8:	4623      	mov	r3, r4
 80039ea:	42ab      	cmp	r3, r5
 80039ec:	d30a      	bcc.n	8003a04 <__exponent+0x5e>
 80039ee:	f10d 0309 	add.w	r3, sp, #9
 80039f2:	1a9b      	subs	r3, r3, r2
 80039f4:	42ac      	cmp	r4, r5
 80039f6:	bf88      	it	hi
 80039f8:	2300      	movhi	r3, #0
 80039fa:	3302      	adds	r3, #2
 80039fc:	4403      	add	r3, r0
 80039fe:	1a18      	subs	r0, r3, r0
 8003a00:	b003      	add	sp, #12
 8003a02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a04:	f813 6b01 	ldrb.w	r6, [r3], #1
 8003a08:	f801 6f01 	strb.w	r6, [r1, #1]!
 8003a0c:	e7ed      	b.n	80039ea <__exponent+0x44>
 8003a0e:	2330      	movs	r3, #48	@ 0x30
 8003a10:	3130      	adds	r1, #48	@ 0x30
 8003a12:	7083      	strb	r3, [r0, #2]
 8003a14:	70c1      	strb	r1, [r0, #3]
 8003a16:	1d03      	adds	r3, r0, #4
 8003a18:	e7f1      	b.n	80039fe <__exponent+0x58>
	...

08003a1c <_printf_float>:
 8003a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a20:	b08d      	sub	sp, #52	@ 0x34
 8003a22:	460c      	mov	r4, r1
 8003a24:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8003a28:	4616      	mov	r6, r2
 8003a2a:	461f      	mov	r7, r3
 8003a2c:	4605      	mov	r5, r0
 8003a2e:	f000 fcb9 	bl	80043a4 <_localeconv_r>
 8003a32:	6803      	ldr	r3, [r0, #0]
 8003a34:	9304      	str	r3, [sp, #16]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fc fc22 	bl	8000280 <strlen>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a40:	f8d8 3000 	ldr.w	r3, [r8]
 8003a44:	9005      	str	r0, [sp, #20]
 8003a46:	3307      	adds	r3, #7
 8003a48:	f023 0307 	bic.w	r3, r3, #7
 8003a4c:	f103 0208 	add.w	r2, r3, #8
 8003a50:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003a54:	f8d4 b000 	ldr.w	fp, [r4]
 8003a58:	f8c8 2000 	str.w	r2, [r8]
 8003a5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003a60:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003a64:	9307      	str	r3, [sp, #28]
 8003a66:	f8cd 8018 	str.w	r8, [sp, #24]
 8003a6a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003a6e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a72:	4b9c      	ldr	r3, [pc, #624]	@ (8003ce4 <_printf_float+0x2c8>)
 8003a74:	f04f 32ff 	mov.w	r2, #4294967295
 8003a78:	f7fd f860 	bl	8000b3c <__aeabi_dcmpun>
 8003a7c:	bb70      	cbnz	r0, 8003adc <_printf_float+0xc0>
 8003a7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003a82:	4b98      	ldr	r3, [pc, #608]	@ (8003ce4 <_printf_float+0x2c8>)
 8003a84:	f04f 32ff 	mov.w	r2, #4294967295
 8003a88:	f7fd f83a 	bl	8000b00 <__aeabi_dcmple>
 8003a8c:	bb30      	cbnz	r0, 8003adc <_printf_float+0xc0>
 8003a8e:	2200      	movs	r2, #0
 8003a90:	2300      	movs	r3, #0
 8003a92:	4640      	mov	r0, r8
 8003a94:	4649      	mov	r1, r9
 8003a96:	f7fd f829 	bl	8000aec <__aeabi_dcmplt>
 8003a9a:	b110      	cbz	r0, 8003aa2 <_printf_float+0x86>
 8003a9c:	232d      	movs	r3, #45	@ 0x2d
 8003a9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003aa2:	4a91      	ldr	r2, [pc, #580]	@ (8003ce8 <_printf_float+0x2cc>)
 8003aa4:	4b91      	ldr	r3, [pc, #580]	@ (8003cec <_printf_float+0x2d0>)
 8003aa6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8003aaa:	bf8c      	ite	hi
 8003aac:	4690      	movhi	r8, r2
 8003aae:	4698      	movls	r8, r3
 8003ab0:	2303      	movs	r3, #3
 8003ab2:	6123      	str	r3, [r4, #16]
 8003ab4:	f02b 0304 	bic.w	r3, fp, #4
 8003ab8:	6023      	str	r3, [r4, #0]
 8003aba:	f04f 0900 	mov.w	r9, #0
 8003abe:	9700      	str	r7, [sp, #0]
 8003ac0:	4633      	mov	r3, r6
 8003ac2:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003ac4:	4621      	mov	r1, r4
 8003ac6:	4628      	mov	r0, r5
 8003ac8:	f000 f9d2 	bl	8003e70 <_printf_common>
 8003acc:	3001      	adds	r0, #1
 8003ace:	f040 808d 	bne.w	8003bec <_printf_float+0x1d0>
 8003ad2:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad6:	b00d      	add	sp, #52	@ 0x34
 8003ad8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003adc:	4642      	mov	r2, r8
 8003ade:	464b      	mov	r3, r9
 8003ae0:	4640      	mov	r0, r8
 8003ae2:	4649      	mov	r1, r9
 8003ae4:	f7fd f82a 	bl	8000b3c <__aeabi_dcmpun>
 8003ae8:	b140      	cbz	r0, 8003afc <_printf_float+0xe0>
 8003aea:	464b      	mov	r3, r9
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bfbc      	itt	lt
 8003af0:	232d      	movlt	r3, #45	@ 0x2d
 8003af2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8003af6:	4a7e      	ldr	r2, [pc, #504]	@ (8003cf0 <_printf_float+0x2d4>)
 8003af8:	4b7e      	ldr	r3, [pc, #504]	@ (8003cf4 <_printf_float+0x2d8>)
 8003afa:	e7d4      	b.n	8003aa6 <_printf_float+0x8a>
 8003afc:	6863      	ldr	r3, [r4, #4]
 8003afe:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8003b02:	9206      	str	r2, [sp, #24]
 8003b04:	1c5a      	adds	r2, r3, #1
 8003b06:	d13b      	bne.n	8003b80 <_printf_float+0x164>
 8003b08:	2306      	movs	r3, #6
 8003b0a:	6063      	str	r3, [r4, #4]
 8003b0c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8003b10:	2300      	movs	r3, #0
 8003b12:	6022      	str	r2, [r4, #0]
 8003b14:	9303      	str	r3, [sp, #12]
 8003b16:	ab0a      	add	r3, sp, #40	@ 0x28
 8003b18:	e9cd a301 	strd	sl, r3, [sp, #4]
 8003b1c:	ab09      	add	r3, sp, #36	@ 0x24
 8003b1e:	9300      	str	r3, [sp, #0]
 8003b20:	6861      	ldr	r1, [r4, #4]
 8003b22:	ec49 8b10 	vmov	d0, r8, r9
 8003b26:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8003b2a:	4628      	mov	r0, r5
 8003b2c:	f7ff fed6 	bl	80038dc <__cvt>
 8003b30:	9b06      	ldr	r3, [sp, #24]
 8003b32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8003b34:	2b47      	cmp	r3, #71	@ 0x47
 8003b36:	4680      	mov	r8, r0
 8003b38:	d129      	bne.n	8003b8e <_printf_float+0x172>
 8003b3a:	1cc8      	adds	r0, r1, #3
 8003b3c:	db02      	blt.n	8003b44 <_printf_float+0x128>
 8003b3e:	6863      	ldr	r3, [r4, #4]
 8003b40:	4299      	cmp	r1, r3
 8003b42:	dd41      	ble.n	8003bc8 <_printf_float+0x1ac>
 8003b44:	f1aa 0a02 	sub.w	sl, sl, #2
 8003b48:	fa5f fa8a 	uxtb.w	sl, sl
 8003b4c:	3901      	subs	r1, #1
 8003b4e:	4652      	mov	r2, sl
 8003b50:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8003b54:	9109      	str	r1, [sp, #36]	@ 0x24
 8003b56:	f7ff ff26 	bl	80039a6 <__exponent>
 8003b5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003b5c:	1813      	adds	r3, r2, r0
 8003b5e:	2a01      	cmp	r2, #1
 8003b60:	4681      	mov	r9, r0
 8003b62:	6123      	str	r3, [r4, #16]
 8003b64:	dc02      	bgt.n	8003b6c <_printf_float+0x150>
 8003b66:	6822      	ldr	r2, [r4, #0]
 8003b68:	07d2      	lsls	r2, r2, #31
 8003b6a:	d501      	bpl.n	8003b70 <_printf_float+0x154>
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	6123      	str	r3, [r4, #16]
 8003b70:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	d0a2      	beq.n	8003abe <_printf_float+0xa2>
 8003b78:	232d      	movs	r3, #45	@ 0x2d
 8003b7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003b7e:	e79e      	b.n	8003abe <_printf_float+0xa2>
 8003b80:	9a06      	ldr	r2, [sp, #24]
 8003b82:	2a47      	cmp	r2, #71	@ 0x47
 8003b84:	d1c2      	bne.n	8003b0c <_printf_float+0xf0>
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d1c0      	bne.n	8003b0c <_printf_float+0xf0>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e7bd      	b.n	8003b0a <_printf_float+0xee>
 8003b8e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003b92:	d9db      	bls.n	8003b4c <_printf_float+0x130>
 8003b94:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8003b98:	d118      	bne.n	8003bcc <_printf_float+0x1b0>
 8003b9a:	2900      	cmp	r1, #0
 8003b9c:	6863      	ldr	r3, [r4, #4]
 8003b9e:	dd0b      	ble.n	8003bb8 <_printf_float+0x19c>
 8003ba0:	6121      	str	r1, [r4, #16]
 8003ba2:	b913      	cbnz	r3, 8003baa <_printf_float+0x18e>
 8003ba4:	6822      	ldr	r2, [r4, #0]
 8003ba6:	07d0      	lsls	r0, r2, #31
 8003ba8:	d502      	bpl.n	8003bb0 <_printf_float+0x194>
 8003baa:	3301      	adds	r3, #1
 8003bac:	440b      	add	r3, r1
 8003bae:	6123      	str	r3, [r4, #16]
 8003bb0:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003bb2:	f04f 0900 	mov.w	r9, #0
 8003bb6:	e7db      	b.n	8003b70 <_printf_float+0x154>
 8003bb8:	b913      	cbnz	r3, 8003bc0 <_printf_float+0x1a4>
 8003bba:	6822      	ldr	r2, [r4, #0]
 8003bbc:	07d2      	lsls	r2, r2, #31
 8003bbe:	d501      	bpl.n	8003bc4 <_printf_float+0x1a8>
 8003bc0:	3302      	adds	r3, #2
 8003bc2:	e7f4      	b.n	8003bae <_printf_float+0x192>
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e7f2      	b.n	8003bae <_printf_float+0x192>
 8003bc8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003bcc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003bce:	4299      	cmp	r1, r3
 8003bd0:	db05      	blt.n	8003bde <_printf_float+0x1c2>
 8003bd2:	6823      	ldr	r3, [r4, #0]
 8003bd4:	6121      	str	r1, [r4, #16]
 8003bd6:	07d8      	lsls	r0, r3, #31
 8003bd8:	d5ea      	bpl.n	8003bb0 <_printf_float+0x194>
 8003bda:	1c4b      	adds	r3, r1, #1
 8003bdc:	e7e7      	b.n	8003bae <_printf_float+0x192>
 8003bde:	2900      	cmp	r1, #0
 8003be0:	bfd4      	ite	le
 8003be2:	f1c1 0202 	rsble	r2, r1, #2
 8003be6:	2201      	movgt	r2, #1
 8003be8:	4413      	add	r3, r2
 8003bea:	e7e0      	b.n	8003bae <_printf_float+0x192>
 8003bec:	6823      	ldr	r3, [r4, #0]
 8003bee:	055a      	lsls	r2, r3, #21
 8003bf0:	d407      	bmi.n	8003c02 <_printf_float+0x1e6>
 8003bf2:	6923      	ldr	r3, [r4, #16]
 8003bf4:	4642      	mov	r2, r8
 8003bf6:	4631      	mov	r1, r6
 8003bf8:	4628      	mov	r0, r5
 8003bfa:	47b8      	blx	r7
 8003bfc:	3001      	adds	r0, #1
 8003bfe:	d12b      	bne.n	8003c58 <_printf_float+0x23c>
 8003c00:	e767      	b.n	8003ad2 <_printf_float+0xb6>
 8003c02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003c06:	f240 80dd 	bls.w	8003dc4 <_printf_float+0x3a8>
 8003c0a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003c0e:	2200      	movs	r2, #0
 8003c10:	2300      	movs	r3, #0
 8003c12:	f7fc ff61 	bl	8000ad8 <__aeabi_dcmpeq>
 8003c16:	2800      	cmp	r0, #0
 8003c18:	d033      	beq.n	8003c82 <_printf_float+0x266>
 8003c1a:	4a37      	ldr	r2, [pc, #220]	@ (8003cf8 <_printf_float+0x2dc>)
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	4631      	mov	r1, r6
 8003c20:	4628      	mov	r0, r5
 8003c22:	47b8      	blx	r7
 8003c24:	3001      	adds	r0, #1
 8003c26:	f43f af54 	beq.w	8003ad2 <_printf_float+0xb6>
 8003c2a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8003c2e:	4543      	cmp	r3, r8
 8003c30:	db02      	blt.n	8003c38 <_printf_float+0x21c>
 8003c32:	6823      	ldr	r3, [r4, #0]
 8003c34:	07d8      	lsls	r0, r3, #31
 8003c36:	d50f      	bpl.n	8003c58 <_printf_float+0x23c>
 8003c38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003c3c:	4631      	mov	r1, r6
 8003c3e:	4628      	mov	r0, r5
 8003c40:	47b8      	blx	r7
 8003c42:	3001      	adds	r0, #1
 8003c44:	f43f af45 	beq.w	8003ad2 <_printf_float+0xb6>
 8003c48:	f04f 0900 	mov.w	r9, #0
 8003c4c:	f108 38ff 	add.w	r8, r8, #4294967295
 8003c50:	f104 0a1a 	add.w	sl, r4, #26
 8003c54:	45c8      	cmp	r8, r9
 8003c56:	dc09      	bgt.n	8003c6c <_printf_float+0x250>
 8003c58:	6823      	ldr	r3, [r4, #0]
 8003c5a:	079b      	lsls	r3, r3, #30
 8003c5c:	f100 8103 	bmi.w	8003e66 <_printf_float+0x44a>
 8003c60:	68e0      	ldr	r0, [r4, #12]
 8003c62:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003c64:	4298      	cmp	r0, r3
 8003c66:	bfb8      	it	lt
 8003c68:	4618      	movlt	r0, r3
 8003c6a:	e734      	b.n	8003ad6 <_printf_float+0xba>
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	4652      	mov	r2, sl
 8003c70:	4631      	mov	r1, r6
 8003c72:	4628      	mov	r0, r5
 8003c74:	47b8      	blx	r7
 8003c76:	3001      	adds	r0, #1
 8003c78:	f43f af2b 	beq.w	8003ad2 <_printf_float+0xb6>
 8003c7c:	f109 0901 	add.w	r9, r9, #1
 8003c80:	e7e8      	b.n	8003c54 <_printf_float+0x238>
 8003c82:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	dc39      	bgt.n	8003cfc <_printf_float+0x2e0>
 8003c88:	4a1b      	ldr	r2, [pc, #108]	@ (8003cf8 <_printf_float+0x2dc>)
 8003c8a:	2301      	movs	r3, #1
 8003c8c:	4631      	mov	r1, r6
 8003c8e:	4628      	mov	r0, r5
 8003c90:	47b8      	blx	r7
 8003c92:	3001      	adds	r0, #1
 8003c94:	f43f af1d 	beq.w	8003ad2 <_printf_float+0xb6>
 8003c98:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003c9c:	ea59 0303 	orrs.w	r3, r9, r3
 8003ca0:	d102      	bne.n	8003ca8 <_printf_float+0x28c>
 8003ca2:	6823      	ldr	r3, [r4, #0]
 8003ca4:	07d9      	lsls	r1, r3, #31
 8003ca6:	d5d7      	bpl.n	8003c58 <_printf_float+0x23c>
 8003ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cac:	4631      	mov	r1, r6
 8003cae:	4628      	mov	r0, r5
 8003cb0:	47b8      	blx	r7
 8003cb2:	3001      	adds	r0, #1
 8003cb4:	f43f af0d 	beq.w	8003ad2 <_printf_float+0xb6>
 8003cb8:	f04f 0a00 	mov.w	sl, #0
 8003cbc:	f104 0b1a 	add.w	fp, r4, #26
 8003cc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003cc2:	425b      	negs	r3, r3
 8003cc4:	4553      	cmp	r3, sl
 8003cc6:	dc01      	bgt.n	8003ccc <_printf_float+0x2b0>
 8003cc8:	464b      	mov	r3, r9
 8003cca:	e793      	b.n	8003bf4 <_printf_float+0x1d8>
 8003ccc:	2301      	movs	r3, #1
 8003cce:	465a      	mov	r2, fp
 8003cd0:	4631      	mov	r1, r6
 8003cd2:	4628      	mov	r0, r5
 8003cd4:	47b8      	blx	r7
 8003cd6:	3001      	adds	r0, #1
 8003cd8:	f43f aefb 	beq.w	8003ad2 <_printf_float+0xb6>
 8003cdc:	f10a 0a01 	add.w	sl, sl, #1
 8003ce0:	e7ee      	b.n	8003cc0 <_printf_float+0x2a4>
 8003ce2:	bf00      	nop
 8003ce4:	7fefffff 	.word	0x7fefffff
 8003ce8:	08006214 	.word	0x08006214
 8003cec:	08006210 	.word	0x08006210
 8003cf0:	0800621c 	.word	0x0800621c
 8003cf4:	08006218 	.word	0x08006218
 8003cf8:	08006220 	.word	0x08006220
 8003cfc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003cfe:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003d02:	4553      	cmp	r3, sl
 8003d04:	bfa8      	it	ge
 8003d06:	4653      	movge	r3, sl
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	4699      	mov	r9, r3
 8003d0c:	dc36      	bgt.n	8003d7c <_printf_float+0x360>
 8003d0e:	f04f 0b00 	mov.w	fp, #0
 8003d12:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d16:	f104 021a 	add.w	r2, r4, #26
 8003d1a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8003d1c:	9306      	str	r3, [sp, #24]
 8003d1e:	eba3 0309 	sub.w	r3, r3, r9
 8003d22:	455b      	cmp	r3, fp
 8003d24:	dc31      	bgt.n	8003d8a <_printf_float+0x36e>
 8003d26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d28:	459a      	cmp	sl, r3
 8003d2a:	dc3a      	bgt.n	8003da2 <_printf_float+0x386>
 8003d2c:	6823      	ldr	r3, [r4, #0]
 8003d2e:	07da      	lsls	r2, r3, #31
 8003d30:	d437      	bmi.n	8003da2 <_printf_float+0x386>
 8003d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d34:	ebaa 0903 	sub.w	r9, sl, r3
 8003d38:	9b06      	ldr	r3, [sp, #24]
 8003d3a:	ebaa 0303 	sub.w	r3, sl, r3
 8003d3e:	4599      	cmp	r9, r3
 8003d40:	bfa8      	it	ge
 8003d42:	4699      	movge	r9, r3
 8003d44:	f1b9 0f00 	cmp.w	r9, #0
 8003d48:	dc33      	bgt.n	8003db2 <_printf_float+0x396>
 8003d4a:	f04f 0800 	mov.w	r8, #0
 8003d4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003d52:	f104 0b1a 	add.w	fp, r4, #26
 8003d56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d58:	ebaa 0303 	sub.w	r3, sl, r3
 8003d5c:	eba3 0309 	sub.w	r3, r3, r9
 8003d60:	4543      	cmp	r3, r8
 8003d62:	f77f af79 	ble.w	8003c58 <_printf_float+0x23c>
 8003d66:	2301      	movs	r3, #1
 8003d68:	465a      	mov	r2, fp
 8003d6a:	4631      	mov	r1, r6
 8003d6c:	4628      	mov	r0, r5
 8003d6e:	47b8      	blx	r7
 8003d70:	3001      	adds	r0, #1
 8003d72:	f43f aeae 	beq.w	8003ad2 <_printf_float+0xb6>
 8003d76:	f108 0801 	add.w	r8, r8, #1
 8003d7a:	e7ec      	b.n	8003d56 <_printf_float+0x33a>
 8003d7c:	4642      	mov	r2, r8
 8003d7e:	4631      	mov	r1, r6
 8003d80:	4628      	mov	r0, r5
 8003d82:	47b8      	blx	r7
 8003d84:	3001      	adds	r0, #1
 8003d86:	d1c2      	bne.n	8003d0e <_printf_float+0x2f2>
 8003d88:	e6a3      	b.n	8003ad2 <_printf_float+0xb6>
 8003d8a:	2301      	movs	r3, #1
 8003d8c:	4631      	mov	r1, r6
 8003d8e:	4628      	mov	r0, r5
 8003d90:	9206      	str	r2, [sp, #24]
 8003d92:	47b8      	blx	r7
 8003d94:	3001      	adds	r0, #1
 8003d96:	f43f ae9c 	beq.w	8003ad2 <_printf_float+0xb6>
 8003d9a:	9a06      	ldr	r2, [sp, #24]
 8003d9c:	f10b 0b01 	add.w	fp, fp, #1
 8003da0:	e7bb      	b.n	8003d1a <_printf_float+0x2fe>
 8003da2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003da6:	4631      	mov	r1, r6
 8003da8:	4628      	mov	r0, r5
 8003daa:	47b8      	blx	r7
 8003dac:	3001      	adds	r0, #1
 8003dae:	d1c0      	bne.n	8003d32 <_printf_float+0x316>
 8003db0:	e68f      	b.n	8003ad2 <_printf_float+0xb6>
 8003db2:	9a06      	ldr	r2, [sp, #24]
 8003db4:	464b      	mov	r3, r9
 8003db6:	4442      	add	r2, r8
 8003db8:	4631      	mov	r1, r6
 8003dba:	4628      	mov	r0, r5
 8003dbc:	47b8      	blx	r7
 8003dbe:	3001      	adds	r0, #1
 8003dc0:	d1c3      	bne.n	8003d4a <_printf_float+0x32e>
 8003dc2:	e686      	b.n	8003ad2 <_printf_float+0xb6>
 8003dc4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8003dc8:	f1ba 0f01 	cmp.w	sl, #1
 8003dcc:	dc01      	bgt.n	8003dd2 <_printf_float+0x3b6>
 8003dce:	07db      	lsls	r3, r3, #31
 8003dd0:	d536      	bpl.n	8003e40 <_printf_float+0x424>
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	4642      	mov	r2, r8
 8003dd6:	4631      	mov	r1, r6
 8003dd8:	4628      	mov	r0, r5
 8003dda:	47b8      	blx	r7
 8003ddc:	3001      	adds	r0, #1
 8003dde:	f43f ae78 	beq.w	8003ad2 <_printf_float+0xb6>
 8003de2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003de6:	4631      	mov	r1, r6
 8003de8:	4628      	mov	r0, r5
 8003dea:	47b8      	blx	r7
 8003dec:	3001      	adds	r0, #1
 8003dee:	f43f ae70 	beq.w	8003ad2 <_printf_float+0xb6>
 8003df2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8003df6:	2200      	movs	r2, #0
 8003df8:	2300      	movs	r3, #0
 8003dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003dfe:	f7fc fe6b 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e02:	b9c0      	cbnz	r0, 8003e36 <_printf_float+0x41a>
 8003e04:	4653      	mov	r3, sl
 8003e06:	f108 0201 	add.w	r2, r8, #1
 8003e0a:	4631      	mov	r1, r6
 8003e0c:	4628      	mov	r0, r5
 8003e0e:	47b8      	blx	r7
 8003e10:	3001      	adds	r0, #1
 8003e12:	d10c      	bne.n	8003e2e <_printf_float+0x412>
 8003e14:	e65d      	b.n	8003ad2 <_printf_float+0xb6>
 8003e16:	2301      	movs	r3, #1
 8003e18:	465a      	mov	r2, fp
 8003e1a:	4631      	mov	r1, r6
 8003e1c:	4628      	mov	r0, r5
 8003e1e:	47b8      	blx	r7
 8003e20:	3001      	adds	r0, #1
 8003e22:	f43f ae56 	beq.w	8003ad2 <_printf_float+0xb6>
 8003e26:	f108 0801 	add.w	r8, r8, #1
 8003e2a:	45d0      	cmp	r8, sl
 8003e2c:	dbf3      	blt.n	8003e16 <_printf_float+0x3fa>
 8003e2e:	464b      	mov	r3, r9
 8003e30:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8003e34:	e6df      	b.n	8003bf6 <_printf_float+0x1da>
 8003e36:	f04f 0800 	mov.w	r8, #0
 8003e3a:	f104 0b1a 	add.w	fp, r4, #26
 8003e3e:	e7f4      	b.n	8003e2a <_printf_float+0x40e>
 8003e40:	2301      	movs	r3, #1
 8003e42:	4642      	mov	r2, r8
 8003e44:	e7e1      	b.n	8003e0a <_printf_float+0x3ee>
 8003e46:	2301      	movs	r3, #1
 8003e48:	464a      	mov	r2, r9
 8003e4a:	4631      	mov	r1, r6
 8003e4c:	4628      	mov	r0, r5
 8003e4e:	47b8      	blx	r7
 8003e50:	3001      	adds	r0, #1
 8003e52:	f43f ae3e 	beq.w	8003ad2 <_printf_float+0xb6>
 8003e56:	f108 0801 	add.w	r8, r8, #1
 8003e5a:	68e3      	ldr	r3, [r4, #12]
 8003e5c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003e5e:	1a5b      	subs	r3, r3, r1
 8003e60:	4543      	cmp	r3, r8
 8003e62:	dcf0      	bgt.n	8003e46 <_printf_float+0x42a>
 8003e64:	e6fc      	b.n	8003c60 <_printf_float+0x244>
 8003e66:	f04f 0800 	mov.w	r8, #0
 8003e6a:	f104 0919 	add.w	r9, r4, #25
 8003e6e:	e7f4      	b.n	8003e5a <_printf_float+0x43e>

08003e70 <_printf_common>:
 8003e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e74:	4616      	mov	r6, r2
 8003e76:	4698      	mov	r8, r3
 8003e78:	688a      	ldr	r2, [r1, #8]
 8003e7a:	690b      	ldr	r3, [r1, #16]
 8003e7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003e80:	4293      	cmp	r3, r2
 8003e82:	bfb8      	it	lt
 8003e84:	4613      	movlt	r3, r2
 8003e86:	6033      	str	r3, [r6, #0]
 8003e88:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003e8c:	4607      	mov	r7, r0
 8003e8e:	460c      	mov	r4, r1
 8003e90:	b10a      	cbz	r2, 8003e96 <_printf_common+0x26>
 8003e92:	3301      	adds	r3, #1
 8003e94:	6033      	str	r3, [r6, #0]
 8003e96:	6823      	ldr	r3, [r4, #0]
 8003e98:	0699      	lsls	r1, r3, #26
 8003e9a:	bf42      	ittt	mi
 8003e9c:	6833      	ldrmi	r3, [r6, #0]
 8003e9e:	3302      	addmi	r3, #2
 8003ea0:	6033      	strmi	r3, [r6, #0]
 8003ea2:	6825      	ldr	r5, [r4, #0]
 8003ea4:	f015 0506 	ands.w	r5, r5, #6
 8003ea8:	d106      	bne.n	8003eb8 <_printf_common+0x48>
 8003eaa:	f104 0a19 	add.w	sl, r4, #25
 8003eae:	68e3      	ldr	r3, [r4, #12]
 8003eb0:	6832      	ldr	r2, [r6, #0]
 8003eb2:	1a9b      	subs	r3, r3, r2
 8003eb4:	42ab      	cmp	r3, r5
 8003eb6:	dc26      	bgt.n	8003f06 <_printf_common+0x96>
 8003eb8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003ebc:	6822      	ldr	r2, [r4, #0]
 8003ebe:	3b00      	subs	r3, #0
 8003ec0:	bf18      	it	ne
 8003ec2:	2301      	movne	r3, #1
 8003ec4:	0692      	lsls	r2, r2, #26
 8003ec6:	d42b      	bmi.n	8003f20 <_printf_common+0xb0>
 8003ec8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003ecc:	4641      	mov	r1, r8
 8003ece:	4638      	mov	r0, r7
 8003ed0:	47c8      	blx	r9
 8003ed2:	3001      	adds	r0, #1
 8003ed4:	d01e      	beq.n	8003f14 <_printf_common+0xa4>
 8003ed6:	6823      	ldr	r3, [r4, #0]
 8003ed8:	6922      	ldr	r2, [r4, #16]
 8003eda:	f003 0306 	and.w	r3, r3, #6
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	bf02      	ittt	eq
 8003ee2:	68e5      	ldreq	r5, [r4, #12]
 8003ee4:	6833      	ldreq	r3, [r6, #0]
 8003ee6:	1aed      	subeq	r5, r5, r3
 8003ee8:	68a3      	ldr	r3, [r4, #8]
 8003eea:	bf0c      	ite	eq
 8003eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ef0:	2500      	movne	r5, #0
 8003ef2:	4293      	cmp	r3, r2
 8003ef4:	bfc4      	itt	gt
 8003ef6:	1a9b      	subgt	r3, r3, r2
 8003ef8:	18ed      	addgt	r5, r5, r3
 8003efa:	2600      	movs	r6, #0
 8003efc:	341a      	adds	r4, #26
 8003efe:	42b5      	cmp	r5, r6
 8003f00:	d11a      	bne.n	8003f38 <_printf_common+0xc8>
 8003f02:	2000      	movs	r0, #0
 8003f04:	e008      	b.n	8003f18 <_printf_common+0xa8>
 8003f06:	2301      	movs	r3, #1
 8003f08:	4652      	mov	r2, sl
 8003f0a:	4641      	mov	r1, r8
 8003f0c:	4638      	mov	r0, r7
 8003f0e:	47c8      	blx	r9
 8003f10:	3001      	adds	r0, #1
 8003f12:	d103      	bne.n	8003f1c <_printf_common+0xac>
 8003f14:	f04f 30ff 	mov.w	r0, #4294967295
 8003f18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f1c:	3501      	adds	r5, #1
 8003f1e:	e7c6      	b.n	8003eae <_printf_common+0x3e>
 8003f20:	18e1      	adds	r1, r4, r3
 8003f22:	1c5a      	adds	r2, r3, #1
 8003f24:	2030      	movs	r0, #48	@ 0x30
 8003f26:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003f2a:	4422      	add	r2, r4
 8003f2c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8003f30:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003f34:	3302      	adds	r3, #2
 8003f36:	e7c7      	b.n	8003ec8 <_printf_common+0x58>
 8003f38:	2301      	movs	r3, #1
 8003f3a:	4622      	mov	r2, r4
 8003f3c:	4641      	mov	r1, r8
 8003f3e:	4638      	mov	r0, r7
 8003f40:	47c8      	blx	r9
 8003f42:	3001      	adds	r0, #1
 8003f44:	d0e6      	beq.n	8003f14 <_printf_common+0xa4>
 8003f46:	3601      	adds	r6, #1
 8003f48:	e7d9      	b.n	8003efe <_printf_common+0x8e>
	...

08003f4c <_printf_i>:
 8003f4c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003f50:	7e0f      	ldrb	r7, [r1, #24]
 8003f52:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003f54:	2f78      	cmp	r7, #120	@ 0x78
 8003f56:	4691      	mov	r9, r2
 8003f58:	4680      	mov	r8, r0
 8003f5a:	460c      	mov	r4, r1
 8003f5c:	469a      	mov	sl, r3
 8003f5e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003f62:	d807      	bhi.n	8003f74 <_printf_i+0x28>
 8003f64:	2f62      	cmp	r7, #98	@ 0x62
 8003f66:	d80a      	bhi.n	8003f7e <_printf_i+0x32>
 8003f68:	2f00      	cmp	r7, #0
 8003f6a:	f000 80d1 	beq.w	8004110 <_printf_i+0x1c4>
 8003f6e:	2f58      	cmp	r7, #88	@ 0x58
 8003f70:	f000 80b8 	beq.w	80040e4 <_printf_i+0x198>
 8003f74:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003f78:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003f7c:	e03a      	b.n	8003ff4 <_printf_i+0xa8>
 8003f7e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003f82:	2b15      	cmp	r3, #21
 8003f84:	d8f6      	bhi.n	8003f74 <_printf_i+0x28>
 8003f86:	a101      	add	r1, pc, #4	@ (adr r1, 8003f8c <_printf_i+0x40>)
 8003f88:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003f8c:	08003fe5 	.word	0x08003fe5
 8003f90:	08003ff9 	.word	0x08003ff9
 8003f94:	08003f75 	.word	0x08003f75
 8003f98:	08003f75 	.word	0x08003f75
 8003f9c:	08003f75 	.word	0x08003f75
 8003fa0:	08003f75 	.word	0x08003f75
 8003fa4:	08003ff9 	.word	0x08003ff9
 8003fa8:	08003f75 	.word	0x08003f75
 8003fac:	08003f75 	.word	0x08003f75
 8003fb0:	08003f75 	.word	0x08003f75
 8003fb4:	08003f75 	.word	0x08003f75
 8003fb8:	080040f7 	.word	0x080040f7
 8003fbc:	08004023 	.word	0x08004023
 8003fc0:	080040b1 	.word	0x080040b1
 8003fc4:	08003f75 	.word	0x08003f75
 8003fc8:	08003f75 	.word	0x08003f75
 8003fcc:	08004119 	.word	0x08004119
 8003fd0:	08003f75 	.word	0x08003f75
 8003fd4:	08004023 	.word	0x08004023
 8003fd8:	08003f75 	.word	0x08003f75
 8003fdc:	08003f75 	.word	0x08003f75
 8003fe0:	080040b9 	.word	0x080040b9
 8003fe4:	6833      	ldr	r3, [r6, #0]
 8003fe6:	1d1a      	adds	r2, r3, #4
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	6032      	str	r2, [r6, #0]
 8003fec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003ff0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e09c      	b.n	8004132 <_printf_i+0x1e6>
 8003ff8:	6833      	ldr	r3, [r6, #0]
 8003ffa:	6820      	ldr	r0, [r4, #0]
 8003ffc:	1d19      	adds	r1, r3, #4
 8003ffe:	6031      	str	r1, [r6, #0]
 8004000:	0606      	lsls	r6, r0, #24
 8004002:	d501      	bpl.n	8004008 <_printf_i+0xbc>
 8004004:	681d      	ldr	r5, [r3, #0]
 8004006:	e003      	b.n	8004010 <_printf_i+0xc4>
 8004008:	0645      	lsls	r5, r0, #25
 800400a:	d5fb      	bpl.n	8004004 <_printf_i+0xb8>
 800400c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004010:	2d00      	cmp	r5, #0
 8004012:	da03      	bge.n	800401c <_printf_i+0xd0>
 8004014:	232d      	movs	r3, #45	@ 0x2d
 8004016:	426d      	negs	r5, r5
 8004018:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800401c:	4858      	ldr	r0, [pc, #352]	@ (8004180 <_printf_i+0x234>)
 800401e:	230a      	movs	r3, #10
 8004020:	e011      	b.n	8004046 <_printf_i+0xfa>
 8004022:	6821      	ldr	r1, [r4, #0]
 8004024:	6833      	ldr	r3, [r6, #0]
 8004026:	0608      	lsls	r0, r1, #24
 8004028:	f853 5b04 	ldr.w	r5, [r3], #4
 800402c:	d402      	bmi.n	8004034 <_printf_i+0xe8>
 800402e:	0649      	lsls	r1, r1, #25
 8004030:	bf48      	it	mi
 8004032:	b2ad      	uxthmi	r5, r5
 8004034:	2f6f      	cmp	r7, #111	@ 0x6f
 8004036:	4852      	ldr	r0, [pc, #328]	@ (8004180 <_printf_i+0x234>)
 8004038:	6033      	str	r3, [r6, #0]
 800403a:	bf14      	ite	ne
 800403c:	230a      	movne	r3, #10
 800403e:	2308      	moveq	r3, #8
 8004040:	2100      	movs	r1, #0
 8004042:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004046:	6866      	ldr	r6, [r4, #4]
 8004048:	60a6      	str	r6, [r4, #8]
 800404a:	2e00      	cmp	r6, #0
 800404c:	db05      	blt.n	800405a <_printf_i+0x10e>
 800404e:	6821      	ldr	r1, [r4, #0]
 8004050:	432e      	orrs	r6, r5
 8004052:	f021 0104 	bic.w	r1, r1, #4
 8004056:	6021      	str	r1, [r4, #0]
 8004058:	d04b      	beq.n	80040f2 <_printf_i+0x1a6>
 800405a:	4616      	mov	r6, r2
 800405c:	fbb5 f1f3 	udiv	r1, r5, r3
 8004060:	fb03 5711 	mls	r7, r3, r1, r5
 8004064:	5dc7      	ldrb	r7, [r0, r7]
 8004066:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800406a:	462f      	mov	r7, r5
 800406c:	42bb      	cmp	r3, r7
 800406e:	460d      	mov	r5, r1
 8004070:	d9f4      	bls.n	800405c <_printf_i+0x110>
 8004072:	2b08      	cmp	r3, #8
 8004074:	d10b      	bne.n	800408e <_printf_i+0x142>
 8004076:	6823      	ldr	r3, [r4, #0]
 8004078:	07df      	lsls	r7, r3, #31
 800407a:	d508      	bpl.n	800408e <_printf_i+0x142>
 800407c:	6923      	ldr	r3, [r4, #16]
 800407e:	6861      	ldr	r1, [r4, #4]
 8004080:	4299      	cmp	r1, r3
 8004082:	bfde      	ittt	le
 8004084:	2330      	movle	r3, #48	@ 0x30
 8004086:	f806 3c01 	strble.w	r3, [r6, #-1]
 800408a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800408e:	1b92      	subs	r2, r2, r6
 8004090:	6122      	str	r2, [r4, #16]
 8004092:	f8cd a000 	str.w	sl, [sp]
 8004096:	464b      	mov	r3, r9
 8004098:	aa03      	add	r2, sp, #12
 800409a:	4621      	mov	r1, r4
 800409c:	4640      	mov	r0, r8
 800409e:	f7ff fee7 	bl	8003e70 <_printf_common>
 80040a2:	3001      	adds	r0, #1
 80040a4:	d14a      	bne.n	800413c <_printf_i+0x1f0>
 80040a6:	f04f 30ff 	mov.w	r0, #4294967295
 80040aa:	b004      	add	sp, #16
 80040ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040b0:	6823      	ldr	r3, [r4, #0]
 80040b2:	f043 0320 	orr.w	r3, r3, #32
 80040b6:	6023      	str	r3, [r4, #0]
 80040b8:	4832      	ldr	r0, [pc, #200]	@ (8004184 <_printf_i+0x238>)
 80040ba:	2778      	movs	r7, #120	@ 0x78
 80040bc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80040c0:	6823      	ldr	r3, [r4, #0]
 80040c2:	6831      	ldr	r1, [r6, #0]
 80040c4:	061f      	lsls	r7, r3, #24
 80040c6:	f851 5b04 	ldr.w	r5, [r1], #4
 80040ca:	d402      	bmi.n	80040d2 <_printf_i+0x186>
 80040cc:	065f      	lsls	r7, r3, #25
 80040ce:	bf48      	it	mi
 80040d0:	b2ad      	uxthmi	r5, r5
 80040d2:	6031      	str	r1, [r6, #0]
 80040d4:	07d9      	lsls	r1, r3, #31
 80040d6:	bf44      	itt	mi
 80040d8:	f043 0320 	orrmi.w	r3, r3, #32
 80040dc:	6023      	strmi	r3, [r4, #0]
 80040de:	b11d      	cbz	r5, 80040e8 <_printf_i+0x19c>
 80040e0:	2310      	movs	r3, #16
 80040e2:	e7ad      	b.n	8004040 <_printf_i+0xf4>
 80040e4:	4826      	ldr	r0, [pc, #152]	@ (8004180 <_printf_i+0x234>)
 80040e6:	e7e9      	b.n	80040bc <_printf_i+0x170>
 80040e8:	6823      	ldr	r3, [r4, #0]
 80040ea:	f023 0320 	bic.w	r3, r3, #32
 80040ee:	6023      	str	r3, [r4, #0]
 80040f0:	e7f6      	b.n	80040e0 <_printf_i+0x194>
 80040f2:	4616      	mov	r6, r2
 80040f4:	e7bd      	b.n	8004072 <_printf_i+0x126>
 80040f6:	6833      	ldr	r3, [r6, #0]
 80040f8:	6825      	ldr	r5, [r4, #0]
 80040fa:	6961      	ldr	r1, [r4, #20]
 80040fc:	1d18      	adds	r0, r3, #4
 80040fe:	6030      	str	r0, [r6, #0]
 8004100:	062e      	lsls	r6, r5, #24
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	d501      	bpl.n	800410a <_printf_i+0x1be>
 8004106:	6019      	str	r1, [r3, #0]
 8004108:	e002      	b.n	8004110 <_printf_i+0x1c4>
 800410a:	0668      	lsls	r0, r5, #25
 800410c:	d5fb      	bpl.n	8004106 <_printf_i+0x1ba>
 800410e:	8019      	strh	r1, [r3, #0]
 8004110:	2300      	movs	r3, #0
 8004112:	6123      	str	r3, [r4, #16]
 8004114:	4616      	mov	r6, r2
 8004116:	e7bc      	b.n	8004092 <_printf_i+0x146>
 8004118:	6833      	ldr	r3, [r6, #0]
 800411a:	1d1a      	adds	r2, r3, #4
 800411c:	6032      	str	r2, [r6, #0]
 800411e:	681e      	ldr	r6, [r3, #0]
 8004120:	6862      	ldr	r2, [r4, #4]
 8004122:	2100      	movs	r1, #0
 8004124:	4630      	mov	r0, r6
 8004126:	f7fc f85b 	bl	80001e0 <memchr>
 800412a:	b108      	cbz	r0, 8004130 <_printf_i+0x1e4>
 800412c:	1b80      	subs	r0, r0, r6
 800412e:	6060      	str	r0, [r4, #4]
 8004130:	6863      	ldr	r3, [r4, #4]
 8004132:	6123      	str	r3, [r4, #16]
 8004134:	2300      	movs	r3, #0
 8004136:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800413a:	e7aa      	b.n	8004092 <_printf_i+0x146>
 800413c:	6923      	ldr	r3, [r4, #16]
 800413e:	4632      	mov	r2, r6
 8004140:	4649      	mov	r1, r9
 8004142:	4640      	mov	r0, r8
 8004144:	47d0      	blx	sl
 8004146:	3001      	adds	r0, #1
 8004148:	d0ad      	beq.n	80040a6 <_printf_i+0x15a>
 800414a:	6823      	ldr	r3, [r4, #0]
 800414c:	079b      	lsls	r3, r3, #30
 800414e:	d413      	bmi.n	8004178 <_printf_i+0x22c>
 8004150:	68e0      	ldr	r0, [r4, #12]
 8004152:	9b03      	ldr	r3, [sp, #12]
 8004154:	4298      	cmp	r0, r3
 8004156:	bfb8      	it	lt
 8004158:	4618      	movlt	r0, r3
 800415a:	e7a6      	b.n	80040aa <_printf_i+0x15e>
 800415c:	2301      	movs	r3, #1
 800415e:	4632      	mov	r2, r6
 8004160:	4649      	mov	r1, r9
 8004162:	4640      	mov	r0, r8
 8004164:	47d0      	blx	sl
 8004166:	3001      	adds	r0, #1
 8004168:	d09d      	beq.n	80040a6 <_printf_i+0x15a>
 800416a:	3501      	adds	r5, #1
 800416c:	68e3      	ldr	r3, [r4, #12]
 800416e:	9903      	ldr	r1, [sp, #12]
 8004170:	1a5b      	subs	r3, r3, r1
 8004172:	42ab      	cmp	r3, r5
 8004174:	dcf2      	bgt.n	800415c <_printf_i+0x210>
 8004176:	e7eb      	b.n	8004150 <_printf_i+0x204>
 8004178:	2500      	movs	r5, #0
 800417a:	f104 0619 	add.w	r6, r4, #25
 800417e:	e7f5      	b.n	800416c <_printf_i+0x220>
 8004180:	08006222 	.word	0x08006222
 8004184:	08006233 	.word	0x08006233

08004188 <std>:
 8004188:	2300      	movs	r3, #0
 800418a:	b510      	push	{r4, lr}
 800418c:	4604      	mov	r4, r0
 800418e:	e9c0 3300 	strd	r3, r3, [r0]
 8004192:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004196:	6083      	str	r3, [r0, #8]
 8004198:	8181      	strh	r1, [r0, #12]
 800419a:	6643      	str	r3, [r0, #100]	@ 0x64
 800419c:	81c2      	strh	r2, [r0, #14]
 800419e:	6183      	str	r3, [r0, #24]
 80041a0:	4619      	mov	r1, r3
 80041a2:	2208      	movs	r2, #8
 80041a4:	305c      	adds	r0, #92	@ 0x5c
 80041a6:	f000 f8f4 	bl	8004392 <memset>
 80041aa:	4b0d      	ldr	r3, [pc, #52]	@ (80041e0 <std+0x58>)
 80041ac:	6263      	str	r3, [r4, #36]	@ 0x24
 80041ae:	4b0d      	ldr	r3, [pc, #52]	@ (80041e4 <std+0x5c>)
 80041b0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80041b2:	4b0d      	ldr	r3, [pc, #52]	@ (80041e8 <std+0x60>)
 80041b4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80041b6:	4b0d      	ldr	r3, [pc, #52]	@ (80041ec <std+0x64>)
 80041b8:	6323      	str	r3, [r4, #48]	@ 0x30
 80041ba:	4b0d      	ldr	r3, [pc, #52]	@ (80041f0 <std+0x68>)
 80041bc:	6224      	str	r4, [r4, #32]
 80041be:	429c      	cmp	r4, r3
 80041c0:	d006      	beq.n	80041d0 <std+0x48>
 80041c2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80041c6:	4294      	cmp	r4, r2
 80041c8:	d002      	beq.n	80041d0 <std+0x48>
 80041ca:	33d0      	adds	r3, #208	@ 0xd0
 80041cc:	429c      	cmp	r4, r3
 80041ce:	d105      	bne.n	80041dc <std+0x54>
 80041d0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80041d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80041d8:	f000 b958 	b.w	800448c <__retarget_lock_init_recursive>
 80041dc:	bd10      	pop	{r4, pc}
 80041de:	bf00      	nop
 80041e0:	0800430d 	.word	0x0800430d
 80041e4:	0800432f 	.word	0x0800432f
 80041e8:	08004367 	.word	0x08004367
 80041ec:	0800438b 	.word	0x0800438b
 80041f0:	20000288 	.word	0x20000288

080041f4 <stdio_exit_handler>:
 80041f4:	4a02      	ldr	r2, [pc, #8]	@ (8004200 <stdio_exit_handler+0xc>)
 80041f6:	4903      	ldr	r1, [pc, #12]	@ (8004204 <stdio_exit_handler+0x10>)
 80041f8:	4803      	ldr	r0, [pc, #12]	@ (8004208 <stdio_exit_handler+0x14>)
 80041fa:	f000 b869 	b.w	80042d0 <_fwalk_sglue>
 80041fe:	bf00      	nop
 8004200:	2000000c 	.word	0x2000000c
 8004204:	08005b45 	.word	0x08005b45
 8004208:	2000001c 	.word	0x2000001c

0800420c <cleanup_stdio>:
 800420c:	6841      	ldr	r1, [r0, #4]
 800420e:	4b0c      	ldr	r3, [pc, #48]	@ (8004240 <cleanup_stdio+0x34>)
 8004210:	4299      	cmp	r1, r3
 8004212:	b510      	push	{r4, lr}
 8004214:	4604      	mov	r4, r0
 8004216:	d001      	beq.n	800421c <cleanup_stdio+0x10>
 8004218:	f001 fc94 	bl	8005b44 <_fflush_r>
 800421c:	68a1      	ldr	r1, [r4, #8]
 800421e:	4b09      	ldr	r3, [pc, #36]	@ (8004244 <cleanup_stdio+0x38>)
 8004220:	4299      	cmp	r1, r3
 8004222:	d002      	beq.n	800422a <cleanup_stdio+0x1e>
 8004224:	4620      	mov	r0, r4
 8004226:	f001 fc8d 	bl	8005b44 <_fflush_r>
 800422a:	68e1      	ldr	r1, [r4, #12]
 800422c:	4b06      	ldr	r3, [pc, #24]	@ (8004248 <cleanup_stdio+0x3c>)
 800422e:	4299      	cmp	r1, r3
 8004230:	d004      	beq.n	800423c <cleanup_stdio+0x30>
 8004232:	4620      	mov	r0, r4
 8004234:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004238:	f001 bc84 	b.w	8005b44 <_fflush_r>
 800423c:	bd10      	pop	{r4, pc}
 800423e:	bf00      	nop
 8004240:	20000288 	.word	0x20000288
 8004244:	200002f0 	.word	0x200002f0
 8004248:	20000358 	.word	0x20000358

0800424c <global_stdio_init.part.0>:
 800424c:	b510      	push	{r4, lr}
 800424e:	4b0b      	ldr	r3, [pc, #44]	@ (800427c <global_stdio_init.part.0+0x30>)
 8004250:	4c0b      	ldr	r4, [pc, #44]	@ (8004280 <global_stdio_init.part.0+0x34>)
 8004252:	4a0c      	ldr	r2, [pc, #48]	@ (8004284 <global_stdio_init.part.0+0x38>)
 8004254:	601a      	str	r2, [r3, #0]
 8004256:	4620      	mov	r0, r4
 8004258:	2200      	movs	r2, #0
 800425a:	2104      	movs	r1, #4
 800425c:	f7ff ff94 	bl	8004188 <std>
 8004260:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004264:	2201      	movs	r2, #1
 8004266:	2109      	movs	r1, #9
 8004268:	f7ff ff8e 	bl	8004188 <std>
 800426c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004270:	2202      	movs	r2, #2
 8004272:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004276:	2112      	movs	r1, #18
 8004278:	f7ff bf86 	b.w	8004188 <std>
 800427c:	200003c0 	.word	0x200003c0
 8004280:	20000288 	.word	0x20000288
 8004284:	080041f5 	.word	0x080041f5

08004288 <__sfp_lock_acquire>:
 8004288:	4801      	ldr	r0, [pc, #4]	@ (8004290 <__sfp_lock_acquire+0x8>)
 800428a:	f000 b900 	b.w	800448e <__retarget_lock_acquire_recursive>
 800428e:	bf00      	nop
 8004290:	200003c9 	.word	0x200003c9

08004294 <__sfp_lock_release>:
 8004294:	4801      	ldr	r0, [pc, #4]	@ (800429c <__sfp_lock_release+0x8>)
 8004296:	f000 b8fb 	b.w	8004490 <__retarget_lock_release_recursive>
 800429a:	bf00      	nop
 800429c:	200003c9 	.word	0x200003c9

080042a0 <__sinit>:
 80042a0:	b510      	push	{r4, lr}
 80042a2:	4604      	mov	r4, r0
 80042a4:	f7ff fff0 	bl	8004288 <__sfp_lock_acquire>
 80042a8:	6a23      	ldr	r3, [r4, #32]
 80042aa:	b11b      	cbz	r3, 80042b4 <__sinit+0x14>
 80042ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80042b0:	f7ff bff0 	b.w	8004294 <__sfp_lock_release>
 80042b4:	4b04      	ldr	r3, [pc, #16]	@ (80042c8 <__sinit+0x28>)
 80042b6:	6223      	str	r3, [r4, #32]
 80042b8:	4b04      	ldr	r3, [pc, #16]	@ (80042cc <__sinit+0x2c>)
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d1f5      	bne.n	80042ac <__sinit+0xc>
 80042c0:	f7ff ffc4 	bl	800424c <global_stdio_init.part.0>
 80042c4:	e7f2      	b.n	80042ac <__sinit+0xc>
 80042c6:	bf00      	nop
 80042c8:	0800420d 	.word	0x0800420d
 80042cc:	200003c0 	.word	0x200003c0

080042d0 <_fwalk_sglue>:
 80042d0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042d4:	4607      	mov	r7, r0
 80042d6:	4688      	mov	r8, r1
 80042d8:	4614      	mov	r4, r2
 80042da:	2600      	movs	r6, #0
 80042dc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80042e0:	f1b9 0901 	subs.w	r9, r9, #1
 80042e4:	d505      	bpl.n	80042f2 <_fwalk_sglue+0x22>
 80042e6:	6824      	ldr	r4, [r4, #0]
 80042e8:	2c00      	cmp	r4, #0
 80042ea:	d1f7      	bne.n	80042dc <_fwalk_sglue+0xc>
 80042ec:	4630      	mov	r0, r6
 80042ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80042f2:	89ab      	ldrh	r3, [r5, #12]
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d907      	bls.n	8004308 <_fwalk_sglue+0x38>
 80042f8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80042fc:	3301      	adds	r3, #1
 80042fe:	d003      	beq.n	8004308 <_fwalk_sglue+0x38>
 8004300:	4629      	mov	r1, r5
 8004302:	4638      	mov	r0, r7
 8004304:	47c0      	blx	r8
 8004306:	4306      	orrs	r6, r0
 8004308:	3568      	adds	r5, #104	@ 0x68
 800430a:	e7e9      	b.n	80042e0 <_fwalk_sglue+0x10>

0800430c <__sread>:
 800430c:	b510      	push	{r4, lr}
 800430e:	460c      	mov	r4, r1
 8004310:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004314:	f000 f86c 	bl	80043f0 <_read_r>
 8004318:	2800      	cmp	r0, #0
 800431a:	bfab      	itete	ge
 800431c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800431e:	89a3      	ldrhlt	r3, [r4, #12]
 8004320:	181b      	addge	r3, r3, r0
 8004322:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004326:	bfac      	ite	ge
 8004328:	6563      	strge	r3, [r4, #84]	@ 0x54
 800432a:	81a3      	strhlt	r3, [r4, #12]
 800432c:	bd10      	pop	{r4, pc}

0800432e <__swrite>:
 800432e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004332:	461f      	mov	r7, r3
 8004334:	898b      	ldrh	r3, [r1, #12]
 8004336:	05db      	lsls	r3, r3, #23
 8004338:	4605      	mov	r5, r0
 800433a:	460c      	mov	r4, r1
 800433c:	4616      	mov	r6, r2
 800433e:	d505      	bpl.n	800434c <__swrite+0x1e>
 8004340:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004344:	2302      	movs	r3, #2
 8004346:	2200      	movs	r2, #0
 8004348:	f000 f840 	bl	80043cc <_lseek_r>
 800434c:	89a3      	ldrh	r3, [r4, #12]
 800434e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004352:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004356:	81a3      	strh	r3, [r4, #12]
 8004358:	4632      	mov	r2, r6
 800435a:	463b      	mov	r3, r7
 800435c:	4628      	mov	r0, r5
 800435e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004362:	f000 b857 	b.w	8004414 <_write_r>

08004366 <__sseek>:
 8004366:	b510      	push	{r4, lr}
 8004368:	460c      	mov	r4, r1
 800436a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800436e:	f000 f82d 	bl	80043cc <_lseek_r>
 8004372:	1c43      	adds	r3, r0, #1
 8004374:	89a3      	ldrh	r3, [r4, #12]
 8004376:	bf15      	itete	ne
 8004378:	6560      	strne	r0, [r4, #84]	@ 0x54
 800437a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800437e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004382:	81a3      	strheq	r3, [r4, #12]
 8004384:	bf18      	it	ne
 8004386:	81a3      	strhne	r3, [r4, #12]
 8004388:	bd10      	pop	{r4, pc}

0800438a <__sclose>:
 800438a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800438e:	f000 b80d 	b.w	80043ac <_close_r>

08004392 <memset>:
 8004392:	4402      	add	r2, r0
 8004394:	4603      	mov	r3, r0
 8004396:	4293      	cmp	r3, r2
 8004398:	d100      	bne.n	800439c <memset+0xa>
 800439a:	4770      	bx	lr
 800439c:	f803 1b01 	strb.w	r1, [r3], #1
 80043a0:	e7f9      	b.n	8004396 <memset+0x4>
	...

080043a4 <_localeconv_r>:
 80043a4:	4800      	ldr	r0, [pc, #0]	@ (80043a8 <_localeconv_r+0x4>)
 80043a6:	4770      	bx	lr
 80043a8:	20000158 	.word	0x20000158

080043ac <_close_r>:
 80043ac:	b538      	push	{r3, r4, r5, lr}
 80043ae:	4d06      	ldr	r5, [pc, #24]	@ (80043c8 <_close_r+0x1c>)
 80043b0:	2300      	movs	r3, #0
 80043b2:	4604      	mov	r4, r0
 80043b4:	4608      	mov	r0, r1
 80043b6:	602b      	str	r3, [r5, #0]
 80043b8:	f7fd f80a 	bl	80013d0 <_close>
 80043bc:	1c43      	adds	r3, r0, #1
 80043be:	d102      	bne.n	80043c6 <_close_r+0x1a>
 80043c0:	682b      	ldr	r3, [r5, #0]
 80043c2:	b103      	cbz	r3, 80043c6 <_close_r+0x1a>
 80043c4:	6023      	str	r3, [r4, #0]
 80043c6:	bd38      	pop	{r3, r4, r5, pc}
 80043c8:	200003c4 	.word	0x200003c4

080043cc <_lseek_r>:
 80043cc:	b538      	push	{r3, r4, r5, lr}
 80043ce:	4d07      	ldr	r5, [pc, #28]	@ (80043ec <_lseek_r+0x20>)
 80043d0:	4604      	mov	r4, r0
 80043d2:	4608      	mov	r0, r1
 80043d4:	4611      	mov	r1, r2
 80043d6:	2200      	movs	r2, #0
 80043d8:	602a      	str	r2, [r5, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	f7fd f81f 	bl	800141e <_lseek>
 80043e0:	1c43      	adds	r3, r0, #1
 80043e2:	d102      	bne.n	80043ea <_lseek_r+0x1e>
 80043e4:	682b      	ldr	r3, [r5, #0]
 80043e6:	b103      	cbz	r3, 80043ea <_lseek_r+0x1e>
 80043e8:	6023      	str	r3, [r4, #0]
 80043ea:	bd38      	pop	{r3, r4, r5, pc}
 80043ec:	200003c4 	.word	0x200003c4

080043f0 <_read_r>:
 80043f0:	b538      	push	{r3, r4, r5, lr}
 80043f2:	4d07      	ldr	r5, [pc, #28]	@ (8004410 <_read_r+0x20>)
 80043f4:	4604      	mov	r4, r0
 80043f6:	4608      	mov	r0, r1
 80043f8:	4611      	mov	r1, r2
 80043fa:	2200      	movs	r2, #0
 80043fc:	602a      	str	r2, [r5, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	f7fc ffad 	bl	800135e <_read>
 8004404:	1c43      	adds	r3, r0, #1
 8004406:	d102      	bne.n	800440e <_read_r+0x1e>
 8004408:	682b      	ldr	r3, [r5, #0]
 800440a:	b103      	cbz	r3, 800440e <_read_r+0x1e>
 800440c:	6023      	str	r3, [r4, #0]
 800440e:	bd38      	pop	{r3, r4, r5, pc}
 8004410:	200003c4 	.word	0x200003c4

08004414 <_write_r>:
 8004414:	b538      	push	{r3, r4, r5, lr}
 8004416:	4d07      	ldr	r5, [pc, #28]	@ (8004434 <_write_r+0x20>)
 8004418:	4604      	mov	r4, r0
 800441a:	4608      	mov	r0, r1
 800441c:	4611      	mov	r1, r2
 800441e:	2200      	movs	r2, #0
 8004420:	602a      	str	r2, [r5, #0]
 8004422:	461a      	mov	r2, r3
 8004424:	f7fc ffb8 	bl	8001398 <_write>
 8004428:	1c43      	adds	r3, r0, #1
 800442a:	d102      	bne.n	8004432 <_write_r+0x1e>
 800442c:	682b      	ldr	r3, [r5, #0]
 800442e:	b103      	cbz	r3, 8004432 <_write_r+0x1e>
 8004430:	6023      	str	r3, [r4, #0]
 8004432:	bd38      	pop	{r3, r4, r5, pc}
 8004434:	200003c4 	.word	0x200003c4

08004438 <__errno>:
 8004438:	4b01      	ldr	r3, [pc, #4]	@ (8004440 <__errno+0x8>)
 800443a:	6818      	ldr	r0, [r3, #0]
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000018 	.word	0x20000018

08004444 <__libc_init_array>:
 8004444:	b570      	push	{r4, r5, r6, lr}
 8004446:	4d0d      	ldr	r5, [pc, #52]	@ (800447c <__libc_init_array+0x38>)
 8004448:	4c0d      	ldr	r4, [pc, #52]	@ (8004480 <__libc_init_array+0x3c>)
 800444a:	1b64      	subs	r4, r4, r5
 800444c:	10a4      	asrs	r4, r4, #2
 800444e:	2600      	movs	r6, #0
 8004450:	42a6      	cmp	r6, r4
 8004452:	d109      	bne.n	8004468 <__libc_init_array+0x24>
 8004454:	4d0b      	ldr	r5, [pc, #44]	@ (8004484 <__libc_init_array+0x40>)
 8004456:	4c0c      	ldr	r4, [pc, #48]	@ (8004488 <__libc_init_array+0x44>)
 8004458:	f001 fec2 	bl	80061e0 <_init>
 800445c:	1b64      	subs	r4, r4, r5
 800445e:	10a4      	asrs	r4, r4, #2
 8004460:	2600      	movs	r6, #0
 8004462:	42a6      	cmp	r6, r4
 8004464:	d105      	bne.n	8004472 <__libc_init_array+0x2e>
 8004466:	bd70      	pop	{r4, r5, r6, pc}
 8004468:	f855 3b04 	ldr.w	r3, [r5], #4
 800446c:	4798      	blx	r3
 800446e:	3601      	adds	r6, #1
 8004470:	e7ee      	b.n	8004450 <__libc_init_array+0xc>
 8004472:	f855 3b04 	ldr.w	r3, [r5], #4
 8004476:	4798      	blx	r3
 8004478:	3601      	adds	r6, #1
 800447a:	e7f2      	b.n	8004462 <__libc_init_array+0x1e>
 800447c:	0800658c 	.word	0x0800658c
 8004480:	0800658c 	.word	0x0800658c
 8004484:	0800658c 	.word	0x0800658c
 8004488:	08006590 	.word	0x08006590

0800448c <__retarget_lock_init_recursive>:
 800448c:	4770      	bx	lr

0800448e <__retarget_lock_acquire_recursive>:
 800448e:	4770      	bx	lr

08004490 <__retarget_lock_release_recursive>:
 8004490:	4770      	bx	lr

08004492 <quorem>:
 8004492:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004496:	6903      	ldr	r3, [r0, #16]
 8004498:	690c      	ldr	r4, [r1, #16]
 800449a:	42a3      	cmp	r3, r4
 800449c:	4607      	mov	r7, r0
 800449e:	db7e      	blt.n	800459e <quorem+0x10c>
 80044a0:	3c01      	subs	r4, #1
 80044a2:	f101 0814 	add.w	r8, r1, #20
 80044a6:	00a3      	lsls	r3, r4, #2
 80044a8:	f100 0514 	add.w	r5, r0, #20
 80044ac:	9300      	str	r3, [sp, #0]
 80044ae:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80044b2:	9301      	str	r3, [sp, #4]
 80044b4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80044b8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80044bc:	3301      	adds	r3, #1
 80044be:	429a      	cmp	r2, r3
 80044c0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80044c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80044c8:	d32e      	bcc.n	8004528 <quorem+0x96>
 80044ca:	f04f 0a00 	mov.w	sl, #0
 80044ce:	46c4      	mov	ip, r8
 80044d0:	46ae      	mov	lr, r5
 80044d2:	46d3      	mov	fp, sl
 80044d4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80044d8:	b298      	uxth	r0, r3
 80044da:	fb06 a000 	mla	r0, r6, r0, sl
 80044de:	0c02      	lsrs	r2, r0, #16
 80044e0:	0c1b      	lsrs	r3, r3, #16
 80044e2:	fb06 2303 	mla	r3, r6, r3, r2
 80044e6:	f8de 2000 	ldr.w	r2, [lr]
 80044ea:	b280      	uxth	r0, r0
 80044ec:	b292      	uxth	r2, r2
 80044ee:	1a12      	subs	r2, r2, r0
 80044f0:	445a      	add	r2, fp
 80044f2:	f8de 0000 	ldr.w	r0, [lr]
 80044f6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8004500:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8004504:	b292      	uxth	r2, r2
 8004506:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800450a:	45e1      	cmp	r9, ip
 800450c:	f84e 2b04 	str.w	r2, [lr], #4
 8004510:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8004514:	d2de      	bcs.n	80044d4 <quorem+0x42>
 8004516:	9b00      	ldr	r3, [sp, #0]
 8004518:	58eb      	ldr	r3, [r5, r3]
 800451a:	b92b      	cbnz	r3, 8004528 <quorem+0x96>
 800451c:	9b01      	ldr	r3, [sp, #4]
 800451e:	3b04      	subs	r3, #4
 8004520:	429d      	cmp	r5, r3
 8004522:	461a      	mov	r2, r3
 8004524:	d32f      	bcc.n	8004586 <quorem+0xf4>
 8004526:	613c      	str	r4, [r7, #16]
 8004528:	4638      	mov	r0, r7
 800452a:	f001 f97f 	bl	800582c <__mcmp>
 800452e:	2800      	cmp	r0, #0
 8004530:	db25      	blt.n	800457e <quorem+0xec>
 8004532:	4629      	mov	r1, r5
 8004534:	2000      	movs	r0, #0
 8004536:	f858 2b04 	ldr.w	r2, [r8], #4
 800453a:	f8d1 c000 	ldr.w	ip, [r1]
 800453e:	fa1f fe82 	uxth.w	lr, r2
 8004542:	fa1f f38c 	uxth.w	r3, ip
 8004546:	eba3 030e 	sub.w	r3, r3, lr
 800454a:	4403      	add	r3, r0
 800454c:	0c12      	lsrs	r2, r2, #16
 800454e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8004552:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8004556:	b29b      	uxth	r3, r3
 8004558:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800455c:	45c1      	cmp	r9, r8
 800455e:	f841 3b04 	str.w	r3, [r1], #4
 8004562:	ea4f 4022 	mov.w	r0, r2, asr #16
 8004566:	d2e6      	bcs.n	8004536 <quorem+0xa4>
 8004568:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800456c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004570:	b922      	cbnz	r2, 800457c <quorem+0xea>
 8004572:	3b04      	subs	r3, #4
 8004574:	429d      	cmp	r5, r3
 8004576:	461a      	mov	r2, r3
 8004578:	d30b      	bcc.n	8004592 <quorem+0x100>
 800457a:	613c      	str	r4, [r7, #16]
 800457c:	3601      	adds	r6, #1
 800457e:	4630      	mov	r0, r6
 8004580:	b003      	add	sp, #12
 8004582:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004586:	6812      	ldr	r2, [r2, #0]
 8004588:	3b04      	subs	r3, #4
 800458a:	2a00      	cmp	r2, #0
 800458c:	d1cb      	bne.n	8004526 <quorem+0x94>
 800458e:	3c01      	subs	r4, #1
 8004590:	e7c6      	b.n	8004520 <quorem+0x8e>
 8004592:	6812      	ldr	r2, [r2, #0]
 8004594:	3b04      	subs	r3, #4
 8004596:	2a00      	cmp	r2, #0
 8004598:	d1ef      	bne.n	800457a <quorem+0xe8>
 800459a:	3c01      	subs	r4, #1
 800459c:	e7ea      	b.n	8004574 <quorem+0xe2>
 800459e:	2000      	movs	r0, #0
 80045a0:	e7ee      	b.n	8004580 <quorem+0xee>
 80045a2:	0000      	movs	r0, r0
 80045a4:	0000      	movs	r0, r0
	...

080045a8 <_dtoa_r>:
 80045a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ac:	69c7      	ldr	r7, [r0, #28]
 80045ae:	b097      	sub	sp, #92	@ 0x5c
 80045b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80045b4:	ec55 4b10 	vmov	r4, r5, d0
 80045b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80045ba:	9107      	str	r1, [sp, #28]
 80045bc:	4681      	mov	r9, r0
 80045be:	920c      	str	r2, [sp, #48]	@ 0x30
 80045c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80045c2:	b97f      	cbnz	r7, 80045e4 <_dtoa_r+0x3c>
 80045c4:	2010      	movs	r0, #16
 80045c6:	f000 fe09 	bl	80051dc <malloc>
 80045ca:	4602      	mov	r2, r0
 80045cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80045d0:	b920      	cbnz	r0, 80045dc <_dtoa_r+0x34>
 80045d2:	4ba9      	ldr	r3, [pc, #676]	@ (8004878 <_dtoa_r+0x2d0>)
 80045d4:	21ef      	movs	r1, #239	@ 0xef
 80045d6:	48a9      	ldr	r0, [pc, #676]	@ (800487c <_dtoa_r+0x2d4>)
 80045d8:	f001 fafa 	bl	8005bd0 <__assert_func>
 80045dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80045e0:	6007      	str	r7, [r0, #0]
 80045e2:	60c7      	str	r7, [r0, #12]
 80045e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80045e8:	6819      	ldr	r1, [r3, #0]
 80045ea:	b159      	cbz	r1, 8004604 <_dtoa_r+0x5c>
 80045ec:	685a      	ldr	r2, [r3, #4]
 80045ee:	604a      	str	r2, [r1, #4]
 80045f0:	2301      	movs	r3, #1
 80045f2:	4093      	lsls	r3, r2
 80045f4:	608b      	str	r3, [r1, #8]
 80045f6:	4648      	mov	r0, r9
 80045f8:	f000 fee6 	bl	80053c8 <_Bfree>
 80045fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8004600:	2200      	movs	r2, #0
 8004602:	601a      	str	r2, [r3, #0]
 8004604:	1e2b      	subs	r3, r5, #0
 8004606:	bfb9      	ittee	lt
 8004608:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800460c:	9305      	strlt	r3, [sp, #20]
 800460e:	2300      	movge	r3, #0
 8004610:	6033      	strge	r3, [r6, #0]
 8004612:	9f05      	ldr	r7, [sp, #20]
 8004614:	4b9a      	ldr	r3, [pc, #616]	@ (8004880 <_dtoa_r+0x2d8>)
 8004616:	bfbc      	itt	lt
 8004618:	2201      	movlt	r2, #1
 800461a:	6032      	strlt	r2, [r6, #0]
 800461c:	43bb      	bics	r3, r7
 800461e:	d112      	bne.n	8004646 <_dtoa_r+0x9e>
 8004620:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004622:	f242 730f 	movw	r3, #9999	@ 0x270f
 8004626:	6013      	str	r3, [r2, #0]
 8004628:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800462c:	4323      	orrs	r3, r4
 800462e:	f000 855a 	beq.w	80050e6 <_dtoa_r+0xb3e>
 8004632:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004634:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8004894 <_dtoa_r+0x2ec>
 8004638:	2b00      	cmp	r3, #0
 800463a:	f000 855c 	beq.w	80050f6 <_dtoa_r+0xb4e>
 800463e:	f10a 0303 	add.w	r3, sl, #3
 8004642:	f000 bd56 	b.w	80050f2 <_dtoa_r+0xb4a>
 8004646:	ed9d 7b04 	vldr	d7, [sp, #16]
 800464a:	2200      	movs	r2, #0
 800464c:	ec51 0b17 	vmov	r0, r1, d7
 8004650:	2300      	movs	r3, #0
 8004652:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8004656:	f7fc fa3f 	bl	8000ad8 <__aeabi_dcmpeq>
 800465a:	4680      	mov	r8, r0
 800465c:	b158      	cbz	r0, 8004676 <_dtoa_r+0xce>
 800465e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8004660:	2301      	movs	r3, #1
 8004662:	6013      	str	r3, [r2, #0]
 8004664:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004666:	b113      	cbz	r3, 800466e <_dtoa_r+0xc6>
 8004668:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800466a:	4b86      	ldr	r3, [pc, #536]	@ (8004884 <_dtoa_r+0x2dc>)
 800466c:	6013      	str	r3, [r2, #0]
 800466e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8004898 <_dtoa_r+0x2f0>
 8004672:	f000 bd40 	b.w	80050f6 <_dtoa_r+0xb4e>
 8004676:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800467a:	aa14      	add	r2, sp, #80	@ 0x50
 800467c:	a915      	add	r1, sp, #84	@ 0x54
 800467e:	4648      	mov	r0, r9
 8004680:	f001 f984 	bl	800598c <__d2b>
 8004684:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8004688:	9002      	str	r0, [sp, #8]
 800468a:	2e00      	cmp	r6, #0
 800468c:	d078      	beq.n	8004780 <_dtoa_r+0x1d8>
 800468e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004690:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8004694:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004698:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800469c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80046a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80046a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80046a8:	4619      	mov	r1, r3
 80046aa:	2200      	movs	r2, #0
 80046ac:	4b76      	ldr	r3, [pc, #472]	@ (8004888 <_dtoa_r+0x2e0>)
 80046ae:	f7fb fdf3 	bl	8000298 <__aeabi_dsub>
 80046b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8004860 <_dtoa_r+0x2b8>)
 80046b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b8:	f7fb ffa6 	bl	8000608 <__aeabi_dmul>
 80046bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8004868 <_dtoa_r+0x2c0>)
 80046be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c2:	f7fb fdeb 	bl	800029c <__adddf3>
 80046c6:	4604      	mov	r4, r0
 80046c8:	4630      	mov	r0, r6
 80046ca:	460d      	mov	r5, r1
 80046cc:	f7fb ff32 	bl	8000534 <__aeabi_i2d>
 80046d0:	a367      	add	r3, pc, #412	@ (adr r3, 8004870 <_dtoa_r+0x2c8>)
 80046d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d6:	f7fb ff97 	bl	8000608 <__aeabi_dmul>
 80046da:	4602      	mov	r2, r0
 80046dc:	460b      	mov	r3, r1
 80046de:	4620      	mov	r0, r4
 80046e0:	4629      	mov	r1, r5
 80046e2:	f7fb fddb 	bl	800029c <__adddf3>
 80046e6:	4604      	mov	r4, r0
 80046e8:	460d      	mov	r5, r1
 80046ea:	f7fc fa3d 	bl	8000b68 <__aeabi_d2iz>
 80046ee:	2200      	movs	r2, #0
 80046f0:	4607      	mov	r7, r0
 80046f2:	2300      	movs	r3, #0
 80046f4:	4620      	mov	r0, r4
 80046f6:	4629      	mov	r1, r5
 80046f8:	f7fc f9f8 	bl	8000aec <__aeabi_dcmplt>
 80046fc:	b140      	cbz	r0, 8004710 <_dtoa_r+0x168>
 80046fe:	4638      	mov	r0, r7
 8004700:	f7fb ff18 	bl	8000534 <__aeabi_i2d>
 8004704:	4622      	mov	r2, r4
 8004706:	462b      	mov	r3, r5
 8004708:	f7fc f9e6 	bl	8000ad8 <__aeabi_dcmpeq>
 800470c:	b900      	cbnz	r0, 8004710 <_dtoa_r+0x168>
 800470e:	3f01      	subs	r7, #1
 8004710:	2f16      	cmp	r7, #22
 8004712:	d852      	bhi.n	80047ba <_dtoa_r+0x212>
 8004714:	4b5d      	ldr	r3, [pc, #372]	@ (800488c <_dtoa_r+0x2e4>)
 8004716:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800471a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800471e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004722:	f7fc f9e3 	bl	8000aec <__aeabi_dcmplt>
 8004726:	2800      	cmp	r0, #0
 8004728:	d049      	beq.n	80047be <_dtoa_r+0x216>
 800472a:	3f01      	subs	r7, #1
 800472c:	2300      	movs	r3, #0
 800472e:	9310      	str	r3, [sp, #64]	@ 0x40
 8004730:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004732:	1b9b      	subs	r3, r3, r6
 8004734:	1e5a      	subs	r2, r3, #1
 8004736:	bf45      	ittet	mi
 8004738:	f1c3 0301 	rsbmi	r3, r3, #1
 800473c:	9300      	strmi	r3, [sp, #0]
 800473e:	2300      	movpl	r3, #0
 8004740:	2300      	movmi	r3, #0
 8004742:	9206      	str	r2, [sp, #24]
 8004744:	bf54      	ite	pl
 8004746:	9300      	strpl	r3, [sp, #0]
 8004748:	9306      	strmi	r3, [sp, #24]
 800474a:	2f00      	cmp	r7, #0
 800474c:	db39      	blt.n	80047c2 <_dtoa_r+0x21a>
 800474e:	9b06      	ldr	r3, [sp, #24]
 8004750:	970d      	str	r7, [sp, #52]	@ 0x34
 8004752:	443b      	add	r3, r7
 8004754:	9306      	str	r3, [sp, #24]
 8004756:	2300      	movs	r3, #0
 8004758:	9308      	str	r3, [sp, #32]
 800475a:	9b07      	ldr	r3, [sp, #28]
 800475c:	2b09      	cmp	r3, #9
 800475e:	d863      	bhi.n	8004828 <_dtoa_r+0x280>
 8004760:	2b05      	cmp	r3, #5
 8004762:	bfc4      	itt	gt
 8004764:	3b04      	subgt	r3, #4
 8004766:	9307      	strgt	r3, [sp, #28]
 8004768:	9b07      	ldr	r3, [sp, #28]
 800476a:	f1a3 0302 	sub.w	r3, r3, #2
 800476e:	bfcc      	ite	gt
 8004770:	2400      	movgt	r4, #0
 8004772:	2401      	movle	r4, #1
 8004774:	2b03      	cmp	r3, #3
 8004776:	d863      	bhi.n	8004840 <_dtoa_r+0x298>
 8004778:	e8df f003 	tbb	[pc, r3]
 800477c:	2b375452 	.word	0x2b375452
 8004780:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8004784:	441e      	add	r6, r3
 8004786:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800478a:	2b20      	cmp	r3, #32
 800478c:	bfc1      	itttt	gt
 800478e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8004792:	409f      	lslgt	r7, r3
 8004794:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8004798:	fa24 f303 	lsrgt.w	r3, r4, r3
 800479c:	bfd6      	itet	le
 800479e:	f1c3 0320 	rsble	r3, r3, #32
 80047a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80047a6:	fa04 f003 	lslle.w	r0, r4, r3
 80047aa:	f7fb feb3 	bl	8000514 <__aeabi_ui2d>
 80047ae:	2201      	movs	r2, #1
 80047b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80047b4:	3e01      	subs	r6, #1
 80047b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80047b8:	e776      	b.n	80046a8 <_dtoa_r+0x100>
 80047ba:	2301      	movs	r3, #1
 80047bc:	e7b7      	b.n	800472e <_dtoa_r+0x186>
 80047be:	9010      	str	r0, [sp, #64]	@ 0x40
 80047c0:	e7b6      	b.n	8004730 <_dtoa_r+0x188>
 80047c2:	9b00      	ldr	r3, [sp, #0]
 80047c4:	1bdb      	subs	r3, r3, r7
 80047c6:	9300      	str	r3, [sp, #0]
 80047c8:	427b      	negs	r3, r7
 80047ca:	9308      	str	r3, [sp, #32]
 80047cc:	2300      	movs	r3, #0
 80047ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80047d0:	e7c3      	b.n	800475a <_dtoa_r+0x1b2>
 80047d2:	2301      	movs	r3, #1
 80047d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80047d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80047d8:	eb07 0b03 	add.w	fp, r7, r3
 80047dc:	f10b 0301 	add.w	r3, fp, #1
 80047e0:	2b01      	cmp	r3, #1
 80047e2:	9303      	str	r3, [sp, #12]
 80047e4:	bfb8      	it	lt
 80047e6:	2301      	movlt	r3, #1
 80047e8:	e006      	b.n	80047f8 <_dtoa_r+0x250>
 80047ea:	2301      	movs	r3, #1
 80047ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80047ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	dd28      	ble.n	8004846 <_dtoa_r+0x29e>
 80047f4:	469b      	mov	fp, r3
 80047f6:	9303      	str	r3, [sp, #12]
 80047f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80047fc:	2100      	movs	r1, #0
 80047fe:	2204      	movs	r2, #4
 8004800:	f102 0514 	add.w	r5, r2, #20
 8004804:	429d      	cmp	r5, r3
 8004806:	d926      	bls.n	8004856 <_dtoa_r+0x2ae>
 8004808:	6041      	str	r1, [r0, #4]
 800480a:	4648      	mov	r0, r9
 800480c:	f000 fd9c 	bl	8005348 <_Balloc>
 8004810:	4682      	mov	sl, r0
 8004812:	2800      	cmp	r0, #0
 8004814:	d142      	bne.n	800489c <_dtoa_r+0x2f4>
 8004816:	4b1e      	ldr	r3, [pc, #120]	@ (8004890 <_dtoa_r+0x2e8>)
 8004818:	4602      	mov	r2, r0
 800481a:	f240 11af 	movw	r1, #431	@ 0x1af
 800481e:	e6da      	b.n	80045d6 <_dtoa_r+0x2e>
 8004820:	2300      	movs	r3, #0
 8004822:	e7e3      	b.n	80047ec <_dtoa_r+0x244>
 8004824:	2300      	movs	r3, #0
 8004826:	e7d5      	b.n	80047d4 <_dtoa_r+0x22c>
 8004828:	2401      	movs	r4, #1
 800482a:	2300      	movs	r3, #0
 800482c:	9307      	str	r3, [sp, #28]
 800482e:	9409      	str	r4, [sp, #36]	@ 0x24
 8004830:	f04f 3bff 	mov.w	fp, #4294967295
 8004834:	2200      	movs	r2, #0
 8004836:	f8cd b00c 	str.w	fp, [sp, #12]
 800483a:	2312      	movs	r3, #18
 800483c:	920c      	str	r2, [sp, #48]	@ 0x30
 800483e:	e7db      	b.n	80047f8 <_dtoa_r+0x250>
 8004840:	2301      	movs	r3, #1
 8004842:	9309      	str	r3, [sp, #36]	@ 0x24
 8004844:	e7f4      	b.n	8004830 <_dtoa_r+0x288>
 8004846:	f04f 0b01 	mov.w	fp, #1
 800484a:	f8cd b00c 	str.w	fp, [sp, #12]
 800484e:	465b      	mov	r3, fp
 8004850:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8004854:	e7d0      	b.n	80047f8 <_dtoa_r+0x250>
 8004856:	3101      	adds	r1, #1
 8004858:	0052      	lsls	r2, r2, #1
 800485a:	e7d1      	b.n	8004800 <_dtoa_r+0x258>
 800485c:	f3af 8000 	nop.w
 8004860:	636f4361 	.word	0x636f4361
 8004864:	3fd287a7 	.word	0x3fd287a7
 8004868:	8b60c8b3 	.word	0x8b60c8b3
 800486c:	3fc68a28 	.word	0x3fc68a28
 8004870:	509f79fb 	.word	0x509f79fb
 8004874:	3fd34413 	.word	0x3fd34413
 8004878:	08006251 	.word	0x08006251
 800487c:	08006268 	.word	0x08006268
 8004880:	7ff00000 	.word	0x7ff00000
 8004884:	08006221 	.word	0x08006221
 8004888:	3ff80000 	.word	0x3ff80000
 800488c:	080063b8 	.word	0x080063b8
 8004890:	080062c0 	.word	0x080062c0
 8004894:	0800624d 	.word	0x0800624d
 8004898:	08006220 	.word	0x08006220
 800489c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80048a0:	6018      	str	r0, [r3, #0]
 80048a2:	9b03      	ldr	r3, [sp, #12]
 80048a4:	2b0e      	cmp	r3, #14
 80048a6:	f200 80a1 	bhi.w	80049ec <_dtoa_r+0x444>
 80048aa:	2c00      	cmp	r4, #0
 80048ac:	f000 809e 	beq.w	80049ec <_dtoa_r+0x444>
 80048b0:	2f00      	cmp	r7, #0
 80048b2:	dd33      	ble.n	800491c <_dtoa_r+0x374>
 80048b4:	4b9c      	ldr	r3, [pc, #624]	@ (8004b28 <_dtoa_r+0x580>)
 80048b6:	f007 020f 	and.w	r2, r7, #15
 80048ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80048be:	ed93 7b00 	vldr	d7, [r3]
 80048c2:	05f8      	lsls	r0, r7, #23
 80048c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80048c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80048cc:	d516      	bpl.n	80048fc <_dtoa_r+0x354>
 80048ce:	4b97      	ldr	r3, [pc, #604]	@ (8004b2c <_dtoa_r+0x584>)
 80048d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80048d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80048d8:	f7fb ffc0 	bl	800085c <__aeabi_ddiv>
 80048dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048e0:	f004 040f 	and.w	r4, r4, #15
 80048e4:	2603      	movs	r6, #3
 80048e6:	4d91      	ldr	r5, [pc, #580]	@ (8004b2c <_dtoa_r+0x584>)
 80048e8:	b954      	cbnz	r4, 8004900 <_dtoa_r+0x358>
 80048ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80048ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80048f2:	f7fb ffb3 	bl	800085c <__aeabi_ddiv>
 80048f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80048fa:	e028      	b.n	800494e <_dtoa_r+0x3a6>
 80048fc:	2602      	movs	r6, #2
 80048fe:	e7f2      	b.n	80048e6 <_dtoa_r+0x33e>
 8004900:	07e1      	lsls	r1, r4, #31
 8004902:	d508      	bpl.n	8004916 <_dtoa_r+0x36e>
 8004904:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004908:	e9d5 2300 	ldrd	r2, r3, [r5]
 800490c:	f7fb fe7c 	bl	8000608 <__aeabi_dmul>
 8004910:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004914:	3601      	adds	r6, #1
 8004916:	1064      	asrs	r4, r4, #1
 8004918:	3508      	adds	r5, #8
 800491a:	e7e5      	b.n	80048e8 <_dtoa_r+0x340>
 800491c:	f000 80af 	beq.w	8004a7e <_dtoa_r+0x4d6>
 8004920:	427c      	negs	r4, r7
 8004922:	4b81      	ldr	r3, [pc, #516]	@ (8004b28 <_dtoa_r+0x580>)
 8004924:	4d81      	ldr	r5, [pc, #516]	@ (8004b2c <_dtoa_r+0x584>)
 8004926:	f004 020f 	and.w	r2, r4, #15
 800492a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800492e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004932:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8004936:	f7fb fe67 	bl	8000608 <__aeabi_dmul>
 800493a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800493e:	1124      	asrs	r4, r4, #4
 8004940:	2300      	movs	r3, #0
 8004942:	2602      	movs	r6, #2
 8004944:	2c00      	cmp	r4, #0
 8004946:	f040 808f 	bne.w	8004a68 <_dtoa_r+0x4c0>
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1d3      	bne.n	80048f6 <_dtoa_r+0x34e>
 800494e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004950:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004954:	2b00      	cmp	r3, #0
 8004956:	f000 8094 	beq.w	8004a82 <_dtoa_r+0x4da>
 800495a:	4b75      	ldr	r3, [pc, #468]	@ (8004b30 <_dtoa_r+0x588>)
 800495c:	2200      	movs	r2, #0
 800495e:	4620      	mov	r0, r4
 8004960:	4629      	mov	r1, r5
 8004962:	f7fc f8c3 	bl	8000aec <__aeabi_dcmplt>
 8004966:	2800      	cmp	r0, #0
 8004968:	f000 808b 	beq.w	8004a82 <_dtoa_r+0x4da>
 800496c:	9b03      	ldr	r3, [sp, #12]
 800496e:	2b00      	cmp	r3, #0
 8004970:	f000 8087 	beq.w	8004a82 <_dtoa_r+0x4da>
 8004974:	f1bb 0f00 	cmp.w	fp, #0
 8004978:	dd34      	ble.n	80049e4 <_dtoa_r+0x43c>
 800497a:	4620      	mov	r0, r4
 800497c:	4b6d      	ldr	r3, [pc, #436]	@ (8004b34 <_dtoa_r+0x58c>)
 800497e:	2200      	movs	r2, #0
 8004980:	4629      	mov	r1, r5
 8004982:	f7fb fe41 	bl	8000608 <__aeabi_dmul>
 8004986:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800498a:	f107 38ff 	add.w	r8, r7, #4294967295
 800498e:	3601      	adds	r6, #1
 8004990:	465c      	mov	r4, fp
 8004992:	4630      	mov	r0, r6
 8004994:	f7fb fdce 	bl	8000534 <__aeabi_i2d>
 8004998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800499c:	f7fb fe34 	bl	8000608 <__aeabi_dmul>
 80049a0:	4b65      	ldr	r3, [pc, #404]	@ (8004b38 <_dtoa_r+0x590>)
 80049a2:	2200      	movs	r2, #0
 80049a4:	f7fb fc7a 	bl	800029c <__adddf3>
 80049a8:	4605      	mov	r5, r0
 80049aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80049ae:	2c00      	cmp	r4, #0
 80049b0:	d16a      	bne.n	8004a88 <_dtoa_r+0x4e0>
 80049b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049b6:	4b61      	ldr	r3, [pc, #388]	@ (8004b3c <_dtoa_r+0x594>)
 80049b8:	2200      	movs	r2, #0
 80049ba:	f7fb fc6d 	bl	8000298 <__aeabi_dsub>
 80049be:	4602      	mov	r2, r0
 80049c0:	460b      	mov	r3, r1
 80049c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80049c6:	462a      	mov	r2, r5
 80049c8:	4633      	mov	r3, r6
 80049ca:	f7fc f8ad 	bl	8000b28 <__aeabi_dcmpgt>
 80049ce:	2800      	cmp	r0, #0
 80049d0:	f040 8298 	bne.w	8004f04 <_dtoa_r+0x95c>
 80049d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80049d8:	462a      	mov	r2, r5
 80049da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80049de:	f7fc f885 	bl	8000aec <__aeabi_dcmplt>
 80049e2:	bb38      	cbnz	r0, 8004a34 <_dtoa_r+0x48c>
 80049e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80049e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80049ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	f2c0 8157 	blt.w	8004ca2 <_dtoa_r+0x6fa>
 80049f4:	2f0e      	cmp	r7, #14
 80049f6:	f300 8154 	bgt.w	8004ca2 <_dtoa_r+0x6fa>
 80049fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004b28 <_dtoa_r+0x580>)
 80049fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8004a00:	ed93 7b00 	vldr	d7, [r3]
 8004a04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	ed8d 7b00 	vstr	d7, [sp]
 8004a0c:	f280 80e5 	bge.w	8004bda <_dtoa_r+0x632>
 8004a10:	9b03      	ldr	r3, [sp, #12]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	f300 80e1 	bgt.w	8004bda <_dtoa_r+0x632>
 8004a18:	d10c      	bne.n	8004a34 <_dtoa_r+0x48c>
 8004a1a:	4b48      	ldr	r3, [pc, #288]	@ (8004b3c <_dtoa_r+0x594>)
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	ec51 0b17 	vmov	r0, r1, d7
 8004a22:	f7fb fdf1 	bl	8000608 <__aeabi_dmul>
 8004a26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a2a:	f7fc f873 	bl	8000b14 <__aeabi_dcmpge>
 8004a2e:	2800      	cmp	r0, #0
 8004a30:	f000 8266 	beq.w	8004f00 <_dtoa_r+0x958>
 8004a34:	2400      	movs	r4, #0
 8004a36:	4625      	mov	r5, r4
 8004a38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8004a3a:	4656      	mov	r6, sl
 8004a3c:	ea6f 0803 	mvn.w	r8, r3
 8004a40:	2700      	movs	r7, #0
 8004a42:	4621      	mov	r1, r4
 8004a44:	4648      	mov	r0, r9
 8004a46:	f000 fcbf 	bl	80053c8 <_Bfree>
 8004a4a:	2d00      	cmp	r5, #0
 8004a4c:	f000 80bd 	beq.w	8004bca <_dtoa_r+0x622>
 8004a50:	b12f      	cbz	r7, 8004a5e <_dtoa_r+0x4b6>
 8004a52:	42af      	cmp	r7, r5
 8004a54:	d003      	beq.n	8004a5e <_dtoa_r+0x4b6>
 8004a56:	4639      	mov	r1, r7
 8004a58:	4648      	mov	r0, r9
 8004a5a:	f000 fcb5 	bl	80053c8 <_Bfree>
 8004a5e:	4629      	mov	r1, r5
 8004a60:	4648      	mov	r0, r9
 8004a62:	f000 fcb1 	bl	80053c8 <_Bfree>
 8004a66:	e0b0      	b.n	8004bca <_dtoa_r+0x622>
 8004a68:	07e2      	lsls	r2, r4, #31
 8004a6a:	d505      	bpl.n	8004a78 <_dtoa_r+0x4d0>
 8004a6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004a70:	f7fb fdca 	bl	8000608 <__aeabi_dmul>
 8004a74:	3601      	adds	r6, #1
 8004a76:	2301      	movs	r3, #1
 8004a78:	1064      	asrs	r4, r4, #1
 8004a7a:	3508      	adds	r5, #8
 8004a7c:	e762      	b.n	8004944 <_dtoa_r+0x39c>
 8004a7e:	2602      	movs	r6, #2
 8004a80:	e765      	b.n	800494e <_dtoa_r+0x3a6>
 8004a82:	9c03      	ldr	r4, [sp, #12]
 8004a84:	46b8      	mov	r8, r7
 8004a86:	e784      	b.n	8004992 <_dtoa_r+0x3ea>
 8004a88:	4b27      	ldr	r3, [pc, #156]	@ (8004b28 <_dtoa_r+0x580>)
 8004a8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004a8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8004a90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8004a94:	4454      	add	r4, sl
 8004a96:	2900      	cmp	r1, #0
 8004a98:	d054      	beq.n	8004b44 <_dtoa_r+0x59c>
 8004a9a:	4929      	ldr	r1, [pc, #164]	@ (8004b40 <_dtoa_r+0x598>)
 8004a9c:	2000      	movs	r0, #0
 8004a9e:	f7fb fedd 	bl	800085c <__aeabi_ddiv>
 8004aa2:	4633      	mov	r3, r6
 8004aa4:	462a      	mov	r2, r5
 8004aa6:	f7fb fbf7 	bl	8000298 <__aeabi_dsub>
 8004aaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004aae:	4656      	mov	r6, sl
 8004ab0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ab4:	f7fc f858 	bl	8000b68 <__aeabi_d2iz>
 8004ab8:	4605      	mov	r5, r0
 8004aba:	f7fb fd3b 	bl	8000534 <__aeabi_i2d>
 8004abe:	4602      	mov	r2, r0
 8004ac0:	460b      	mov	r3, r1
 8004ac2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004ac6:	f7fb fbe7 	bl	8000298 <__aeabi_dsub>
 8004aca:	3530      	adds	r5, #48	@ 0x30
 8004acc:	4602      	mov	r2, r0
 8004ace:	460b      	mov	r3, r1
 8004ad0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004ad4:	f806 5b01 	strb.w	r5, [r6], #1
 8004ad8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004adc:	f7fc f806 	bl	8000aec <__aeabi_dcmplt>
 8004ae0:	2800      	cmp	r0, #0
 8004ae2:	d172      	bne.n	8004bca <_dtoa_r+0x622>
 8004ae4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004ae8:	4911      	ldr	r1, [pc, #68]	@ (8004b30 <_dtoa_r+0x588>)
 8004aea:	2000      	movs	r0, #0
 8004aec:	f7fb fbd4 	bl	8000298 <__aeabi_dsub>
 8004af0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004af4:	f7fb fffa 	bl	8000aec <__aeabi_dcmplt>
 8004af8:	2800      	cmp	r0, #0
 8004afa:	f040 80b4 	bne.w	8004c66 <_dtoa_r+0x6be>
 8004afe:	42a6      	cmp	r6, r4
 8004b00:	f43f af70 	beq.w	80049e4 <_dtoa_r+0x43c>
 8004b04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b08:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <_dtoa_r+0x58c>)
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f7fb fd7c 	bl	8000608 <__aeabi_dmul>
 8004b10:	4b08      	ldr	r3, [pc, #32]	@ (8004b34 <_dtoa_r+0x58c>)
 8004b12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b16:	2200      	movs	r2, #0
 8004b18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b1c:	f7fb fd74 	bl	8000608 <__aeabi_dmul>
 8004b20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004b24:	e7c4      	b.n	8004ab0 <_dtoa_r+0x508>
 8004b26:	bf00      	nop
 8004b28:	080063b8 	.word	0x080063b8
 8004b2c:	08006390 	.word	0x08006390
 8004b30:	3ff00000 	.word	0x3ff00000
 8004b34:	40240000 	.word	0x40240000
 8004b38:	401c0000 	.word	0x401c0000
 8004b3c:	40140000 	.word	0x40140000
 8004b40:	3fe00000 	.word	0x3fe00000
 8004b44:	4631      	mov	r1, r6
 8004b46:	4628      	mov	r0, r5
 8004b48:	f7fb fd5e 	bl	8000608 <__aeabi_dmul>
 8004b4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8004b50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8004b52:	4656      	mov	r6, sl
 8004b54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b58:	f7fc f806 	bl	8000b68 <__aeabi_d2iz>
 8004b5c:	4605      	mov	r5, r0
 8004b5e:	f7fb fce9 	bl	8000534 <__aeabi_i2d>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b6a:	f7fb fb95 	bl	8000298 <__aeabi_dsub>
 8004b6e:	3530      	adds	r5, #48	@ 0x30
 8004b70:	f806 5b01 	strb.w	r5, [r6], #1
 8004b74:	4602      	mov	r2, r0
 8004b76:	460b      	mov	r3, r1
 8004b78:	42a6      	cmp	r6, r4
 8004b7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004b7e:	f04f 0200 	mov.w	r2, #0
 8004b82:	d124      	bne.n	8004bce <_dtoa_r+0x626>
 8004b84:	4baf      	ldr	r3, [pc, #700]	@ (8004e44 <_dtoa_r+0x89c>)
 8004b86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8004b8a:	f7fb fb87 	bl	800029c <__adddf3>
 8004b8e:	4602      	mov	r2, r0
 8004b90:	460b      	mov	r3, r1
 8004b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004b96:	f7fb ffc7 	bl	8000b28 <__aeabi_dcmpgt>
 8004b9a:	2800      	cmp	r0, #0
 8004b9c:	d163      	bne.n	8004c66 <_dtoa_r+0x6be>
 8004b9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8004ba2:	49a8      	ldr	r1, [pc, #672]	@ (8004e44 <_dtoa_r+0x89c>)
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	f7fb fb77 	bl	8000298 <__aeabi_dsub>
 8004baa:	4602      	mov	r2, r0
 8004bac:	460b      	mov	r3, r1
 8004bae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004bb2:	f7fb ff9b 	bl	8000aec <__aeabi_dcmplt>
 8004bb6:	2800      	cmp	r0, #0
 8004bb8:	f43f af14 	beq.w	80049e4 <_dtoa_r+0x43c>
 8004bbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8004bbe:	1e73      	subs	r3, r6, #1
 8004bc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8004bc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004bc6:	2b30      	cmp	r3, #48	@ 0x30
 8004bc8:	d0f8      	beq.n	8004bbc <_dtoa_r+0x614>
 8004bca:	4647      	mov	r7, r8
 8004bcc:	e03b      	b.n	8004c46 <_dtoa_r+0x69e>
 8004bce:	4b9e      	ldr	r3, [pc, #632]	@ (8004e48 <_dtoa_r+0x8a0>)
 8004bd0:	f7fb fd1a 	bl	8000608 <__aeabi_dmul>
 8004bd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8004bd8:	e7bc      	b.n	8004b54 <_dtoa_r+0x5ac>
 8004bda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8004bde:	4656      	mov	r6, sl
 8004be0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004be4:	4620      	mov	r0, r4
 8004be6:	4629      	mov	r1, r5
 8004be8:	f7fb fe38 	bl	800085c <__aeabi_ddiv>
 8004bec:	f7fb ffbc 	bl	8000b68 <__aeabi_d2iz>
 8004bf0:	4680      	mov	r8, r0
 8004bf2:	f7fb fc9f 	bl	8000534 <__aeabi_i2d>
 8004bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004bfa:	f7fb fd05 	bl	8000608 <__aeabi_dmul>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	4620      	mov	r0, r4
 8004c04:	4629      	mov	r1, r5
 8004c06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004c0a:	f7fb fb45 	bl	8000298 <__aeabi_dsub>
 8004c0e:	f806 4b01 	strb.w	r4, [r6], #1
 8004c12:	9d03      	ldr	r5, [sp, #12]
 8004c14:	eba6 040a 	sub.w	r4, r6, sl
 8004c18:	42a5      	cmp	r5, r4
 8004c1a:	4602      	mov	r2, r0
 8004c1c:	460b      	mov	r3, r1
 8004c1e:	d133      	bne.n	8004c88 <_dtoa_r+0x6e0>
 8004c20:	f7fb fb3c 	bl	800029c <__adddf3>
 8004c24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c28:	4604      	mov	r4, r0
 8004c2a:	460d      	mov	r5, r1
 8004c2c:	f7fb ff7c 	bl	8000b28 <__aeabi_dcmpgt>
 8004c30:	b9c0      	cbnz	r0, 8004c64 <_dtoa_r+0x6bc>
 8004c32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004c36:	4620      	mov	r0, r4
 8004c38:	4629      	mov	r1, r5
 8004c3a:	f7fb ff4d 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c3e:	b110      	cbz	r0, 8004c46 <_dtoa_r+0x69e>
 8004c40:	f018 0f01 	tst.w	r8, #1
 8004c44:	d10e      	bne.n	8004c64 <_dtoa_r+0x6bc>
 8004c46:	9902      	ldr	r1, [sp, #8]
 8004c48:	4648      	mov	r0, r9
 8004c4a:	f000 fbbd 	bl	80053c8 <_Bfree>
 8004c4e:	2300      	movs	r3, #0
 8004c50:	7033      	strb	r3, [r6, #0]
 8004c52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004c54:	3701      	adds	r7, #1
 8004c56:	601f      	str	r7, [r3, #0]
 8004c58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	f000 824b 	beq.w	80050f6 <_dtoa_r+0xb4e>
 8004c60:	601e      	str	r6, [r3, #0]
 8004c62:	e248      	b.n	80050f6 <_dtoa_r+0xb4e>
 8004c64:	46b8      	mov	r8, r7
 8004c66:	4633      	mov	r3, r6
 8004c68:	461e      	mov	r6, r3
 8004c6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8004c6e:	2a39      	cmp	r2, #57	@ 0x39
 8004c70:	d106      	bne.n	8004c80 <_dtoa_r+0x6d8>
 8004c72:	459a      	cmp	sl, r3
 8004c74:	d1f8      	bne.n	8004c68 <_dtoa_r+0x6c0>
 8004c76:	2230      	movs	r2, #48	@ 0x30
 8004c78:	f108 0801 	add.w	r8, r8, #1
 8004c7c:	f88a 2000 	strb.w	r2, [sl]
 8004c80:	781a      	ldrb	r2, [r3, #0]
 8004c82:	3201      	adds	r2, #1
 8004c84:	701a      	strb	r2, [r3, #0]
 8004c86:	e7a0      	b.n	8004bca <_dtoa_r+0x622>
 8004c88:	4b6f      	ldr	r3, [pc, #444]	@ (8004e48 <_dtoa_r+0x8a0>)
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	f7fb fcbc 	bl	8000608 <__aeabi_dmul>
 8004c90:	2200      	movs	r2, #0
 8004c92:	2300      	movs	r3, #0
 8004c94:	4604      	mov	r4, r0
 8004c96:	460d      	mov	r5, r1
 8004c98:	f7fb ff1e 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c9c:	2800      	cmp	r0, #0
 8004c9e:	d09f      	beq.n	8004be0 <_dtoa_r+0x638>
 8004ca0:	e7d1      	b.n	8004c46 <_dtoa_r+0x69e>
 8004ca2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004ca4:	2a00      	cmp	r2, #0
 8004ca6:	f000 80ea 	beq.w	8004e7e <_dtoa_r+0x8d6>
 8004caa:	9a07      	ldr	r2, [sp, #28]
 8004cac:	2a01      	cmp	r2, #1
 8004cae:	f300 80cd 	bgt.w	8004e4c <_dtoa_r+0x8a4>
 8004cb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004cb4:	2a00      	cmp	r2, #0
 8004cb6:	f000 80c1 	beq.w	8004e3c <_dtoa_r+0x894>
 8004cba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8004cbe:	9c08      	ldr	r4, [sp, #32]
 8004cc0:	9e00      	ldr	r6, [sp, #0]
 8004cc2:	9a00      	ldr	r2, [sp, #0]
 8004cc4:	441a      	add	r2, r3
 8004cc6:	9200      	str	r2, [sp, #0]
 8004cc8:	9a06      	ldr	r2, [sp, #24]
 8004cca:	2101      	movs	r1, #1
 8004ccc:	441a      	add	r2, r3
 8004cce:	4648      	mov	r0, r9
 8004cd0:	9206      	str	r2, [sp, #24]
 8004cd2:	f000 fc2d 	bl	8005530 <__i2b>
 8004cd6:	4605      	mov	r5, r0
 8004cd8:	b166      	cbz	r6, 8004cf4 <_dtoa_r+0x74c>
 8004cda:	9b06      	ldr	r3, [sp, #24]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	dd09      	ble.n	8004cf4 <_dtoa_r+0x74c>
 8004ce0:	42b3      	cmp	r3, r6
 8004ce2:	9a00      	ldr	r2, [sp, #0]
 8004ce4:	bfa8      	it	ge
 8004ce6:	4633      	movge	r3, r6
 8004ce8:	1ad2      	subs	r2, r2, r3
 8004cea:	9200      	str	r2, [sp, #0]
 8004cec:	9a06      	ldr	r2, [sp, #24]
 8004cee:	1af6      	subs	r6, r6, r3
 8004cf0:	1ad3      	subs	r3, r2, r3
 8004cf2:	9306      	str	r3, [sp, #24]
 8004cf4:	9b08      	ldr	r3, [sp, #32]
 8004cf6:	b30b      	cbz	r3, 8004d3c <_dtoa_r+0x794>
 8004cf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	f000 80c6 	beq.w	8004e8c <_dtoa_r+0x8e4>
 8004d00:	2c00      	cmp	r4, #0
 8004d02:	f000 80c0 	beq.w	8004e86 <_dtoa_r+0x8de>
 8004d06:	4629      	mov	r1, r5
 8004d08:	4622      	mov	r2, r4
 8004d0a:	4648      	mov	r0, r9
 8004d0c:	f000 fcc8 	bl	80056a0 <__pow5mult>
 8004d10:	9a02      	ldr	r2, [sp, #8]
 8004d12:	4601      	mov	r1, r0
 8004d14:	4605      	mov	r5, r0
 8004d16:	4648      	mov	r0, r9
 8004d18:	f000 fc20 	bl	800555c <__multiply>
 8004d1c:	9902      	ldr	r1, [sp, #8]
 8004d1e:	4680      	mov	r8, r0
 8004d20:	4648      	mov	r0, r9
 8004d22:	f000 fb51 	bl	80053c8 <_Bfree>
 8004d26:	9b08      	ldr	r3, [sp, #32]
 8004d28:	1b1b      	subs	r3, r3, r4
 8004d2a:	9308      	str	r3, [sp, #32]
 8004d2c:	f000 80b1 	beq.w	8004e92 <_dtoa_r+0x8ea>
 8004d30:	9a08      	ldr	r2, [sp, #32]
 8004d32:	4641      	mov	r1, r8
 8004d34:	4648      	mov	r0, r9
 8004d36:	f000 fcb3 	bl	80056a0 <__pow5mult>
 8004d3a:	9002      	str	r0, [sp, #8]
 8004d3c:	2101      	movs	r1, #1
 8004d3e:	4648      	mov	r0, r9
 8004d40:	f000 fbf6 	bl	8005530 <__i2b>
 8004d44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d46:	4604      	mov	r4, r0
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	f000 81d8 	beq.w	80050fe <_dtoa_r+0xb56>
 8004d4e:	461a      	mov	r2, r3
 8004d50:	4601      	mov	r1, r0
 8004d52:	4648      	mov	r0, r9
 8004d54:	f000 fca4 	bl	80056a0 <__pow5mult>
 8004d58:	9b07      	ldr	r3, [sp, #28]
 8004d5a:	2b01      	cmp	r3, #1
 8004d5c:	4604      	mov	r4, r0
 8004d5e:	f300 809f 	bgt.w	8004ea0 <_dtoa_r+0x8f8>
 8004d62:	9b04      	ldr	r3, [sp, #16]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	f040 8097 	bne.w	8004e98 <_dtoa_r+0x8f0>
 8004d6a:	9b05      	ldr	r3, [sp, #20]
 8004d6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f040 8093 	bne.w	8004e9c <_dtoa_r+0x8f4>
 8004d76:	9b05      	ldr	r3, [sp, #20]
 8004d78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004d7c:	0d1b      	lsrs	r3, r3, #20
 8004d7e:	051b      	lsls	r3, r3, #20
 8004d80:	b133      	cbz	r3, 8004d90 <_dtoa_r+0x7e8>
 8004d82:	9b00      	ldr	r3, [sp, #0]
 8004d84:	3301      	adds	r3, #1
 8004d86:	9300      	str	r3, [sp, #0]
 8004d88:	9b06      	ldr	r3, [sp, #24]
 8004d8a:	3301      	adds	r3, #1
 8004d8c:	9306      	str	r3, [sp, #24]
 8004d8e:	2301      	movs	r3, #1
 8004d90:	9308      	str	r3, [sp, #32]
 8004d92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	f000 81b8 	beq.w	800510a <_dtoa_r+0xb62>
 8004d9a:	6923      	ldr	r3, [r4, #16]
 8004d9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8004da0:	6918      	ldr	r0, [r3, #16]
 8004da2:	f000 fb79 	bl	8005498 <__hi0bits>
 8004da6:	f1c0 0020 	rsb	r0, r0, #32
 8004daa:	9b06      	ldr	r3, [sp, #24]
 8004dac:	4418      	add	r0, r3
 8004dae:	f010 001f 	ands.w	r0, r0, #31
 8004db2:	f000 8082 	beq.w	8004eba <_dtoa_r+0x912>
 8004db6:	f1c0 0320 	rsb	r3, r0, #32
 8004dba:	2b04      	cmp	r3, #4
 8004dbc:	dd73      	ble.n	8004ea6 <_dtoa_r+0x8fe>
 8004dbe:	9b00      	ldr	r3, [sp, #0]
 8004dc0:	f1c0 001c 	rsb	r0, r0, #28
 8004dc4:	4403      	add	r3, r0
 8004dc6:	9300      	str	r3, [sp, #0]
 8004dc8:	9b06      	ldr	r3, [sp, #24]
 8004dca:	4403      	add	r3, r0
 8004dcc:	4406      	add	r6, r0
 8004dce:	9306      	str	r3, [sp, #24]
 8004dd0:	9b00      	ldr	r3, [sp, #0]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	dd05      	ble.n	8004de2 <_dtoa_r+0x83a>
 8004dd6:	9902      	ldr	r1, [sp, #8]
 8004dd8:	461a      	mov	r2, r3
 8004dda:	4648      	mov	r0, r9
 8004ddc:	f000 fcba 	bl	8005754 <__lshift>
 8004de0:	9002      	str	r0, [sp, #8]
 8004de2:	9b06      	ldr	r3, [sp, #24]
 8004de4:	2b00      	cmp	r3, #0
 8004de6:	dd05      	ble.n	8004df4 <_dtoa_r+0x84c>
 8004de8:	4621      	mov	r1, r4
 8004dea:	461a      	mov	r2, r3
 8004dec:	4648      	mov	r0, r9
 8004dee:	f000 fcb1 	bl	8005754 <__lshift>
 8004df2:	4604      	mov	r4, r0
 8004df4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d061      	beq.n	8004ebe <_dtoa_r+0x916>
 8004dfa:	9802      	ldr	r0, [sp, #8]
 8004dfc:	4621      	mov	r1, r4
 8004dfe:	f000 fd15 	bl	800582c <__mcmp>
 8004e02:	2800      	cmp	r0, #0
 8004e04:	da5b      	bge.n	8004ebe <_dtoa_r+0x916>
 8004e06:	2300      	movs	r3, #0
 8004e08:	9902      	ldr	r1, [sp, #8]
 8004e0a:	220a      	movs	r2, #10
 8004e0c:	4648      	mov	r0, r9
 8004e0e:	f000 fafd 	bl	800540c <__multadd>
 8004e12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e14:	9002      	str	r0, [sp, #8]
 8004e16:	f107 38ff 	add.w	r8, r7, #4294967295
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	f000 8177 	beq.w	800510e <_dtoa_r+0xb66>
 8004e20:	4629      	mov	r1, r5
 8004e22:	2300      	movs	r3, #0
 8004e24:	220a      	movs	r2, #10
 8004e26:	4648      	mov	r0, r9
 8004e28:	f000 faf0 	bl	800540c <__multadd>
 8004e2c:	f1bb 0f00 	cmp.w	fp, #0
 8004e30:	4605      	mov	r5, r0
 8004e32:	dc6f      	bgt.n	8004f14 <_dtoa_r+0x96c>
 8004e34:	9b07      	ldr	r3, [sp, #28]
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	dc49      	bgt.n	8004ece <_dtoa_r+0x926>
 8004e3a:	e06b      	b.n	8004f14 <_dtoa_r+0x96c>
 8004e3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004e3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004e42:	e73c      	b.n	8004cbe <_dtoa_r+0x716>
 8004e44:	3fe00000 	.word	0x3fe00000
 8004e48:	40240000 	.word	0x40240000
 8004e4c:	9b03      	ldr	r3, [sp, #12]
 8004e4e:	1e5c      	subs	r4, r3, #1
 8004e50:	9b08      	ldr	r3, [sp, #32]
 8004e52:	42a3      	cmp	r3, r4
 8004e54:	db09      	blt.n	8004e6a <_dtoa_r+0x8c2>
 8004e56:	1b1c      	subs	r4, r3, r4
 8004e58:	9b03      	ldr	r3, [sp, #12]
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	f6bf af30 	bge.w	8004cc0 <_dtoa_r+0x718>
 8004e60:	9b00      	ldr	r3, [sp, #0]
 8004e62:	9a03      	ldr	r2, [sp, #12]
 8004e64:	1a9e      	subs	r6, r3, r2
 8004e66:	2300      	movs	r3, #0
 8004e68:	e72b      	b.n	8004cc2 <_dtoa_r+0x71a>
 8004e6a:	9b08      	ldr	r3, [sp, #32]
 8004e6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8004e6e:	9408      	str	r4, [sp, #32]
 8004e70:	1ae3      	subs	r3, r4, r3
 8004e72:	441a      	add	r2, r3
 8004e74:	9e00      	ldr	r6, [sp, #0]
 8004e76:	9b03      	ldr	r3, [sp, #12]
 8004e78:	920d      	str	r2, [sp, #52]	@ 0x34
 8004e7a:	2400      	movs	r4, #0
 8004e7c:	e721      	b.n	8004cc2 <_dtoa_r+0x71a>
 8004e7e:	9c08      	ldr	r4, [sp, #32]
 8004e80:	9e00      	ldr	r6, [sp, #0]
 8004e82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8004e84:	e728      	b.n	8004cd8 <_dtoa_r+0x730>
 8004e86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004e8a:	e751      	b.n	8004d30 <_dtoa_r+0x788>
 8004e8c:	9a08      	ldr	r2, [sp, #32]
 8004e8e:	9902      	ldr	r1, [sp, #8]
 8004e90:	e750      	b.n	8004d34 <_dtoa_r+0x78c>
 8004e92:	f8cd 8008 	str.w	r8, [sp, #8]
 8004e96:	e751      	b.n	8004d3c <_dtoa_r+0x794>
 8004e98:	2300      	movs	r3, #0
 8004e9a:	e779      	b.n	8004d90 <_dtoa_r+0x7e8>
 8004e9c:	9b04      	ldr	r3, [sp, #16]
 8004e9e:	e777      	b.n	8004d90 <_dtoa_r+0x7e8>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	9308      	str	r3, [sp, #32]
 8004ea4:	e779      	b.n	8004d9a <_dtoa_r+0x7f2>
 8004ea6:	d093      	beq.n	8004dd0 <_dtoa_r+0x828>
 8004ea8:	9a00      	ldr	r2, [sp, #0]
 8004eaa:	331c      	adds	r3, #28
 8004eac:	441a      	add	r2, r3
 8004eae:	9200      	str	r2, [sp, #0]
 8004eb0:	9a06      	ldr	r2, [sp, #24]
 8004eb2:	441a      	add	r2, r3
 8004eb4:	441e      	add	r6, r3
 8004eb6:	9206      	str	r2, [sp, #24]
 8004eb8:	e78a      	b.n	8004dd0 <_dtoa_r+0x828>
 8004eba:	4603      	mov	r3, r0
 8004ebc:	e7f4      	b.n	8004ea8 <_dtoa_r+0x900>
 8004ebe:	9b03      	ldr	r3, [sp, #12]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	46b8      	mov	r8, r7
 8004ec4:	dc20      	bgt.n	8004f08 <_dtoa_r+0x960>
 8004ec6:	469b      	mov	fp, r3
 8004ec8:	9b07      	ldr	r3, [sp, #28]
 8004eca:	2b02      	cmp	r3, #2
 8004ecc:	dd1e      	ble.n	8004f0c <_dtoa_r+0x964>
 8004ece:	f1bb 0f00 	cmp.w	fp, #0
 8004ed2:	f47f adb1 	bne.w	8004a38 <_dtoa_r+0x490>
 8004ed6:	4621      	mov	r1, r4
 8004ed8:	465b      	mov	r3, fp
 8004eda:	2205      	movs	r2, #5
 8004edc:	4648      	mov	r0, r9
 8004ede:	f000 fa95 	bl	800540c <__multadd>
 8004ee2:	4601      	mov	r1, r0
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	9802      	ldr	r0, [sp, #8]
 8004ee8:	f000 fca0 	bl	800582c <__mcmp>
 8004eec:	2800      	cmp	r0, #0
 8004eee:	f77f ada3 	ble.w	8004a38 <_dtoa_r+0x490>
 8004ef2:	4656      	mov	r6, sl
 8004ef4:	2331      	movs	r3, #49	@ 0x31
 8004ef6:	f806 3b01 	strb.w	r3, [r6], #1
 8004efa:	f108 0801 	add.w	r8, r8, #1
 8004efe:	e59f      	b.n	8004a40 <_dtoa_r+0x498>
 8004f00:	9c03      	ldr	r4, [sp, #12]
 8004f02:	46b8      	mov	r8, r7
 8004f04:	4625      	mov	r5, r4
 8004f06:	e7f4      	b.n	8004ef2 <_dtoa_r+0x94a>
 8004f08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8004f0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	f000 8101 	beq.w	8005116 <_dtoa_r+0xb6e>
 8004f14:	2e00      	cmp	r6, #0
 8004f16:	dd05      	ble.n	8004f24 <_dtoa_r+0x97c>
 8004f18:	4629      	mov	r1, r5
 8004f1a:	4632      	mov	r2, r6
 8004f1c:	4648      	mov	r0, r9
 8004f1e:	f000 fc19 	bl	8005754 <__lshift>
 8004f22:	4605      	mov	r5, r0
 8004f24:	9b08      	ldr	r3, [sp, #32]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d05c      	beq.n	8004fe4 <_dtoa_r+0xa3c>
 8004f2a:	6869      	ldr	r1, [r5, #4]
 8004f2c:	4648      	mov	r0, r9
 8004f2e:	f000 fa0b 	bl	8005348 <_Balloc>
 8004f32:	4606      	mov	r6, r0
 8004f34:	b928      	cbnz	r0, 8004f42 <_dtoa_r+0x99a>
 8004f36:	4b82      	ldr	r3, [pc, #520]	@ (8005140 <_dtoa_r+0xb98>)
 8004f38:	4602      	mov	r2, r0
 8004f3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8004f3e:	f7ff bb4a 	b.w	80045d6 <_dtoa_r+0x2e>
 8004f42:	692a      	ldr	r2, [r5, #16]
 8004f44:	3202      	adds	r2, #2
 8004f46:	0092      	lsls	r2, r2, #2
 8004f48:	f105 010c 	add.w	r1, r5, #12
 8004f4c:	300c      	adds	r0, #12
 8004f4e:	f000 fe31 	bl	8005bb4 <memcpy>
 8004f52:	2201      	movs	r2, #1
 8004f54:	4631      	mov	r1, r6
 8004f56:	4648      	mov	r0, r9
 8004f58:	f000 fbfc 	bl	8005754 <__lshift>
 8004f5c:	f10a 0301 	add.w	r3, sl, #1
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	eb0a 030b 	add.w	r3, sl, fp
 8004f66:	9308      	str	r3, [sp, #32]
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	462f      	mov	r7, r5
 8004f70:	9306      	str	r3, [sp, #24]
 8004f72:	4605      	mov	r5, r0
 8004f74:	9b00      	ldr	r3, [sp, #0]
 8004f76:	9802      	ldr	r0, [sp, #8]
 8004f78:	4621      	mov	r1, r4
 8004f7a:	f103 3bff 	add.w	fp, r3, #4294967295
 8004f7e:	f7ff fa88 	bl	8004492 <quorem>
 8004f82:	4603      	mov	r3, r0
 8004f84:	3330      	adds	r3, #48	@ 0x30
 8004f86:	9003      	str	r0, [sp, #12]
 8004f88:	4639      	mov	r1, r7
 8004f8a:	9802      	ldr	r0, [sp, #8]
 8004f8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f8e:	f000 fc4d 	bl	800582c <__mcmp>
 8004f92:	462a      	mov	r2, r5
 8004f94:	9004      	str	r0, [sp, #16]
 8004f96:	4621      	mov	r1, r4
 8004f98:	4648      	mov	r0, r9
 8004f9a:	f000 fc63 	bl	8005864 <__mdiff>
 8004f9e:	68c2      	ldr	r2, [r0, #12]
 8004fa0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fa2:	4606      	mov	r6, r0
 8004fa4:	bb02      	cbnz	r2, 8004fe8 <_dtoa_r+0xa40>
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	9802      	ldr	r0, [sp, #8]
 8004faa:	f000 fc3f 	bl	800582c <__mcmp>
 8004fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fb0:	4602      	mov	r2, r0
 8004fb2:	4631      	mov	r1, r6
 8004fb4:	4648      	mov	r0, r9
 8004fb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8004fb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8004fba:	f000 fa05 	bl	80053c8 <_Bfree>
 8004fbe:	9b07      	ldr	r3, [sp, #28]
 8004fc0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8004fc2:	9e00      	ldr	r6, [sp, #0]
 8004fc4:	ea42 0103 	orr.w	r1, r2, r3
 8004fc8:	9b06      	ldr	r3, [sp, #24]
 8004fca:	4319      	orrs	r1, r3
 8004fcc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004fce:	d10d      	bne.n	8004fec <_dtoa_r+0xa44>
 8004fd0:	2b39      	cmp	r3, #57	@ 0x39
 8004fd2:	d027      	beq.n	8005024 <_dtoa_r+0xa7c>
 8004fd4:	9a04      	ldr	r2, [sp, #16]
 8004fd6:	2a00      	cmp	r2, #0
 8004fd8:	dd01      	ble.n	8004fde <_dtoa_r+0xa36>
 8004fda:	9b03      	ldr	r3, [sp, #12]
 8004fdc:	3331      	adds	r3, #49	@ 0x31
 8004fde:	f88b 3000 	strb.w	r3, [fp]
 8004fe2:	e52e      	b.n	8004a42 <_dtoa_r+0x49a>
 8004fe4:	4628      	mov	r0, r5
 8004fe6:	e7b9      	b.n	8004f5c <_dtoa_r+0x9b4>
 8004fe8:	2201      	movs	r2, #1
 8004fea:	e7e2      	b.n	8004fb2 <_dtoa_r+0xa0a>
 8004fec:	9904      	ldr	r1, [sp, #16]
 8004fee:	2900      	cmp	r1, #0
 8004ff0:	db04      	blt.n	8004ffc <_dtoa_r+0xa54>
 8004ff2:	9807      	ldr	r0, [sp, #28]
 8004ff4:	4301      	orrs	r1, r0
 8004ff6:	9806      	ldr	r0, [sp, #24]
 8004ff8:	4301      	orrs	r1, r0
 8004ffa:	d120      	bne.n	800503e <_dtoa_r+0xa96>
 8004ffc:	2a00      	cmp	r2, #0
 8004ffe:	ddee      	ble.n	8004fde <_dtoa_r+0xa36>
 8005000:	9902      	ldr	r1, [sp, #8]
 8005002:	9300      	str	r3, [sp, #0]
 8005004:	2201      	movs	r2, #1
 8005006:	4648      	mov	r0, r9
 8005008:	f000 fba4 	bl	8005754 <__lshift>
 800500c:	4621      	mov	r1, r4
 800500e:	9002      	str	r0, [sp, #8]
 8005010:	f000 fc0c 	bl	800582c <__mcmp>
 8005014:	2800      	cmp	r0, #0
 8005016:	9b00      	ldr	r3, [sp, #0]
 8005018:	dc02      	bgt.n	8005020 <_dtoa_r+0xa78>
 800501a:	d1e0      	bne.n	8004fde <_dtoa_r+0xa36>
 800501c:	07da      	lsls	r2, r3, #31
 800501e:	d5de      	bpl.n	8004fde <_dtoa_r+0xa36>
 8005020:	2b39      	cmp	r3, #57	@ 0x39
 8005022:	d1da      	bne.n	8004fda <_dtoa_r+0xa32>
 8005024:	2339      	movs	r3, #57	@ 0x39
 8005026:	f88b 3000 	strb.w	r3, [fp]
 800502a:	4633      	mov	r3, r6
 800502c:	461e      	mov	r6, r3
 800502e:	3b01      	subs	r3, #1
 8005030:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8005034:	2a39      	cmp	r2, #57	@ 0x39
 8005036:	d04e      	beq.n	80050d6 <_dtoa_r+0xb2e>
 8005038:	3201      	adds	r2, #1
 800503a:	701a      	strb	r2, [r3, #0]
 800503c:	e501      	b.n	8004a42 <_dtoa_r+0x49a>
 800503e:	2a00      	cmp	r2, #0
 8005040:	dd03      	ble.n	800504a <_dtoa_r+0xaa2>
 8005042:	2b39      	cmp	r3, #57	@ 0x39
 8005044:	d0ee      	beq.n	8005024 <_dtoa_r+0xa7c>
 8005046:	3301      	adds	r3, #1
 8005048:	e7c9      	b.n	8004fde <_dtoa_r+0xa36>
 800504a:	9a00      	ldr	r2, [sp, #0]
 800504c:	9908      	ldr	r1, [sp, #32]
 800504e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005052:	428a      	cmp	r2, r1
 8005054:	d028      	beq.n	80050a8 <_dtoa_r+0xb00>
 8005056:	9902      	ldr	r1, [sp, #8]
 8005058:	2300      	movs	r3, #0
 800505a:	220a      	movs	r2, #10
 800505c:	4648      	mov	r0, r9
 800505e:	f000 f9d5 	bl	800540c <__multadd>
 8005062:	42af      	cmp	r7, r5
 8005064:	9002      	str	r0, [sp, #8]
 8005066:	f04f 0300 	mov.w	r3, #0
 800506a:	f04f 020a 	mov.w	r2, #10
 800506e:	4639      	mov	r1, r7
 8005070:	4648      	mov	r0, r9
 8005072:	d107      	bne.n	8005084 <_dtoa_r+0xadc>
 8005074:	f000 f9ca 	bl	800540c <__multadd>
 8005078:	4607      	mov	r7, r0
 800507a:	4605      	mov	r5, r0
 800507c:	9b00      	ldr	r3, [sp, #0]
 800507e:	3301      	adds	r3, #1
 8005080:	9300      	str	r3, [sp, #0]
 8005082:	e777      	b.n	8004f74 <_dtoa_r+0x9cc>
 8005084:	f000 f9c2 	bl	800540c <__multadd>
 8005088:	4629      	mov	r1, r5
 800508a:	4607      	mov	r7, r0
 800508c:	2300      	movs	r3, #0
 800508e:	220a      	movs	r2, #10
 8005090:	4648      	mov	r0, r9
 8005092:	f000 f9bb 	bl	800540c <__multadd>
 8005096:	4605      	mov	r5, r0
 8005098:	e7f0      	b.n	800507c <_dtoa_r+0xad4>
 800509a:	f1bb 0f00 	cmp.w	fp, #0
 800509e:	bfcc      	ite	gt
 80050a0:	465e      	movgt	r6, fp
 80050a2:	2601      	movle	r6, #1
 80050a4:	4456      	add	r6, sl
 80050a6:	2700      	movs	r7, #0
 80050a8:	9902      	ldr	r1, [sp, #8]
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	2201      	movs	r2, #1
 80050ae:	4648      	mov	r0, r9
 80050b0:	f000 fb50 	bl	8005754 <__lshift>
 80050b4:	4621      	mov	r1, r4
 80050b6:	9002      	str	r0, [sp, #8]
 80050b8:	f000 fbb8 	bl	800582c <__mcmp>
 80050bc:	2800      	cmp	r0, #0
 80050be:	dcb4      	bgt.n	800502a <_dtoa_r+0xa82>
 80050c0:	d102      	bne.n	80050c8 <_dtoa_r+0xb20>
 80050c2:	9b00      	ldr	r3, [sp, #0]
 80050c4:	07db      	lsls	r3, r3, #31
 80050c6:	d4b0      	bmi.n	800502a <_dtoa_r+0xa82>
 80050c8:	4633      	mov	r3, r6
 80050ca:	461e      	mov	r6, r3
 80050cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80050d0:	2a30      	cmp	r2, #48	@ 0x30
 80050d2:	d0fa      	beq.n	80050ca <_dtoa_r+0xb22>
 80050d4:	e4b5      	b.n	8004a42 <_dtoa_r+0x49a>
 80050d6:	459a      	cmp	sl, r3
 80050d8:	d1a8      	bne.n	800502c <_dtoa_r+0xa84>
 80050da:	2331      	movs	r3, #49	@ 0x31
 80050dc:	f108 0801 	add.w	r8, r8, #1
 80050e0:	f88a 3000 	strb.w	r3, [sl]
 80050e4:	e4ad      	b.n	8004a42 <_dtoa_r+0x49a>
 80050e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80050e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8005144 <_dtoa_r+0xb9c>
 80050ec:	b11b      	cbz	r3, 80050f6 <_dtoa_r+0xb4e>
 80050ee:	f10a 0308 	add.w	r3, sl, #8
 80050f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80050f4:	6013      	str	r3, [r2, #0]
 80050f6:	4650      	mov	r0, sl
 80050f8:	b017      	add	sp, #92	@ 0x5c
 80050fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050fe:	9b07      	ldr	r3, [sp, #28]
 8005100:	2b01      	cmp	r3, #1
 8005102:	f77f ae2e 	ble.w	8004d62 <_dtoa_r+0x7ba>
 8005106:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005108:	9308      	str	r3, [sp, #32]
 800510a:	2001      	movs	r0, #1
 800510c:	e64d      	b.n	8004daa <_dtoa_r+0x802>
 800510e:	f1bb 0f00 	cmp.w	fp, #0
 8005112:	f77f aed9 	ble.w	8004ec8 <_dtoa_r+0x920>
 8005116:	4656      	mov	r6, sl
 8005118:	9802      	ldr	r0, [sp, #8]
 800511a:	4621      	mov	r1, r4
 800511c:	f7ff f9b9 	bl	8004492 <quorem>
 8005120:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8005124:	f806 3b01 	strb.w	r3, [r6], #1
 8005128:	eba6 020a 	sub.w	r2, r6, sl
 800512c:	4593      	cmp	fp, r2
 800512e:	ddb4      	ble.n	800509a <_dtoa_r+0xaf2>
 8005130:	9902      	ldr	r1, [sp, #8]
 8005132:	2300      	movs	r3, #0
 8005134:	220a      	movs	r2, #10
 8005136:	4648      	mov	r0, r9
 8005138:	f000 f968 	bl	800540c <__multadd>
 800513c:	9002      	str	r0, [sp, #8]
 800513e:	e7eb      	b.n	8005118 <_dtoa_r+0xb70>
 8005140:	080062c0 	.word	0x080062c0
 8005144:	08006244 	.word	0x08006244

08005148 <_free_r>:
 8005148:	b538      	push	{r3, r4, r5, lr}
 800514a:	4605      	mov	r5, r0
 800514c:	2900      	cmp	r1, #0
 800514e:	d041      	beq.n	80051d4 <_free_r+0x8c>
 8005150:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005154:	1f0c      	subs	r4, r1, #4
 8005156:	2b00      	cmp	r3, #0
 8005158:	bfb8      	it	lt
 800515a:	18e4      	addlt	r4, r4, r3
 800515c:	f000 f8e8 	bl	8005330 <__malloc_lock>
 8005160:	4a1d      	ldr	r2, [pc, #116]	@ (80051d8 <_free_r+0x90>)
 8005162:	6813      	ldr	r3, [r2, #0]
 8005164:	b933      	cbnz	r3, 8005174 <_free_r+0x2c>
 8005166:	6063      	str	r3, [r4, #4]
 8005168:	6014      	str	r4, [r2, #0]
 800516a:	4628      	mov	r0, r5
 800516c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005170:	f000 b8e4 	b.w	800533c <__malloc_unlock>
 8005174:	42a3      	cmp	r3, r4
 8005176:	d908      	bls.n	800518a <_free_r+0x42>
 8005178:	6820      	ldr	r0, [r4, #0]
 800517a:	1821      	adds	r1, r4, r0
 800517c:	428b      	cmp	r3, r1
 800517e:	bf01      	itttt	eq
 8005180:	6819      	ldreq	r1, [r3, #0]
 8005182:	685b      	ldreq	r3, [r3, #4]
 8005184:	1809      	addeq	r1, r1, r0
 8005186:	6021      	streq	r1, [r4, #0]
 8005188:	e7ed      	b.n	8005166 <_free_r+0x1e>
 800518a:	461a      	mov	r2, r3
 800518c:	685b      	ldr	r3, [r3, #4]
 800518e:	b10b      	cbz	r3, 8005194 <_free_r+0x4c>
 8005190:	42a3      	cmp	r3, r4
 8005192:	d9fa      	bls.n	800518a <_free_r+0x42>
 8005194:	6811      	ldr	r1, [r2, #0]
 8005196:	1850      	adds	r0, r2, r1
 8005198:	42a0      	cmp	r0, r4
 800519a:	d10b      	bne.n	80051b4 <_free_r+0x6c>
 800519c:	6820      	ldr	r0, [r4, #0]
 800519e:	4401      	add	r1, r0
 80051a0:	1850      	adds	r0, r2, r1
 80051a2:	4283      	cmp	r3, r0
 80051a4:	6011      	str	r1, [r2, #0]
 80051a6:	d1e0      	bne.n	800516a <_free_r+0x22>
 80051a8:	6818      	ldr	r0, [r3, #0]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	6053      	str	r3, [r2, #4]
 80051ae:	4408      	add	r0, r1
 80051b0:	6010      	str	r0, [r2, #0]
 80051b2:	e7da      	b.n	800516a <_free_r+0x22>
 80051b4:	d902      	bls.n	80051bc <_free_r+0x74>
 80051b6:	230c      	movs	r3, #12
 80051b8:	602b      	str	r3, [r5, #0]
 80051ba:	e7d6      	b.n	800516a <_free_r+0x22>
 80051bc:	6820      	ldr	r0, [r4, #0]
 80051be:	1821      	adds	r1, r4, r0
 80051c0:	428b      	cmp	r3, r1
 80051c2:	bf04      	itt	eq
 80051c4:	6819      	ldreq	r1, [r3, #0]
 80051c6:	685b      	ldreq	r3, [r3, #4]
 80051c8:	6063      	str	r3, [r4, #4]
 80051ca:	bf04      	itt	eq
 80051cc:	1809      	addeq	r1, r1, r0
 80051ce:	6021      	streq	r1, [r4, #0]
 80051d0:	6054      	str	r4, [r2, #4]
 80051d2:	e7ca      	b.n	800516a <_free_r+0x22>
 80051d4:	bd38      	pop	{r3, r4, r5, pc}
 80051d6:	bf00      	nop
 80051d8:	200003d0 	.word	0x200003d0

080051dc <malloc>:
 80051dc:	4b02      	ldr	r3, [pc, #8]	@ (80051e8 <malloc+0xc>)
 80051de:	4601      	mov	r1, r0
 80051e0:	6818      	ldr	r0, [r3, #0]
 80051e2:	f000 b825 	b.w	8005230 <_malloc_r>
 80051e6:	bf00      	nop
 80051e8:	20000018 	.word	0x20000018

080051ec <sbrk_aligned>:
 80051ec:	b570      	push	{r4, r5, r6, lr}
 80051ee:	4e0f      	ldr	r6, [pc, #60]	@ (800522c <sbrk_aligned+0x40>)
 80051f0:	460c      	mov	r4, r1
 80051f2:	6831      	ldr	r1, [r6, #0]
 80051f4:	4605      	mov	r5, r0
 80051f6:	b911      	cbnz	r1, 80051fe <sbrk_aligned+0x12>
 80051f8:	f000 fccc 	bl	8005b94 <_sbrk_r>
 80051fc:	6030      	str	r0, [r6, #0]
 80051fe:	4621      	mov	r1, r4
 8005200:	4628      	mov	r0, r5
 8005202:	f000 fcc7 	bl	8005b94 <_sbrk_r>
 8005206:	1c43      	adds	r3, r0, #1
 8005208:	d103      	bne.n	8005212 <sbrk_aligned+0x26>
 800520a:	f04f 34ff 	mov.w	r4, #4294967295
 800520e:	4620      	mov	r0, r4
 8005210:	bd70      	pop	{r4, r5, r6, pc}
 8005212:	1cc4      	adds	r4, r0, #3
 8005214:	f024 0403 	bic.w	r4, r4, #3
 8005218:	42a0      	cmp	r0, r4
 800521a:	d0f8      	beq.n	800520e <sbrk_aligned+0x22>
 800521c:	1a21      	subs	r1, r4, r0
 800521e:	4628      	mov	r0, r5
 8005220:	f000 fcb8 	bl	8005b94 <_sbrk_r>
 8005224:	3001      	adds	r0, #1
 8005226:	d1f2      	bne.n	800520e <sbrk_aligned+0x22>
 8005228:	e7ef      	b.n	800520a <sbrk_aligned+0x1e>
 800522a:	bf00      	nop
 800522c:	200003cc 	.word	0x200003cc

08005230 <_malloc_r>:
 8005230:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005234:	1ccd      	adds	r5, r1, #3
 8005236:	f025 0503 	bic.w	r5, r5, #3
 800523a:	3508      	adds	r5, #8
 800523c:	2d0c      	cmp	r5, #12
 800523e:	bf38      	it	cc
 8005240:	250c      	movcc	r5, #12
 8005242:	2d00      	cmp	r5, #0
 8005244:	4606      	mov	r6, r0
 8005246:	db01      	blt.n	800524c <_malloc_r+0x1c>
 8005248:	42a9      	cmp	r1, r5
 800524a:	d904      	bls.n	8005256 <_malloc_r+0x26>
 800524c:	230c      	movs	r3, #12
 800524e:	6033      	str	r3, [r6, #0]
 8005250:	2000      	movs	r0, #0
 8005252:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005256:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800532c <_malloc_r+0xfc>
 800525a:	f000 f869 	bl	8005330 <__malloc_lock>
 800525e:	f8d8 3000 	ldr.w	r3, [r8]
 8005262:	461c      	mov	r4, r3
 8005264:	bb44      	cbnz	r4, 80052b8 <_malloc_r+0x88>
 8005266:	4629      	mov	r1, r5
 8005268:	4630      	mov	r0, r6
 800526a:	f7ff ffbf 	bl	80051ec <sbrk_aligned>
 800526e:	1c43      	adds	r3, r0, #1
 8005270:	4604      	mov	r4, r0
 8005272:	d158      	bne.n	8005326 <_malloc_r+0xf6>
 8005274:	f8d8 4000 	ldr.w	r4, [r8]
 8005278:	4627      	mov	r7, r4
 800527a:	2f00      	cmp	r7, #0
 800527c:	d143      	bne.n	8005306 <_malloc_r+0xd6>
 800527e:	2c00      	cmp	r4, #0
 8005280:	d04b      	beq.n	800531a <_malloc_r+0xea>
 8005282:	6823      	ldr	r3, [r4, #0]
 8005284:	4639      	mov	r1, r7
 8005286:	4630      	mov	r0, r6
 8005288:	eb04 0903 	add.w	r9, r4, r3
 800528c:	f000 fc82 	bl	8005b94 <_sbrk_r>
 8005290:	4581      	cmp	r9, r0
 8005292:	d142      	bne.n	800531a <_malloc_r+0xea>
 8005294:	6821      	ldr	r1, [r4, #0]
 8005296:	1a6d      	subs	r5, r5, r1
 8005298:	4629      	mov	r1, r5
 800529a:	4630      	mov	r0, r6
 800529c:	f7ff ffa6 	bl	80051ec <sbrk_aligned>
 80052a0:	3001      	adds	r0, #1
 80052a2:	d03a      	beq.n	800531a <_malloc_r+0xea>
 80052a4:	6823      	ldr	r3, [r4, #0]
 80052a6:	442b      	add	r3, r5
 80052a8:	6023      	str	r3, [r4, #0]
 80052aa:	f8d8 3000 	ldr.w	r3, [r8]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	bb62      	cbnz	r2, 800530c <_malloc_r+0xdc>
 80052b2:	f8c8 7000 	str.w	r7, [r8]
 80052b6:	e00f      	b.n	80052d8 <_malloc_r+0xa8>
 80052b8:	6822      	ldr	r2, [r4, #0]
 80052ba:	1b52      	subs	r2, r2, r5
 80052bc:	d420      	bmi.n	8005300 <_malloc_r+0xd0>
 80052be:	2a0b      	cmp	r2, #11
 80052c0:	d917      	bls.n	80052f2 <_malloc_r+0xc2>
 80052c2:	1961      	adds	r1, r4, r5
 80052c4:	42a3      	cmp	r3, r4
 80052c6:	6025      	str	r5, [r4, #0]
 80052c8:	bf18      	it	ne
 80052ca:	6059      	strne	r1, [r3, #4]
 80052cc:	6863      	ldr	r3, [r4, #4]
 80052ce:	bf08      	it	eq
 80052d0:	f8c8 1000 	streq.w	r1, [r8]
 80052d4:	5162      	str	r2, [r4, r5]
 80052d6:	604b      	str	r3, [r1, #4]
 80052d8:	4630      	mov	r0, r6
 80052da:	f000 f82f 	bl	800533c <__malloc_unlock>
 80052de:	f104 000b 	add.w	r0, r4, #11
 80052e2:	1d23      	adds	r3, r4, #4
 80052e4:	f020 0007 	bic.w	r0, r0, #7
 80052e8:	1ac2      	subs	r2, r0, r3
 80052ea:	bf1c      	itt	ne
 80052ec:	1a1b      	subne	r3, r3, r0
 80052ee:	50a3      	strne	r3, [r4, r2]
 80052f0:	e7af      	b.n	8005252 <_malloc_r+0x22>
 80052f2:	6862      	ldr	r2, [r4, #4]
 80052f4:	42a3      	cmp	r3, r4
 80052f6:	bf0c      	ite	eq
 80052f8:	f8c8 2000 	streq.w	r2, [r8]
 80052fc:	605a      	strne	r2, [r3, #4]
 80052fe:	e7eb      	b.n	80052d8 <_malloc_r+0xa8>
 8005300:	4623      	mov	r3, r4
 8005302:	6864      	ldr	r4, [r4, #4]
 8005304:	e7ae      	b.n	8005264 <_malloc_r+0x34>
 8005306:	463c      	mov	r4, r7
 8005308:	687f      	ldr	r7, [r7, #4]
 800530a:	e7b6      	b.n	800527a <_malloc_r+0x4a>
 800530c:	461a      	mov	r2, r3
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	42a3      	cmp	r3, r4
 8005312:	d1fb      	bne.n	800530c <_malloc_r+0xdc>
 8005314:	2300      	movs	r3, #0
 8005316:	6053      	str	r3, [r2, #4]
 8005318:	e7de      	b.n	80052d8 <_malloc_r+0xa8>
 800531a:	230c      	movs	r3, #12
 800531c:	6033      	str	r3, [r6, #0]
 800531e:	4630      	mov	r0, r6
 8005320:	f000 f80c 	bl	800533c <__malloc_unlock>
 8005324:	e794      	b.n	8005250 <_malloc_r+0x20>
 8005326:	6005      	str	r5, [r0, #0]
 8005328:	e7d6      	b.n	80052d8 <_malloc_r+0xa8>
 800532a:	bf00      	nop
 800532c:	200003d0 	.word	0x200003d0

08005330 <__malloc_lock>:
 8005330:	4801      	ldr	r0, [pc, #4]	@ (8005338 <__malloc_lock+0x8>)
 8005332:	f7ff b8ac 	b.w	800448e <__retarget_lock_acquire_recursive>
 8005336:	bf00      	nop
 8005338:	200003c8 	.word	0x200003c8

0800533c <__malloc_unlock>:
 800533c:	4801      	ldr	r0, [pc, #4]	@ (8005344 <__malloc_unlock+0x8>)
 800533e:	f7ff b8a7 	b.w	8004490 <__retarget_lock_release_recursive>
 8005342:	bf00      	nop
 8005344:	200003c8 	.word	0x200003c8

08005348 <_Balloc>:
 8005348:	b570      	push	{r4, r5, r6, lr}
 800534a:	69c6      	ldr	r6, [r0, #28]
 800534c:	4604      	mov	r4, r0
 800534e:	460d      	mov	r5, r1
 8005350:	b976      	cbnz	r6, 8005370 <_Balloc+0x28>
 8005352:	2010      	movs	r0, #16
 8005354:	f7ff ff42 	bl	80051dc <malloc>
 8005358:	4602      	mov	r2, r0
 800535a:	61e0      	str	r0, [r4, #28]
 800535c:	b920      	cbnz	r0, 8005368 <_Balloc+0x20>
 800535e:	4b18      	ldr	r3, [pc, #96]	@ (80053c0 <_Balloc+0x78>)
 8005360:	4818      	ldr	r0, [pc, #96]	@ (80053c4 <_Balloc+0x7c>)
 8005362:	216b      	movs	r1, #107	@ 0x6b
 8005364:	f000 fc34 	bl	8005bd0 <__assert_func>
 8005368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800536c:	6006      	str	r6, [r0, #0]
 800536e:	60c6      	str	r6, [r0, #12]
 8005370:	69e6      	ldr	r6, [r4, #28]
 8005372:	68f3      	ldr	r3, [r6, #12]
 8005374:	b183      	cbz	r3, 8005398 <_Balloc+0x50>
 8005376:	69e3      	ldr	r3, [r4, #28]
 8005378:	68db      	ldr	r3, [r3, #12]
 800537a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800537e:	b9b8      	cbnz	r0, 80053b0 <_Balloc+0x68>
 8005380:	2101      	movs	r1, #1
 8005382:	fa01 f605 	lsl.w	r6, r1, r5
 8005386:	1d72      	adds	r2, r6, #5
 8005388:	0092      	lsls	r2, r2, #2
 800538a:	4620      	mov	r0, r4
 800538c:	f000 fc3e 	bl	8005c0c <_calloc_r>
 8005390:	b160      	cbz	r0, 80053ac <_Balloc+0x64>
 8005392:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005396:	e00e      	b.n	80053b6 <_Balloc+0x6e>
 8005398:	2221      	movs	r2, #33	@ 0x21
 800539a:	2104      	movs	r1, #4
 800539c:	4620      	mov	r0, r4
 800539e:	f000 fc35 	bl	8005c0c <_calloc_r>
 80053a2:	69e3      	ldr	r3, [r4, #28]
 80053a4:	60f0      	str	r0, [r6, #12]
 80053a6:	68db      	ldr	r3, [r3, #12]
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d1e4      	bne.n	8005376 <_Balloc+0x2e>
 80053ac:	2000      	movs	r0, #0
 80053ae:	bd70      	pop	{r4, r5, r6, pc}
 80053b0:	6802      	ldr	r2, [r0, #0]
 80053b2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80053b6:	2300      	movs	r3, #0
 80053b8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80053bc:	e7f7      	b.n	80053ae <_Balloc+0x66>
 80053be:	bf00      	nop
 80053c0:	08006251 	.word	0x08006251
 80053c4:	080062d1 	.word	0x080062d1

080053c8 <_Bfree>:
 80053c8:	b570      	push	{r4, r5, r6, lr}
 80053ca:	69c6      	ldr	r6, [r0, #28]
 80053cc:	4605      	mov	r5, r0
 80053ce:	460c      	mov	r4, r1
 80053d0:	b976      	cbnz	r6, 80053f0 <_Bfree+0x28>
 80053d2:	2010      	movs	r0, #16
 80053d4:	f7ff ff02 	bl	80051dc <malloc>
 80053d8:	4602      	mov	r2, r0
 80053da:	61e8      	str	r0, [r5, #28]
 80053dc:	b920      	cbnz	r0, 80053e8 <_Bfree+0x20>
 80053de:	4b09      	ldr	r3, [pc, #36]	@ (8005404 <_Bfree+0x3c>)
 80053e0:	4809      	ldr	r0, [pc, #36]	@ (8005408 <_Bfree+0x40>)
 80053e2:	218f      	movs	r1, #143	@ 0x8f
 80053e4:	f000 fbf4 	bl	8005bd0 <__assert_func>
 80053e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80053ec:	6006      	str	r6, [r0, #0]
 80053ee:	60c6      	str	r6, [r0, #12]
 80053f0:	b13c      	cbz	r4, 8005402 <_Bfree+0x3a>
 80053f2:	69eb      	ldr	r3, [r5, #28]
 80053f4:	6862      	ldr	r2, [r4, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053fc:	6021      	str	r1, [r4, #0]
 80053fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005402:	bd70      	pop	{r4, r5, r6, pc}
 8005404:	08006251 	.word	0x08006251
 8005408:	080062d1 	.word	0x080062d1

0800540c <__multadd>:
 800540c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005410:	690d      	ldr	r5, [r1, #16]
 8005412:	4607      	mov	r7, r0
 8005414:	460c      	mov	r4, r1
 8005416:	461e      	mov	r6, r3
 8005418:	f101 0c14 	add.w	ip, r1, #20
 800541c:	2000      	movs	r0, #0
 800541e:	f8dc 3000 	ldr.w	r3, [ip]
 8005422:	b299      	uxth	r1, r3
 8005424:	fb02 6101 	mla	r1, r2, r1, r6
 8005428:	0c1e      	lsrs	r6, r3, #16
 800542a:	0c0b      	lsrs	r3, r1, #16
 800542c:	fb02 3306 	mla	r3, r2, r6, r3
 8005430:	b289      	uxth	r1, r1
 8005432:	3001      	adds	r0, #1
 8005434:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005438:	4285      	cmp	r5, r0
 800543a:	f84c 1b04 	str.w	r1, [ip], #4
 800543e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005442:	dcec      	bgt.n	800541e <__multadd+0x12>
 8005444:	b30e      	cbz	r6, 800548a <__multadd+0x7e>
 8005446:	68a3      	ldr	r3, [r4, #8]
 8005448:	42ab      	cmp	r3, r5
 800544a:	dc19      	bgt.n	8005480 <__multadd+0x74>
 800544c:	6861      	ldr	r1, [r4, #4]
 800544e:	4638      	mov	r0, r7
 8005450:	3101      	adds	r1, #1
 8005452:	f7ff ff79 	bl	8005348 <_Balloc>
 8005456:	4680      	mov	r8, r0
 8005458:	b928      	cbnz	r0, 8005466 <__multadd+0x5a>
 800545a:	4602      	mov	r2, r0
 800545c:	4b0c      	ldr	r3, [pc, #48]	@ (8005490 <__multadd+0x84>)
 800545e:	480d      	ldr	r0, [pc, #52]	@ (8005494 <__multadd+0x88>)
 8005460:	21ba      	movs	r1, #186	@ 0xba
 8005462:	f000 fbb5 	bl	8005bd0 <__assert_func>
 8005466:	6922      	ldr	r2, [r4, #16]
 8005468:	3202      	adds	r2, #2
 800546a:	f104 010c 	add.w	r1, r4, #12
 800546e:	0092      	lsls	r2, r2, #2
 8005470:	300c      	adds	r0, #12
 8005472:	f000 fb9f 	bl	8005bb4 <memcpy>
 8005476:	4621      	mov	r1, r4
 8005478:	4638      	mov	r0, r7
 800547a:	f7ff ffa5 	bl	80053c8 <_Bfree>
 800547e:	4644      	mov	r4, r8
 8005480:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005484:	3501      	adds	r5, #1
 8005486:	615e      	str	r6, [r3, #20]
 8005488:	6125      	str	r5, [r4, #16]
 800548a:	4620      	mov	r0, r4
 800548c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005490:	080062c0 	.word	0x080062c0
 8005494:	080062d1 	.word	0x080062d1

08005498 <__hi0bits>:
 8005498:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800549c:	4603      	mov	r3, r0
 800549e:	bf36      	itet	cc
 80054a0:	0403      	lslcc	r3, r0, #16
 80054a2:	2000      	movcs	r0, #0
 80054a4:	2010      	movcc	r0, #16
 80054a6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80054aa:	bf3c      	itt	cc
 80054ac:	021b      	lslcc	r3, r3, #8
 80054ae:	3008      	addcc	r0, #8
 80054b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80054b4:	bf3c      	itt	cc
 80054b6:	011b      	lslcc	r3, r3, #4
 80054b8:	3004      	addcc	r0, #4
 80054ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054be:	bf3c      	itt	cc
 80054c0:	009b      	lslcc	r3, r3, #2
 80054c2:	3002      	addcc	r0, #2
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	db05      	blt.n	80054d4 <__hi0bits+0x3c>
 80054c8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80054cc:	f100 0001 	add.w	r0, r0, #1
 80054d0:	bf08      	it	eq
 80054d2:	2020      	moveq	r0, #32
 80054d4:	4770      	bx	lr

080054d6 <__lo0bits>:
 80054d6:	6803      	ldr	r3, [r0, #0]
 80054d8:	4602      	mov	r2, r0
 80054da:	f013 0007 	ands.w	r0, r3, #7
 80054de:	d00b      	beq.n	80054f8 <__lo0bits+0x22>
 80054e0:	07d9      	lsls	r1, r3, #31
 80054e2:	d421      	bmi.n	8005528 <__lo0bits+0x52>
 80054e4:	0798      	lsls	r0, r3, #30
 80054e6:	bf49      	itett	mi
 80054e8:	085b      	lsrmi	r3, r3, #1
 80054ea:	089b      	lsrpl	r3, r3, #2
 80054ec:	2001      	movmi	r0, #1
 80054ee:	6013      	strmi	r3, [r2, #0]
 80054f0:	bf5c      	itt	pl
 80054f2:	6013      	strpl	r3, [r2, #0]
 80054f4:	2002      	movpl	r0, #2
 80054f6:	4770      	bx	lr
 80054f8:	b299      	uxth	r1, r3
 80054fa:	b909      	cbnz	r1, 8005500 <__lo0bits+0x2a>
 80054fc:	0c1b      	lsrs	r3, r3, #16
 80054fe:	2010      	movs	r0, #16
 8005500:	b2d9      	uxtb	r1, r3
 8005502:	b909      	cbnz	r1, 8005508 <__lo0bits+0x32>
 8005504:	3008      	adds	r0, #8
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	0719      	lsls	r1, r3, #28
 800550a:	bf04      	itt	eq
 800550c:	091b      	lsreq	r3, r3, #4
 800550e:	3004      	addeq	r0, #4
 8005510:	0799      	lsls	r1, r3, #30
 8005512:	bf04      	itt	eq
 8005514:	089b      	lsreq	r3, r3, #2
 8005516:	3002      	addeq	r0, #2
 8005518:	07d9      	lsls	r1, r3, #31
 800551a:	d403      	bmi.n	8005524 <__lo0bits+0x4e>
 800551c:	085b      	lsrs	r3, r3, #1
 800551e:	f100 0001 	add.w	r0, r0, #1
 8005522:	d003      	beq.n	800552c <__lo0bits+0x56>
 8005524:	6013      	str	r3, [r2, #0]
 8005526:	4770      	bx	lr
 8005528:	2000      	movs	r0, #0
 800552a:	4770      	bx	lr
 800552c:	2020      	movs	r0, #32
 800552e:	4770      	bx	lr

08005530 <__i2b>:
 8005530:	b510      	push	{r4, lr}
 8005532:	460c      	mov	r4, r1
 8005534:	2101      	movs	r1, #1
 8005536:	f7ff ff07 	bl	8005348 <_Balloc>
 800553a:	4602      	mov	r2, r0
 800553c:	b928      	cbnz	r0, 800554a <__i2b+0x1a>
 800553e:	4b05      	ldr	r3, [pc, #20]	@ (8005554 <__i2b+0x24>)
 8005540:	4805      	ldr	r0, [pc, #20]	@ (8005558 <__i2b+0x28>)
 8005542:	f240 1145 	movw	r1, #325	@ 0x145
 8005546:	f000 fb43 	bl	8005bd0 <__assert_func>
 800554a:	2301      	movs	r3, #1
 800554c:	6144      	str	r4, [r0, #20]
 800554e:	6103      	str	r3, [r0, #16]
 8005550:	bd10      	pop	{r4, pc}
 8005552:	bf00      	nop
 8005554:	080062c0 	.word	0x080062c0
 8005558:	080062d1 	.word	0x080062d1

0800555c <__multiply>:
 800555c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005560:	4617      	mov	r7, r2
 8005562:	690a      	ldr	r2, [r1, #16]
 8005564:	693b      	ldr	r3, [r7, #16]
 8005566:	429a      	cmp	r2, r3
 8005568:	bfa8      	it	ge
 800556a:	463b      	movge	r3, r7
 800556c:	4689      	mov	r9, r1
 800556e:	bfa4      	itt	ge
 8005570:	460f      	movge	r7, r1
 8005572:	4699      	movge	r9, r3
 8005574:	693d      	ldr	r5, [r7, #16]
 8005576:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	6879      	ldr	r1, [r7, #4]
 800557e:	eb05 060a 	add.w	r6, r5, sl
 8005582:	42b3      	cmp	r3, r6
 8005584:	b085      	sub	sp, #20
 8005586:	bfb8      	it	lt
 8005588:	3101      	addlt	r1, #1
 800558a:	f7ff fedd 	bl	8005348 <_Balloc>
 800558e:	b930      	cbnz	r0, 800559e <__multiply+0x42>
 8005590:	4602      	mov	r2, r0
 8005592:	4b41      	ldr	r3, [pc, #260]	@ (8005698 <__multiply+0x13c>)
 8005594:	4841      	ldr	r0, [pc, #260]	@ (800569c <__multiply+0x140>)
 8005596:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800559a:	f000 fb19 	bl	8005bd0 <__assert_func>
 800559e:	f100 0414 	add.w	r4, r0, #20
 80055a2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80055a6:	4623      	mov	r3, r4
 80055a8:	2200      	movs	r2, #0
 80055aa:	4573      	cmp	r3, lr
 80055ac:	d320      	bcc.n	80055f0 <__multiply+0x94>
 80055ae:	f107 0814 	add.w	r8, r7, #20
 80055b2:	f109 0114 	add.w	r1, r9, #20
 80055b6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80055ba:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80055be:	9302      	str	r3, [sp, #8]
 80055c0:	1beb      	subs	r3, r5, r7
 80055c2:	3b15      	subs	r3, #21
 80055c4:	f023 0303 	bic.w	r3, r3, #3
 80055c8:	3304      	adds	r3, #4
 80055ca:	3715      	adds	r7, #21
 80055cc:	42bd      	cmp	r5, r7
 80055ce:	bf38      	it	cc
 80055d0:	2304      	movcc	r3, #4
 80055d2:	9301      	str	r3, [sp, #4]
 80055d4:	9b02      	ldr	r3, [sp, #8]
 80055d6:	9103      	str	r1, [sp, #12]
 80055d8:	428b      	cmp	r3, r1
 80055da:	d80c      	bhi.n	80055f6 <__multiply+0x9a>
 80055dc:	2e00      	cmp	r6, #0
 80055de:	dd03      	ble.n	80055e8 <__multiply+0x8c>
 80055e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d055      	beq.n	8005694 <__multiply+0x138>
 80055e8:	6106      	str	r6, [r0, #16]
 80055ea:	b005      	add	sp, #20
 80055ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055f0:	f843 2b04 	str.w	r2, [r3], #4
 80055f4:	e7d9      	b.n	80055aa <__multiply+0x4e>
 80055f6:	f8b1 a000 	ldrh.w	sl, [r1]
 80055fa:	f1ba 0f00 	cmp.w	sl, #0
 80055fe:	d01f      	beq.n	8005640 <__multiply+0xe4>
 8005600:	46c4      	mov	ip, r8
 8005602:	46a1      	mov	r9, r4
 8005604:	2700      	movs	r7, #0
 8005606:	f85c 2b04 	ldr.w	r2, [ip], #4
 800560a:	f8d9 3000 	ldr.w	r3, [r9]
 800560e:	fa1f fb82 	uxth.w	fp, r2
 8005612:	b29b      	uxth	r3, r3
 8005614:	fb0a 330b 	mla	r3, sl, fp, r3
 8005618:	443b      	add	r3, r7
 800561a:	f8d9 7000 	ldr.w	r7, [r9]
 800561e:	0c12      	lsrs	r2, r2, #16
 8005620:	0c3f      	lsrs	r7, r7, #16
 8005622:	fb0a 7202 	mla	r2, sl, r2, r7
 8005626:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800562a:	b29b      	uxth	r3, r3
 800562c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005630:	4565      	cmp	r5, ip
 8005632:	f849 3b04 	str.w	r3, [r9], #4
 8005636:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800563a:	d8e4      	bhi.n	8005606 <__multiply+0xaa>
 800563c:	9b01      	ldr	r3, [sp, #4]
 800563e:	50e7      	str	r7, [r4, r3]
 8005640:	9b03      	ldr	r3, [sp, #12]
 8005642:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8005646:	3104      	adds	r1, #4
 8005648:	f1b9 0f00 	cmp.w	r9, #0
 800564c:	d020      	beq.n	8005690 <__multiply+0x134>
 800564e:	6823      	ldr	r3, [r4, #0]
 8005650:	4647      	mov	r7, r8
 8005652:	46a4      	mov	ip, r4
 8005654:	f04f 0a00 	mov.w	sl, #0
 8005658:	f8b7 b000 	ldrh.w	fp, [r7]
 800565c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8005660:	fb09 220b 	mla	r2, r9, fp, r2
 8005664:	4452      	add	r2, sl
 8005666:	b29b      	uxth	r3, r3
 8005668:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800566c:	f84c 3b04 	str.w	r3, [ip], #4
 8005670:	f857 3b04 	ldr.w	r3, [r7], #4
 8005674:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005678:	f8bc 3000 	ldrh.w	r3, [ip]
 800567c:	fb09 330a 	mla	r3, r9, sl, r3
 8005680:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8005684:	42bd      	cmp	r5, r7
 8005686:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800568a:	d8e5      	bhi.n	8005658 <__multiply+0xfc>
 800568c:	9a01      	ldr	r2, [sp, #4]
 800568e:	50a3      	str	r3, [r4, r2]
 8005690:	3404      	adds	r4, #4
 8005692:	e79f      	b.n	80055d4 <__multiply+0x78>
 8005694:	3e01      	subs	r6, #1
 8005696:	e7a1      	b.n	80055dc <__multiply+0x80>
 8005698:	080062c0 	.word	0x080062c0
 800569c:	080062d1 	.word	0x080062d1

080056a0 <__pow5mult>:
 80056a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056a4:	4615      	mov	r5, r2
 80056a6:	f012 0203 	ands.w	r2, r2, #3
 80056aa:	4607      	mov	r7, r0
 80056ac:	460e      	mov	r6, r1
 80056ae:	d007      	beq.n	80056c0 <__pow5mult+0x20>
 80056b0:	4c25      	ldr	r4, [pc, #148]	@ (8005748 <__pow5mult+0xa8>)
 80056b2:	3a01      	subs	r2, #1
 80056b4:	2300      	movs	r3, #0
 80056b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80056ba:	f7ff fea7 	bl	800540c <__multadd>
 80056be:	4606      	mov	r6, r0
 80056c0:	10ad      	asrs	r5, r5, #2
 80056c2:	d03d      	beq.n	8005740 <__pow5mult+0xa0>
 80056c4:	69fc      	ldr	r4, [r7, #28]
 80056c6:	b97c      	cbnz	r4, 80056e8 <__pow5mult+0x48>
 80056c8:	2010      	movs	r0, #16
 80056ca:	f7ff fd87 	bl	80051dc <malloc>
 80056ce:	4602      	mov	r2, r0
 80056d0:	61f8      	str	r0, [r7, #28]
 80056d2:	b928      	cbnz	r0, 80056e0 <__pow5mult+0x40>
 80056d4:	4b1d      	ldr	r3, [pc, #116]	@ (800574c <__pow5mult+0xac>)
 80056d6:	481e      	ldr	r0, [pc, #120]	@ (8005750 <__pow5mult+0xb0>)
 80056d8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80056dc:	f000 fa78 	bl	8005bd0 <__assert_func>
 80056e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80056e4:	6004      	str	r4, [r0, #0]
 80056e6:	60c4      	str	r4, [r0, #12]
 80056e8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80056ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80056f0:	b94c      	cbnz	r4, 8005706 <__pow5mult+0x66>
 80056f2:	f240 2171 	movw	r1, #625	@ 0x271
 80056f6:	4638      	mov	r0, r7
 80056f8:	f7ff ff1a 	bl	8005530 <__i2b>
 80056fc:	2300      	movs	r3, #0
 80056fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8005702:	4604      	mov	r4, r0
 8005704:	6003      	str	r3, [r0, #0]
 8005706:	f04f 0900 	mov.w	r9, #0
 800570a:	07eb      	lsls	r3, r5, #31
 800570c:	d50a      	bpl.n	8005724 <__pow5mult+0x84>
 800570e:	4631      	mov	r1, r6
 8005710:	4622      	mov	r2, r4
 8005712:	4638      	mov	r0, r7
 8005714:	f7ff ff22 	bl	800555c <__multiply>
 8005718:	4631      	mov	r1, r6
 800571a:	4680      	mov	r8, r0
 800571c:	4638      	mov	r0, r7
 800571e:	f7ff fe53 	bl	80053c8 <_Bfree>
 8005722:	4646      	mov	r6, r8
 8005724:	106d      	asrs	r5, r5, #1
 8005726:	d00b      	beq.n	8005740 <__pow5mult+0xa0>
 8005728:	6820      	ldr	r0, [r4, #0]
 800572a:	b938      	cbnz	r0, 800573c <__pow5mult+0x9c>
 800572c:	4622      	mov	r2, r4
 800572e:	4621      	mov	r1, r4
 8005730:	4638      	mov	r0, r7
 8005732:	f7ff ff13 	bl	800555c <__multiply>
 8005736:	6020      	str	r0, [r4, #0]
 8005738:	f8c0 9000 	str.w	r9, [r0]
 800573c:	4604      	mov	r4, r0
 800573e:	e7e4      	b.n	800570a <__pow5mult+0x6a>
 8005740:	4630      	mov	r0, r6
 8005742:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005746:	bf00      	nop
 8005748:	08006384 	.word	0x08006384
 800574c:	08006251 	.word	0x08006251
 8005750:	080062d1 	.word	0x080062d1

08005754 <__lshift>:
 8005754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005758:	460c      	mov	r4, r1
 800575a:	6849      	ldr	r1, [r1, #4]
 800575c:	6923      	ldr	r3, [r4, #16]
 800575e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005762:	68a3      	ldr	r3, [r4, #8]
 8005764:	4607      	mov	r7, r0
 8005766:	4691      	mov	r9, r2
 8005768:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800576c:	f108 0601 	add.w	r6, r8, #1
 8005770:	42b3      	cmp	r3, r6
 8005772:	db0b      	blt.n	800578c <__lshift+0x38>
 8005774:	4638      	mov	r0, r7
 8005776:	f7ff fde7 	bl	8005348 <_Balloc>
 800577a:	4605      	mov	r5, r0
 800577c:	b948      	cbnz	r0, 8005792 <__lshift+0x3e>
 800577e:	4602      	mov	r2, r0
 8005780:	4b28      	ldr	r3, [pc, #160]	@ (8005824 <__lshift+0xd0>)
 8005782:	4829      	ldr	r0, [pc, #164]	@ (8005828 <__lshift+0xd4>)
 8005784:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8005788:	f000 fa22 	bl	8005bd0 <__assert_func>
 800578c:	3101      	adds	r1, #1
 800578e:	005b      	lsls	r3, r3, #1
 8005790:	e7ee      	b.n	8005770 <__lshift+0x1c>
 8005792:	2300      	movs	r3, #0
 8005794:	f100 0114 	add.w	r1, r0, #20
 8005798:	f100 0210 	add.w	r2, r0, #16
 800579c:	4618      	mov	r0, r3
 800579e:	4553      	cmp	r3, sl
 80057a0:	db33      	blt.n	800580a <__lshift+0xb6>
 80057a2:	6920      	ldr	r0, [r4, #16]
 80057a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80057a8:	f104 0314 	add.w	r3, r4, #20
 80057ac:	f019 091f 	ands.w	r9, r9, #31
 80057b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80057b4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80057b8:	d02b      	beq.n	8005812 <__lshift+0xbe>
 80057ba:	f1c9 0e20 	rsb	lr, r9, #32
 80057be:	468a      	mov	sl, r1
 80057c0:	2200      	movs	r2, #0
 80057c2:	6818      	ldr	r0, [r3, #0]
 80057c4:	fa00 f009 	lsl.w	r0, r0, r9
 80057c8:	4310      	orrs	r0, r2
 80057ca:	f84a 0b04 	str.w	r0, [sl], #4
 80057ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80057d2:	459c      	cmp	ip, r3
 80057d4:	fa22 f20e 	lsr.w	r2, r2, lr
 80057d8:	d8f3      	bhi.n	80057c2 <__lshift+0x6e>
 80057da:	ebac 0304 	sub.w	r3, ip, r4
 80057de:	3b15      	subs	r3, #21
 80057e0:	f023 0303 	bic.w	r3, r3, #3
 80057e4:	3304      	adds	r3, #4
 80057e6:	f104 0015 	add.w	r0, r4, #21
 80057ea:	4560      	cmp	r0, ip
 80057ec:	bf88      	it	hi
 80057ee:	2304      	movhi	r3, #4
 80057f0:	50ca      	str	r2, [r1, r3]
 80057f2:	b10a      	cbz	r2, 80057f8 <__lshift+0xa4>
 80057f4:	f108 0602 	add.w	r6, r8, #2
 80057f8:	3e01      	subs	r6, #1
 80057fa:	4638      	mov	r0, r7
 80057fc:	612e      	str	r6, [r5, #16]
 80057fe:	4621      	mov	r1, r4
 8005800:	f7ff fde2 	bl	80053c8 <_Bfree>
 8005804:	4628      	mov	r0, r5
 8005806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800580a:	f842 0f04 	str.w	r0, [r2, #4]!
 800580e:	3301      	adds	r3, #1
 8005810:	e7c5      	b.n	800579e <__lshift+0x4a>
 8005812:	3904      	subs	r1, #4
 8005814:	f853 2b04 	ldr.w	r2, [r3], #4
 8005818:	f841 2f04 	str.w	r2, [r1, #4]!
 800581c:	459c      	cmp	ip, r3
 800581e:	d8f9      	bhi.n	8005814 <__lshift+0xc0>
 8005820:	e7ea      	b.n	80057f8 <__lshift+0xa4>
 8005822:	bf00      	nop
 8005824:	080062c0 	.word	0x080062c0
 8005828:	080062d1 	.word	0x080062d1

0800582c <__mcmp>:
 800582c:	690a      	ldr	r2, [r1, #16]
 800582e:	4603      	mov	r3, r0
 8005830:	6900      	ldr	r0, [r0, #16]
 8005832:	1a80      	subs	r0, r0, r2
 8005834:	b530      	push	{r4, r5, lr}
 8005836:	d10e      	bne.n	8005856 <__mcmp+0x2a>
 8005838:	3314      	adds	r3, #20
 800583a:	3114      	adds	r1, #20
 800583c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005840:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8005844:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005848:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800584c:	4295      	cmp	r5, r2
 800584e:	d003      	beq.n	8005858 <__mcmp+0x2c>
 8005850:	d205      	bcs.n	800585e <__mcmp+0x32>
 8005852:	f04f 30ff 	mov.w	r0, #4294967295
 8005856:	bd30      	pop	{r4, r5, pc}
 8005858:	42a3      	cmp	r3, r4
 800585a:	d3f3      	bcc.n	8005844 <__mcmp+0x18>
 800585c:	e7fb      	b.n	8005856 <__mcmp+0x2a>
 800585e:	2001      	movs	r0, #1
 8005860:	e7f9      	b.n	8005856 <__mcmp+0x2a>
	...

08005864 <__mdiff>:
 8005864:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005868:	4689      	mov	r9, r1
 800586a:	4606      	mov	r6, r0
 800586c:	4611      	mov	r1, r2
 800586e:	4648      	mov	r0, r9
 8005870:	4614      	mov	r4, r2
 8005872:	f7ff ffdb 	bl	800582c <__mcmp>
 8005876:	1e05      	subs	r5, r0, #0
 8005878:	d112      	bne.n	80058a0 <__mdiff+0x3c>
 800587a:	4629      	mov	r1, r5
 800587c:	4630      	mov	r0, r6
 800587e:	f7ff fd63 	bl	8005348 <_Balloc>
 8005882:	4602      	mov	r2, r0
 8005884:	b928      	cbnz	r0, 8005892 <__mdiff+0x2e>
 8005886:	4b3f      	ldr	r3, [pc, #252]	@ (8005984 <__mdiff+0x120>)
 8005888:	f240 2137 	movw	r1, #567	@ 0x237
 800588c:	483e      	ldr	r0, [pc, #248]	@ (8005988 <__mdiff+0x124>)
 800588e:	f000 f99f 	bl	8005bd0 <__assert_func>
 8005892:	2301      	movs	r3, #1
 8005894:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005898:	4610      	mov	r0, r2
 800589a:	b003      	add	sp, #12
 800589c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058a0:	bfbc      	itt	lt
 80058a2:	464b      	movlt	r3, r9
 80058a4:	46a1      	movlt	r9, r4
 80058a6:	4630      	mov	r0, r6
 80058a8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80058ac:	bfba      	itte	lt
 80058ae:	461c      	movlt	r4, r3
 80058b0:	2501      	movlt	r5, #1
 80058b2:	2500      	movge	r5, #0
 80058b4:	f7ff fd48 	bl	8005348 <_Balloc>
 80058b8:	4602      	mov	r2, r0
 80058ba:	b918      	cbnz	r0, 80058c4 <__mdiff+0x60>
 80058bc:	4b31      	ldr	r3, [pc, #196]	@ (8005984 <__mdiff+0x120>)
 80058be:	f240 2145 	movw	r1, #581	@ 0x245
 80058c2:	e7e3      	b.n	800588c <__mdiff+0x28>
 80058c4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80058c8:	6926      	ldr	r6, [r4, #16]
 80058ca:	60c5      	str	r5, [r0, #12]
 80058cc:	f109 0310 	add.w	r3, r9, #16
 80058d0:	f109 0514 	add.w	r5, r9, #20
 80058d4:	f104 0e14 	add.w	lr, r4, #20
 80058d8:	f100 0b14 	add.w	fp, r0, #20
 80058dc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80058e0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80058e4:	9301      	str	r3, [sp, #4]
 80058e6:	46d9      	mov	r9, fp
 80058e8:	f04f 0c00 	mov.w	ip, #0
 80058ec:	9b01      	ldr	r3, [sp, #4]
 80058ee:	f85e 0b04 	ldr.w	r0, [lr], #4
 80058f2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80058f6:	9301      	str	r3, [sp, #4]
 80058f8:	fa1f f38a 	uxth.w	r3, sl
 80058fc:	4619      	mov	r1, r3
 80058fe:	b283      	uxth	r3, r0
 8005900:	1acb      	subs	r3, r1, r3
 8005902:	0c00      	lsrs	r0, r0, #16
 8005904:	4463      	add	r3, ip
 8005906:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800590a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800590e:	b29b      	uxth	r3, r3
 8005910:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8005914:	4576      	cmp	r6, lr
 8005916:	f849 3b04 	str.w	r3, [r9], #4
 800591a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800591e:	d8e5      	bhi.n	80058ec <__mdiff+0x88>
 8005920:	1b33      	subs	r3, r6, r4
 8005922:	3b15      	subs	r3, #21
 8005924:	f023 0303 	bic.w	r3, r3, #3
 8005928:	3415      	adds	r4, #21
 800592a:	3304      	adds	r3, #4
 800592c:	42a6      	cmp	r6, r4
 800592e:	bf38      	it	cc
 8005930:	2304      	movcc	r3, #4
 8005932:	441d      	add	r5, r3
 8005934:	445b      	add	r3, fp
 8005936:	461e      	mov	r6, r3
 8005938:	462c      	mov	r4, r5
 800593a:	4544      	cmp	r4, r8
 800593c:	d30e      	bcc.n	800595c <__mdiff+0xf8>
 800593e:	f108 0103 	add.w	r1, r8, #3
 8005942:	1b49      	subs	r1, r1, r5
 8005944:	f021 0103 	bic.w	r1, r1, #3
 8005948:	3d03      	subs	r5, #3
 800594a:	45a8      	cmp	r8, r5
 800594c:	bf38      	it	cc
 800594e:	2100      	movcc	r1, #0
 8005950:	440b      	add	r3, r1
 8005952:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8005956:	b191      	cbz	r1, 800597e <__mdiff+0x11a>
 8005958:	6117      	str	r7, [r2, #16]
 800595a:	e79d      	b.n	8005898 <__mdiff+0x34>
 800595c:	f854 1b04 	ldr.w	r1, [r4], #4
 8005960:	46e6      	mov	lr, ip
 8005962:	0c08      	lsrs	r0, r1, #16
 8005964:	fa1c fc81 	uxtah	ip, ip, r1
 8005968:	4471      	add	r1, lr
 800596a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800596e:	b289      	uxth	r1, r1
 8005970:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8005974:	f846 1b04 	str.w	r1, [r6], #4
 8005978:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800597c:	e7dd      	b.n	800593a <__mdiff+0xd6>
 800597e:	3f01      	subs	r7, #1
 8005980:	e7e7      	b.n	8005952 <__mdiff+0xee>
 8005982:	bf00      	nop
 8005984:	080062c0 	.word	0x080062c0
 8005988:	080062d1 	.word	0x080062d1

0800598c <__d2b>:
 800598c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005990:	460f      	mov	r7, r1
 8005992:	2101      	movs	r1, #1
 8005994:	ec59 8b10 	vmov	r8, r9, d0
 8005998:	4616      	mov	r6, r2
 800599a:	f7ff fcd5 	bl	8005348 <_Balloc>
 800599e:	4604      	mov	r4, r0
 80059a0:	b930      	cbnz	r0, 80059b0 <__d2b+0x24>
 80059a2:	4602      	mov	r2, r0
 80059a4:	4b23      	ldr	r3, [pc, #140]	@ (8005a34 <__d2b+0xa8>)
 80059a6:	4824      	ldr	r0, [pc, #144]	@ (8005a38 <__d2b+0xac>)
 80059a8:	f240 310f 	movw	r1, #783	@ 0x30f
 80059ac:	f000 f910 	bl	8005bd0 <__assert_func>
 80059b0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80059b4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80059b8:	b10d      	cbz	r5, 80059be <__d2b+0x32>
 80059ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	f1b8 0300 	subs.w	r3, r8, #0
 80059c4:	d023      	beq.n	8005a0e <__d2b+0x82>
 80059c6:	4668      	mov	r0, sp
 80059c8:	9300      	str	r3, [sp, #0]
 80059ca:	f7ff fd84 	bl	80054d6 <__lo0bits>
 80059ce:	e9dd 1200 	ldrd	r1, r2, [sp]
 80059d2:	b1d0      	cbz	r0, 8005a0a <__d2b+0x7e>
 80059d4:	f1c0 0320 	rsb	r3, r0, #32
 80059d8:	fa02 f303 	lsl.w	r3, r2, r3
 80059dc:	430b      	orrs	r3, r1
 80059de:	40c2      	lsrs	r2, r0
 80059e0:	6163      	str	r3, [r4, #20]
 80059e2:	9201      	str	r2, [sp, #4]
 80059e4:	9b01      	ldr	r3, [sp, #4]
 80059e6:	61a3      	str	r3, [r4, #24]
 80059e8:	2b00      	cmp	r3, #0
 80059ea:	bf0c      	ite	eq
 80059ec:	2201      	moveq	r2, #1
 80059ee:	2202      	movne	r2, #2
 80059f0:	6122      	str	r2, [r4, #16]
 80059f2:	b1a5      	cbz	r5, 8005a1e <__d2b+0x92>
 80059f4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80059f8:	4405      	add	r5, r0
 80059fa:	603d      	str	r5, [r7, #0]
 80059fc:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005a00:	6030      	str	r0, [r6, #0]
 8005a02:	4620      	mov	r0, r4
 8005a04:	b003      	add	sp, #12
 8005a06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005a0a:	6161      	str	r1, [r4, #20]
 8005a0c:	e7ea      	b.n	80059e4 <__d2b+0x58>
 8005a0e:	a801      	add	r0, sp, #4
 8005a10:	f7ff fd61 	bl	80054d6 <__lo0bits>
 8005a14:	9b01      	ldr	r3, [sp, #4]
 8005a16:	6163      	str	r3, [r4, #20]
 8005a18:	3020      	adds	r0, #32
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	e7e8      	b.n	80059f0 <__d2b+0x64>
 8005a1e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8005a22:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8005a26:	6038      	str	r0, [r7, #0]
 8005a28:	6918      	ldr	r0, [r3, #16]
 8005a2a:	f7ff fd35 	bl	8005498 <__hi0bits>
 8005a2e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8005a32:	e7e5      	b.n	8005a00 <__d2b+0x74>
 8005a34:	080062c0 	.word	0x080062c0
 8005a38:	080062d1 	.word	0x080062d1

08005a3c <__sflush_r>:
 8005a3c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a44:	0716      	lsls	r6, r2, #28
 8005a46:	4605      	mov	r5, r0
 8005a48:	460c      	mov	r4, r1
 8005a4a:	d454      	bmi.n	8005af6 <__sflush_r+0xba>
 8005a4c:	684b      	ldr	r3, [r1, #4]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	dc02      	bgt.n	8005a58 <__sflush_r+0x1c>
 8005a52:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	dd48      	ble.n	8005aea <__sflush_r+0xae>
 8005a58:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a5a:	2e00      	cmp	r6, #0
 8005a5c:	d045      	beq.n	8005aea <__sflush_r+0xae>
 8005a5e:	2300      	movs	r3, #0
 8005a60:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005a64:	682f      	ldr	r7, [r5, #0]
 8005a66:	6a21      	ldr	r1, [r4, #32]
 8005a68:	602b      	str	r3, [r5, #0]
 8005a6a:	d030      	beq.n	8005ace <__sflush_r+0x92>
 8005a6c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005a6e:	89a3      	ldrh	r3, [r4, #12]
 8005a70:	0759      	lsls	r1, r3, #29
 8005a72:	d505      	bpl.n	8005a80 <__sflush_r+0x44>
 8005a74:	6863      	ldr	r3, [r4, #4]
 8005a76:	1ad2      	subs	r2, r2, r3
 8005a78:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005a7a:	b10b      	cbz	r3, 8005a80 <__sflush_r+0x44>
 8005a7c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005a7e:	1ad2      	subs	r2, r2, r3
 8005a80:	2300      	movs	r3, #0
 8005a82:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005a84:	6a21      	ldr	r1, [r4, #32]
 8005a86:	4628      	mov	r0, r5
 8005a88:	47b0      	blx	r6
 8005a8a:	1c43      	adds	r3, r0, #1
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	d106      	bne.n	8005a9e <__sflush_r+0x62>
 8005a90:	6829      	ldr	r1, [r5, #0]
 8005a92:	291d      	cmp	r1, #29
 8005a94:	d82b      	bhi.n	8005aee <__sflush_r+0xb2>
 8005a96:	4a2a      	ldr	r2, [pc, #168]	@ (8005b40 <__sflush_r+0x104>)
 8005a98:	40ca      	lsrs	r2, r1
 8005a9a:	07d6      	lsls	r6, r2, #31
 8005a9c:	d527      	bpl.n	8005aee <__sflush_r+0xb2>
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	6062      	str	r2, [r4, #4]
 8005aa2:	04d9      	lsls	r1, r3, #19
 8005aa4:	6922      	ldr	r2, [r4, #16]
 8005aa6:	6022      	str	r2, [r4, #0]
 8005aa8:	d504      	bpl.n	8005ab4 <__sflush_r+0x78>
 8005aaa:	1c42      	adds	r2, r0, #1
 8005aac:	d101      	bne.n	8005ab2 <__sflush_r+0x76>
 8005aae:	682b      	ldr	r3, [r5, #0]
 8005ab0:	b903      	cbnz	r3, 8005ab4 <__sflush_r+0x78>
 8005ab2:	6560      	str	r0, [r4, #84]	@ 0x54
 8005ab4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005ab6:	602f      	str	r7, [r5, #0]
 8005ab8:	b1b9      	cbz	r1, 8005aea <__sflush_r+0xae>
 8005aba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005abe:	4299      	cmp	r1, r3
 8005ac0:	d002      	beq.n	8005ac8 <__sflush_r+0x8c>
 8005ac2:	4628      	mov	r0, r5
 8005ac4:	f7ff fb40 	bl	8005148 <_free_r>
 8005ac8:	2300      	movs	r3, #0
 8005aca:	6363      	str	r3, [r4, #52]	@ 0x34
 8005acc:	e00d      	b.n	8005aea <__sflush_r+0xae>
 8005ace:	2301      	movs	r3, #1
 8005ad0:	4628      	mov	r0, r5
 8005ad2:	47b0      	blx	r6
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	1c50      	adds	r0, r2, #1
 8005ad8:	d1c9      	bne.n	8005a6e <__sflush_r+0x32>
 8005ada:	682b      	ldr	r3, [r5, #0]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d0c6      	beq.n	8005a6e <__sflush_r+0x32>
 8005ae0:	2b1d      	cmp	r3, #29
 8005ae2:	d001      	beq.n	8005ae8 <__sflush_r+0xac>
 8005ae4:	2b16      	cmp	r3, #22
 8005ae6:	d11e      	bne.n	8005b26 <__sflush_r+0xea>
 8005ae8:	602f      	str	r7, [r5, #0]
 8005aea:	2000      	movs	r0, #0
 8005aec:	e022      	b.n	8005b34 <__sflush_r+0xf8>
 8005aee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005af2:	b21b      	sxth	r3, r3
 8005af4:	e01b      	b.n	8005b2e <__sflush_r+0xf2>
 8005af6:	690f      	ldr	r7, [r1, #16]
 8005af8:	2f00      	cmp	r7, #0
 8005afa:	d0f6      	beq.n	8005aea <__sflush_r+0xae>
 8005afc:	0793      	lsls	r3, r2, #30
 8005afe:	680e      	ldr	r6, [r1, #0]
 8005b00:	bf08      	it	eq
 8005b02:	694b      	ldreq	r3, [r1, #20]
 8005b04:	600f      	str	r7, [r1, #0]
 8005b06:	bf18      	it	ne
 8005b08:	2300      	movne	r3, #0
 8005b0a:	eba6 0807 	sub.w	r8, r6, r7
 8005b0e:	608b      	str	r3, [r1, #8]
 8005b10:	f1b8 0f00 	cmp.w	r8, #0
 8005b14:	dde9      	ble.n	8005aea <__sflush_r+0xae>
 8005b16:	6a21      	ldr	r1, [r4, #32]
 8005b18:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005b1a:	4643      	mov	r3, r8
 8005b1c:	463a      	mov	r2, r7
 8005b1e:	4628      	mov	r0, r5
 8005b20:	47b0      	blx	r6
 8005b22:	2800      	cmp	r0, #0
 8005b24:	dc08      	bgt.n	8005b38 <__sflush_r+0xfc>
 8005b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b2e:	81a3      	strh	r3, [r4, #12]
 8005b30:	f04f 30ff 	mov.w	r0, #4294967295
 8005b34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005b38:	4407      	add	r7, r0
 8005b3a:	eba8 0800 	sub.w	r8, r8, r0
 8005b3e:	e7e7      	b.n	8005b10 <__sflush_r+0xd4>
 8005b40:	20400001 	.word	0x20400001

08005b44 <_fflush_r>:
 8005b44:	b538      	push	{r3, r4, r5, lr}
 8005b46:	690b      	ldr	r3, [r1, #16]
 8005b48:	4605      	mov	r5, r0
 8005b4a:	460c      	mov	r4, r1
 8005b4c:	b913      	cbnz	r3, 8005b54 <_fflush_r+0x10>
 8005b4e:	2500      	movs	r5, #0
 8005b50:	4628      	mov	r0, r5
 8005b52:	bd38      	pop	{r3, r4, r5, pc}
 8005b54:	b118      	cbz	r0, 8005b5e <_fflush_r+0x1a>
 8005b56:	6a03      	ldr	r3, [r0, #32]
 8005b58:	b90b      	cbnz	r3, 8005b5e <_fflush_r+0x1a>
 8005b5a:	f7fe fba1 	bl	80042a0 <__sinit>
 8005b5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d0f3      	beq.n	8005b4e <_fflush_r+0xa>
 8005b66:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005b68:	07d0      	lsls	r0, r2, #31
 8005b6a:	d404      	bmi.n	8005b76 <_fflush_r+0x32>
 8005b6c:	0599      	lsls	r1, r3, #22
 8005b6e:	d402      	bmi.n	8005b76 <_fflush_r+0x32>
 8005b70:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b72:	f7fe fc8c 	bl	800448e <__retarget_lock_acquire_recursive>
 8005b76:	4628      	mov	r0, r5
 8005b78:	4621      	mov	r1, r4
 8005b7a:	f7ff ff5f 	bl	8005a3c <__sflush_r>
 8005b7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005b80:	07da      	lsls	r2, r3, #31
 8005b82:	4605      	mov	r5, r0
 8005b84:	d4e4      	bmi.n	8005b50 <_fflush_r+0xc>
 8005b86:	89a3      	ldrh	r3, [r4, #12]
 8005b88:	059b      	lsls	r3, r3, #22
 8005b8a:	d4e1      	bmi.n	8005b50 <_fflush_r+0xc>
 8005b8c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005b8e:	f7fe fc7f 	bl	8004490 <__retarget_lock_release_recursive>
 8005b92:	e7dd      	b.n	8005b50 <_fflush_r+0xc>

08005b94 <_sbrk_r>:
 8005b94:	b538      	push	{r3, r4, r5, lr}
 8005b96:	4d06      	ldr	r5, [pc, #24]	@ (8005bb0 <_sbrk_r+0x1c>)
 8005b98:	2300      	movs	r3, #0
 8005b9a:	4604      	mov	r4, r0
 8005b9c:	4608      	mov	r0, r1
 8005b9e:	602b      	str	r3, [r5, #0]
 8005ba0:	f7fb fc4a 	bl	8001438 <_sbrk>
 8005ba4:	1c43      	adds	r3, r0, #1
 8005ba6:	d102      	bne.n	8005bae <_sbrk_r+0x1a>
 8005ba8:	682b      	ldr	r3, [r5, #0]
 8005baa:	b103      	cbz	r3, 8005bae <_sbrk_r+0x1a>
 8005bac:	6023      	str	r3, [r4, #0]
 8005bae:	bd38      	pop	{r3, r4, r5, pc}
 8005bb0:	200003c4 	.word	0x200003c4

08005bb4 <memcpy>:
 8005bb4:	440a      	add	r2, r1
 8005bb6:	4291      	cmp	r1, r2
 8005bb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bbc:	d100      	bne.n	8005bc0 <memcpy+0xc>
 8005bbe:	4770      	bx	lr
 8005bc0:	b510      	push	{r4, lr}
 8005bc2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005bc6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005bca:	4291      	cmp	r1, r2
 8005bcc:	d1f9      	bne.n	8005bc2 <memcpy+0xe>
 8005bce:	bd10      	pop	{r4, pc}

08005bd0 <__assert_func>:
 8005bd0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005bd2:	4614      	mov	r4, r2
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	4b09      	ldr	r3, [pc, #36]	@ (8005bfc <__assert_func+0x2c>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4605      	mov	r5, r0
 8005bdc:	68d8      	ldr	r0, [r3, #12]
 8005bde:	b14c      	cbz	r4, 8005bf4 <__assert_func+0x24>
 8005be0:	4b07      	ldr	r3, [pc, #28]	@ (8005c00 <__assert_func+0x30>)
 8005be2:	9100      	str	r1, [sp, #0]
 8005be4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005be8:	4906      	ldr	r1, [pc, #24]	@ (8005c04 <__assert_func+0x34>)
 8005bea:	462b      	mov	r3, r5
 8005bec:	f000 f842 	bl	8005c74 <fiprintf>
 8005bf0:	f000 f852 	bl	8005c98 <abort>
 8005bf4:	4b04      	ldr	r3, [pc, #16]	@ (8005c08 <__assert_func+0x38>)
 8005bf6:	461c      	mov	r4, r3
 8005bf8:	e7f3      	b.n	8005be2 <__assert_func+0x12>
 8005bfa:	bf00      	nop
 8005bfc:	20000018 	.word	0x20000018
 8005c00:	08006334 	.word	0x08006334
 8005c04:	08006341 	.word	0x08006341
 8005c08:	0800636f 	.word	0x0800636f

08005c0c <_calloc_r>:
 8005c0c:	b570      	push	{r4, r5, r6, lr}
 8005c0e:	fba1 5402 	umull	r5, r4, r1, r2
 8005c12:	b934      	cbnz	r4, 8005c22 <_calloc_r+0x16>
 8005c14:	4629      	mov	r1, r5
 8005c16:	f7ff fb0b 	bl	8005230 <_malloc_r>
 8005c1a:	4606      	mov	r6, r0
 8005c1c:	b928      	cbnz	r0, 8005c2a <_calloc_r+0x1e>
 8005c1e:	4630      	mov	r0, r6
 8005c20:	bd70      	pop	{r4, r5, r6, pc}
 8005c22:	220c      	movs	r2, #12
 8005c24:	6002      	str	r2, [r0, #0]
 8005c26:	2600      	movs	r6, #0
 8005c28:	e7f9      	b.n	8005c1e <_calloc_r+0x12>
 8005c2a:	462a      	mov	r2, r5
 8005c2c:	4621      	mov	r1, r4
 8005c2e:	f7fe fbb0 	bl	8004392 <memset>
 8005c32:	e7f4      	b.n	8005c1e <_calloc_r+0x12>

08005c34 <__ascii_mbtowc>:
 8005c34:	b082      	sub	sp, #8
 8005c36:	b901      	cbnz	r1, 8005c3a <__ascii_mbtowc+0x6>
 8005c38:	a901      	add	r1, sp, #4
 8005c3a:	b142      	cbz	r2, 8005c4e <__ascii_mbtowc+0x1a>
 8005c3c:	b14b      	cbz	r3, 8005c52 <__ascii_mbtowc+0x1e>
 8005c3e:	7813      	ldrb	r3, [r2, #0]
 8005c40:	600b      	str	r3, [r1, #0]
 8005c42:	7812      	ldrb	r2, [r2, #0]
 8005c44:	1e10      	subs	r0, r2, #0
 8005c46:	bf18      	it	ne
 8005c48:	2001      	movne	r0, #1
 8005c4a:	b002      	add	sp, #8
 8005c4c:	4770      	bx	lr
 8005c4e:	4610      	mov	r0, r2
 8005c50:	e7fb      	b.n	8005c4a <__ascii_mbtowc+0x16>
 8005c52:	f06f 0001 	mvn.w	r0, #1
 8005c56:	e7f8      	b.n	8005c4a <__ascii_mbtowc+0x16>

08005c58 <__ascii_wctomb>:
 8005c58:	4603      	mov	r3, r0
 8005c5a:	4608      	mov	r0, r1
 8005c5c:	b141      	cbz	r1, 8005c70 <__ascii_wctomb+0x18>
 8005c5e:	2aff      	cmp	r2, #255	@ 0xff
 8005c60:	d904      	bls.n	8005c6c <__ascii_wctomb+0x14>
 8005c62:	228a      	movs	r2, #138	@ 0x8a
 8005c64:	601a      	str	r2, [r3, #0]
 8005c66:	f04f 30ff 	mov.w	r0, #4294967295
 8005c6a:	4770      	bx	lr
 8005c6c:	700a      	strb	r2, [r1, #0]
 8005c6e:	2001      	movs	r0, #1
 8005c70:	4770      	bx	lr
	...

08005c74 <fiprintf>:
 8005c74:	b40e      	push	{r1, r2, r3}
 8005c76:	b503      	push	{r0, r1, lr}
 8005c78:	4601      	mov	r1, r0
 8005c7a:	ab03      	add	r3, sp, #12
 8005c7c:	4805      	ldr	r0, [pc, #20]	@ (8005c94 <fiprintf+0x20>)
 8005c7e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005c82:	6800      	ldr	r0, [r0, #0]
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	f000 f837 	bl	8005cf8 <_vfiprintf_r>
 8005c8a:	b002      	add	sp, #8
 8005c8c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005c90:	b003      	add	sp, #12
 8005c92:	4770      	bx	lr
 8005c94:	20000018 	.word	0x20000018

08005c98 <abort>:
 8005c98:	b508      	push	{r3, lr}
 8005c9a:	2006      	movs	r0, #6
 8005c9c:	f000 fa00 	bl	80060a0 <raise>
 8005ca0:	2001      	movs	r0, #1
 8005ca2:	f7fb fb51 	bl	8001348 <_exit>

08005ca6 <__sfputc_r>:
 8005ca6:	6893      	ldr	r3, [r2, #8]
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	b410      	push	{r4}
 8005cae:	6093      	str	r3, [r2, #8]
 8005cb0:	da08      	bge.n	8005cc4 <__sfputc_r+0x1e>
 8005cb2:	6994      	ldr	r4, [r2, #24]
 8005cb4:	42a3      	cmp	r3, r4
 8005cb6:	db01      	blt.n	8005cbc <__sfputc_r+0x16>
 8005cb8:	290a      	cmp	r1, #10
 8005cba:	d103      	bne.n	8005cc4 <__sfputc_r+0x1e>
 8005cbc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cc0:	f000 b932 	b.w	8005f28 <__swbuf_r>
 8005cc4:	6813      	ldr	r3, [r2, #0]
 8005cc6:	1c58      	adds	r0, r3, #1
 8005cc8:	6010      	str	r0, [r2, #0]
 8005cca:	7019      	strb	r1, [r3, #0]
 8005ccc:	4608      	mov	r0, r1
 8005cce:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cd2:	4770      	bx	lr

08005cd4 <__sfputs_r>:
 8005cd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cd6:	4606      	mov	r6, r0
 8005cd8:	460f      	mov	r7, r1
 8005cda:	4614      	mov	r4, r2
 8005cdc:	18d5      	adds	r5, r2, r3
 8005cde:	42ac      	cmp	r4, r5
 8005ce0:	d101      	bne.n	8005ce6 <__sfputs_r+0x12>
 8005ce2:	2000      	movs	r0, #0
 8005ce4:	e007      	b.n	8005cf6 <__sfputs_r+0x22>
 8005ce6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cea:	463a      	mov	r2, r7
 8005cec:	4630      	mov	r0, r6
 8005cee:	f7ff ffda 	bl	8005ca6 <__sfputc_r>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	d1f3      	bne.n	8005cde <__sfputs_r+0xa>
 8005cf6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005cf8 <_vfiprintf_r>:
 8005cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cfc:	460d      	mov	r5, r1
 8005cfe:	b09d      	sub	sp, #116	@ 0x74
 8005d00:	4614      	mov	r4, r2
 8005d02:	4698      	mov	r8, r3
 8005d04:	4606      	mov	r6, r0
 8005d06:	b118      	cbz	r0, 8005d10 <_vfiprintf_r+0x18>
 8005d08:	6a03      	ldr	r3, [r0, #32]
 8005d0a:	b90b      	cbnz	r3, 8005d10 <_vfiprintf_r+0x18>
 8005d0c:	f7fe fac8 	bl	80042a0 <__sinit>
 8005d10:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d12:	07d9      	lsls	r1, r3, #31
 8005d14:	d405      	bmi.n	8005d22 <_vfiprintf_r+0x2a>
 8005d16:	89ab      	ldrh	r3, [r5, #12]
 8005d18:	059a      	lsls	r2, r3, #22
 8005d1a:	d402      	bmi.n	8005d22 <_vfiprintf_r+0x2a>
 8005d1c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d1e:	f7fe fbb6 	bl	800448e <__retarget_lock_acquire_recursive>
 8005d22:	89ab      	ldrh	r3, [r5, #12]
 8005d24:	071b      	lsls	r3, r3, #28
 8005d26:	d501      	bpl.n	8005d2c <_vfiprintf_r+0x34>
 8005d28:	692b      	ldr	r3, [r5, #16]
 8005d2a:	b99b      	cbnz	r3, 8005d54 <_vfiprintf_r+0x5c>
 8005d2c:	4629      	mov	r1, r5
 8005d2e:	4630      	mov	r0, r6
 8005d30:	f000 f938 	bl	8005fa4 <__swsetup_r>
 8005d34:	b170      	cbz	r0, 8005d54 <_vfiprintf_r+0x5c>
 8005d36:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005d38:	07dc      	lsls	r4, r3, #31
 8005d3a:	d504      	bpl.n	8005d46 <_vfiprintf_r+0x4e>
 8005d3c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d40:	b01d      	add	sp, #116	@ 0x74
 8005d42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d46:	89ab      	ldrh	r3, [r5, #12]
 8005d48:	0598      	lsls	r0, r3, #22
 8005d4a:	d4f7      	bmi.n	8005d3c <_vfiprintf_r+0x44>
 8005d4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005d4e:	f7fe fb9f 	bl	8004490 <__retarget_lock_release_recursive>
 8005d52:	e7f3      	b.n	8005d3c <_vfiprintf_r+0x44>
 8005d54:	2300      	movs	r3, #0
 8005d56:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d58:	2320      	movs	r3, #32
 8005d5a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d5e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d62:	2330      	movs	r3, #48	@ 0x30
 8005d64:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005f14 <_vfiprintf_r+0x21c>
 8005d68:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d6c:	f04f 0901 	mov.w	r9, #1
 8005d70:	4623      	mov	r3, r4
 8005d72:	469a      	mov	sl, r3
 8005d74:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d78:	b10a      	cbz	r2, 8005d7e <_vfiprintf_r+0x86>
 8005d7a:	2a25      	cmp	r2, #37	@ 0x25
 8005d7c:	d1f9      	bne.n	8005d72 <_vfiprintf_r+0x7a>
 8005d7e:	ebba 0b04 	subs.w	fp, sl, r4
 8005d82:	d00b      	beq.n	8005d9c <_vfiprintf_r+0xa4>
 8005d84:	465b      	mov	r3, fp
 8005d86:	4622      	mov	r2, r4
 8005d88:	4629      	mov	r1, r5
 8005d8a:	4630      	mov	r0, r6
 8005d8c:	f7ff ffa2 	bl	8005cd4 <__sfputs_r>
 8005d90:	3001      	adds	r0, #1
 8005d92:	f000 80a7 	beq.w	8005ee4 <_vfiprintf_r+0x1ec>
 8005d96:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d98:	445a      	add	r2, fp
 8005d9a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d9c:	f89a 3000 	ldrb.w	r3, [sl]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 809f 	beq.w	8005ee4 <_vfiprintf_r+0x1ec>
 8005da6:	2300      	movs	r3, #0
 8005da8:	f04f 32ff 	mov.w	r2, #4294967295
 8005dac:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005db0:	f10a 0a01 	add.w	sl, sl, #1
 8005db4:	9304      	str	r3, [sp, #16]
 8005db6:	9307      	str	r3, [sp, #28]
 8005db8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005dbc:	931a      	str	r3, [sp, #104]	@ 0x68
 8005dbe:	4654      	mov	r4, sl
 8005dc0:	2205      	movs	r2, #5
 8005dc2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dc6:	4853      	ldr	r0, [pc, #332]	@ (8005f14 <_vfiprintf_r+0x21c>)
 8005dc8:	f7fa fa0a 	bl	80001e0 <memchr>
 8005dcc:	9a04      	ldr	r2, [sp, #16]
 8005dce:	b9d8      	cbnz	r0, 8005e08 <_vfiprintf_r+0x110>
 8005dd0:	06d1      	lsls	r1, r2, #27
 8005dd2:	bf44      	itt	mi
 8005dd4:	2320      	movmi	r3, #32
 8005dd6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005dda:	0713      	lsls	r3, r2, #28
 8005ddc:	bf44      	itt	mi
 8005dde:	232b      	movmi	r3, #43	@ 0x2b
 8005de0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005de4:	f89a 3000 	ldrb.w	r3, [sl]
 8005de8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005dea:	d015      	beq.n	8005e18 <_vfiprintf_r+0x120>
 8005dec:	9a07      	ldr	r2, [sp, #28]
 8005dee:	4654      	mov	r4, sl
 8005df0:	2000      	movs	r0, #0
 8005df2:	f04f 0c0a 	mov.w	ip, #10
 8005df6:	4621      	mov	r1, r4
 8005df8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dfc:	3b30      	subs	r3, #48	@ 0x30
 8005dfe:	2b09      	cmp	r3, #9
 8005e00:	d94b      	bls.n	8005e9a <_vfiprintf_r+0x1a2>
 8005e02:	b1b0      	cbz	r0, 8005e32 <_vfiprintf_r+0x13a>
 8005e04:	9207      	str	r2, [sp, #28]
 8005e06:	e014      	b.n	8005e32 <_vfiprintf_r+0x13a>
 8005e08:	eba0 0308 	sub.w	r3, r0, r8
 8005e0c:	fa09 f303 	lsl.w	r3, r9, r3
 8005e10:	4313      	orrs	r3, r2
 8005e12:	9304      	str	r3, [sp, #16]
 8005e14:	46a2      	mov	sl, r4
 8005e16:	e7d2      	b.n	8005dbe <_vfiprintf_r+0xc6>
 8005e18:	9b03      	ldr	r3, [sp, #12]
 8005e1a:	1d19      	adds	r1, r3, #4
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	9103      	str	r1, [sp, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	bfbb      	ittet	lt
 8005e24:	425b      	neglt	r3, r3
 8005e26:	f042 0202 	orrlt.w	r2, r2, #2
 8005e2a:	9307      	strge	r3, [sp, #28]
 8005e2c:	9307      	strlt	r3, [sp, #28]
 8005e2e:	bfb8      	it	lt
 8005e30:	9204      	strlt	r2, [sp, #16]
 8005e32:	7823      	ldrb	r3, [r4, #0]
 8005e34:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e36:	d10a      	bne.n	8005e4e <_vfiprintf_r+0x156>
 8005e38:	7863      	ldrb	r3, [r4, #1]
 8005e3a:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e3c:	d132      	bne.n	8005ea4 <_vfiprintf_r+0x1ac>
 8005e3e:	9b03      	ldr	r3, [sp, #12]
 8005e40:	1d1a      	adds	r2, r3, #4
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	9203      	str	r2, [sp, #12]
 8005e46:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e4a:	3402      	adds	r4, #2
 8005e4c:	9305      	str	r3, [sp, #20]
 8005e4e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005f24 <_vfiprintf_r+0x22c>
 8005e52:	7821      	ldrb	r1, [r4, #0]
 8005e54:	2203      	movs	r2, #3
 8005e56:	4650      	mov	r0, sl
 8005e58:	f7fa f9c2 	bl	80001e0 <memchr>
 8005e5c:	b138      	cbz	r0, 8005e6e <_vfiprintf_r+0x176>
 8005e5e:	9b04      	ldr	r3, [sp, #16]
 8005e60:	eba0 000a 	sub.w	r0, r0, sl
 8005e64:	2240      	movs	r2, #64	@ 0x40
 8005e66:	4082      	lsls	r2, r0
 8005e68:	4313      	orrs	r3, r2
 8005e6a:	3401      	adds	r4, #1
 8005e6c:	9304      	str	r3, [sp, #16]
 8005e6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e72:	4829      	ldr	r0, [pc, #164]	@ (8005f18 <_vfiprintf_r+0x220>)
 8005e74:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e78:	2206      	movs	r2, #6
 8005e7a:	f7fa f9b1 	bl	80001e0 <memchr>
 8005e7e:	2800      	cmp	r0, #0
 8005e80:	d03f      	beq.n	8005f02 <_vfiprintf_r+0x20a>
 8005e82:	4b26      	ldr	r3, [pc, #152]	@ (8005f1c <_vfiprintf_r+0x224>)
 8005e84:	bb1b      	cbnz	r3, 8005ece <_vfiprintf_r+0x1d6>
 8005e86:	9b03      	ldr	r3, [sp, #12]
 8005e88:	3307      	adds	r3, #7
 8005e8a:	f023 0307 	bic.w	r3, r3, #7
 8005e8e:	3308      	adds	r3, #8
 8005e90:	9303      	str	r3, [sp, #12]
 8005e92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e94:	443b      	add	r3, r7
 8005e96:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e98:	e76a      	b.n	8005d70 <_vfiprintf_r+0x78>
 8005e9a:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e9e:	460c      	mov	r4, r1
 8005ea0:	2001      	movs	r0, #1
 8005ea2:	e7a8      	b.n	8005df6 <_vfiprintf_r+0xfe>
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	3401      	adds	r4, #1
 8005ea8:	9305      	str	r3, [sp, #20]
 8005eaa:	4619      	mov	r1, r3
 8005eac:	f04f 0c0a 	mov.w	ip, #10
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005eb6:	3a30      	subs	r2, #48	@ 0x30
 8005eb8:	2a09      	cmp	r2, #9
 8005eba:	d903      	bls.n	8005ec4 <_vfiprintf_r+0x1cc>
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d0c6      	beq.n	8005e4e <_vfiprintf_r+0x156>
 8005ec0:	9105      	str	r1, [sp, #20]
 8005ec2:	e7c4      	b.n	8005e4e <_vfiprintf_r+0x156>
 8005ec4:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ec8:	4604      	mov	r4, r0
 8005eca:	2301      	movs	r3, #1
 8005ecc:	e7f0      	b.n	8005eb0 <_vfiprintf_r+0x1b8>
 8005ece:	ab03      	add	r3, sp, #12
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	462a      	mov	r2, r5
 8005ed4:	4b12      	ldr	r3, [pc, #72]	@ (8005f20 <_vfiprintf_r+0x228>)
 8005ed6:	a904      	add	r1, sp, #16
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7fd fd9f 	bl	8003a1c <_printf_float>
 8005ede:	4607      	mov	r7, r0
 8005ee0:	1c78      	adds	r0, r7, #1
 8005ee2:	d1d6      	bne.n	8005e92 <_vfiprintf_r+0x19a>
 8005ee4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005ee6:	07d9      	lsls	r1, r3, #31
 8005ee8:	d405      	bmi.n	8005ef6 <_vfiprintf_r+0x1fe>
 8005eea:	89ab      	ldrh	r3, [r5, #12]
 8005eec:	059a      	lsls	r2, r3, #22
 8005eee:	d402      	bmi.n	8005ef6 <_vfiprintf_r+0x1fe>
 8005ef0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005ef2:	f7fe facd 	bl	8004490 <__retarget_lock_release_recursive>
 8005ef6:	89ab      	ldrh	r3, [r5, #12]
 8005ef8:	065b      	lsls	r3, r3, #25
 8005efa:	f53f af1f 	bmi.w	8005d3c <_vfiprintf_r+0x44>
 8005efe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005f00:	e71e      	b.n	8005d40 <_vfiprintf_r+0x48>
 8005f02:	ab03      	add	r3, sp, #12
 8005f04:	9300      	str	r3, [sp, #0]
 8005f06:	462a      	mov	r2, r5
 8005f08:	4b05      	ldr	r3, [pc, #20]	@ (8005f20 <_vfiprintf_r+0x228>)
 8005f0a:	a904      	add	r1, sp, #16
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	f7fe f81d 	bl	8003f4c <_printf_i>
 8005f12:	e7e4      	b.n	8005ede <_vfiprintf_r+0x1e6>
 8005f14:	08006370 	.word	0x08006370
 8005f18:	0800637a 	.word	0x0800637a
 8005f1c:	08003a1d 	.word	0x08003a1d
 8005f20:	08005cd5 	.word	0x08005cd5
 8005f24:	08006376 	.word	0x08006376

08005f28 <__swbuf_r>:
 8005f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f2a:	460e      	mov	r6, r1
 8005f2c:	4614      	mov	r4, r2
 8005f2e:	4605      	mov	r5, r0
 8005f30:	b118      	cbz	r0, 8005f3a <__swbuf_r+0x12>
 8005f32:	6a03      	ldr	r3, [r0, #32]
 8005f34:	b90b      	cbnz	r3, 8005f3a <__swbuf_r+0x12>
 8005f36:	f7fe f9b3 	bl	80042a0 <__sinit>
 8005f3a:	69a3      	ldr	r3, [r4, #24]
 8005f3c:	60a3      	str	r3, [r4, #8]
 8005f3e:	89a3      	ldrh	r3, [r4, #12]
 8005f40:	071a      	lsls	r2, r3, #28
 8005f42:	d501      	bpl.n	8005f48 <__swbuf_r+0x20>
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	b943      	cbnz	r3, 8005f5a <__swbuf_r+0x32>
 8005f48:	4621      	mov	r1, r4
 8005f4a:	4628      	mov	r0, r5
 8005f4c:	f000 f82a 	bl	8005fa4 <__swsetup_r>
 8005f50:	b118      	cbz	r0, 8005f5a <__swbuf_r+0x32>
 8005f52:	f04f 37ff 	mov.w	r7, #4294967295
 8005f56:	4638      	mov	r0, r7
 8005f58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f5a:	6823      	ldr	r3, [r4, #0]
 8005f5c:	6922      	ldr	r2, [r4, #16]
 8005f5e:	1a98      	subs	r0, r3, r2
 8005f60:	6963      	ldr	r3, [r4, #20]
 8005f62:	b2f6      	uxtb	r6, r6
 8005f64:	4283      	cmp	r3, r0
 8005f66:	4637      	mov	r7, r6
 8005f68:	dc05      	bgt.n	8005f76 <__swbuf_r+0x4e>
 8005f6a:	4621      	mov	r1, r4
 8005f6c:	4628      	mov	r0, r5
 8005f6e:	f7ff fde9 	bl	8005b44 <_fflush_r>
 8005f72:	2800      	cmp	r0, #0
 8005f74:	d1ed      	bne.n	8005f52 <__swbuf_r+0x2a>
 8005f76:	68a3      	ldr	r3, [r4, #8]
 8005f78:	3b01      	subs	r3, #1
 8005f7a:	60a3      	str	r3, [r4, #8]
 8005f7c:	6823      	ldr	r3, [r4, #0]
 8005f7e:	1c5a      	adds	r2, r3, #1
 8005f80:	6022      	str	r2, [r4, #0]
 8005f82:	701e      	strb	r6, [r3, #0]
 8005f84:	6962      	ldr	r2, [r4, #20]
 8005f86:	1c43      	adds	r3, r0, #1
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d004      	beq.n	8005f96 <__swbuf_r+0x6e>
 8005f8c:	89a3      	ldrh	r3, [r4, #12]
 8005f8e:	07db      	lsls	r3, r3, #31
 8005f90:	d5e1      	bpl.n	8005f56 <__swbuf_r+0x2e>
 8005f92:	2e0a      	cmp	r6, #10
 8005f94:	d1df      	bne.n	8005f56 <__swbuf_r+0x2e>
 8005f96:	4621      	mov	r1, r4
 8005f98:	4628      	mov	r0, r5
 8005f9a:	f7ff fdd3 	bl	8005b44 <_fflush_r>
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	d0d9      	beq.n	8005f56 <__swbuf_r+0x2e>
 8005fa2:	e7d6      	b.n	8005f52 <__swbuf_r+0x2a>

08005fa4 <__swsetup_r>:
 8005fa4:	b538      	push	{r3, r4, r5, lr}
 8005fa6:	4b29      	ldr	r3, [pc, #164]	@ (800604c <__swsetup_r+0xa8>)
 8005fa8:	4605      	mov	r5, r0
 8005faa:	6818      	ldr	r0, [r3, #0]
 8005fac:	460c      	mov	r4, r1
 8005fae:	b118      	cbz	r0, 8005fb8 <__swsetup_r+0x14>
 8005fb0:	6a03      	ldr	r3, [r0, #32]
 8005fb2:	b90b      	cbnz	r3, 8005fb8 <__swsetup_r+0x14>
 8005fb4:	f7fe f974 	bl	80042a0 <__sinit>
 8005fb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fbc:	0719      	lsls	r1, r3, #28
 8005fbe:	d422      	bmi.n	8006006 <__swsetup_r+0x62>
 8005fc0:	06da      	lsls	r2, r3, #27
 8005fc2:	d407      	bmi.n	8005fd4 <__swsetup_r+0x30>
 8005fc4:	2209      	movs	r2, #9
 8005fc6:	602a      	str	r2, [r5, #0]
 8005fc8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005fcc:	81a3      	strh	r3, [r4, #12]
 8005fce:	f04f 30ff 	mov.w	r0, #4294967295
 8005fd2:	e033      	b.n	800603c <__swsetup_r+0x98>
 8005fd4:	0758      	lsls	r0, r3, #29
 8005fd6:	d512      	bpl.n	8005ffe <__swsetup_r+0x5a>
 8005fd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005fda:	b141      	cbz	r1, 8005fee <__swsetup_r+0x4a>
 8005fdc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005fe0:	4299      	cmp	r1, r3
 8005fe2:	d002      	beq.n	8005fea <__swsetup_r+0x46>
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	f7ff f8af 	bl	8005148 <_free_r>
 8005fea:	2300      	movs	r3, #0
 8005fec:	6363      	str	r3, [r4, #52]	@ 0x34
 8005fee:	89a3      	ldrh	r3, [r4, #12]
 8005ff0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005ff4:	81a3      	strh	r3, [r4, #12]
 8005ff6:	2300      	movs	r3, #0
 8005ff8:	6063      	str	r3, [r4, #4]
 8005ffa:	6923      	ldr	r3, [r4, #16]
 8005ffc:	6023      	str	r3, [r4, #0]
 8005ffe:	89a3      	ldrh	r3, [r4, #12]
 8006000:	f043 0308 	orr.w	r3, r3, #8
 8006004:	81a3      	strh	r3, [r4, #12]
 8006006:	6923      	ldr	r3, [r4, #16]
 8006008:	b94b      	cbnz	r3, 800601e <__swsetup_r+0x7a>
 800600a:	89a3      	ldrh	r3, [r4, #12]
 800600c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006010:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006014:	d003      	beq.n	800601e <__swsetup_r+0x7a>
 8006016:	4621      	mov	r1, r4
 8006018:	4628      	mov	r0, r5
 800601a:	f000 f883 	bl	8006124 <__smakebuf_r>
 800601e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006022:	f013 0201 	ands.w	r2, r3, #1
 8006026:	d00a      	beq.n	800603e <__swsetup_r+0x9a>
 8006028:	2200      	movs	r2, #0
 800602a:	60a2      	str	r2, [r4, #8]
 800602c:	6962      	ldr	r2, [r4, #20]
 800602e:	4252      	negs	r2, r2
 8006030:	61a2      	str	r2, [r4, #24]
 8006032:	6922      	ldr	r2, [r4, #16]
 8006034:	b942      	cbnz	r2, 8006048 <__swsetup_r+0xa4>
 8006036:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800603a:	d1c5      	bne.n	8005fc8 <__swsetup_r+0x24>
 800603c:	bd38      	pop	{r3, r4, r5, pc}
 800603e:	0799      	lsls	r1, r3, #30
 8006040:	bf58      	it	pl
 8006042:	6962      	ldrpl	r2, [r4, #20]
 8006044:	60a2      	str	r2, [r4, #8]
 8006046:	e7f4      	b.n	8006032 <__swsetup_r+0x8e>
 8006048:	2000      	movs	r0, #0
 800604a:	e7f7      	b.n	800603c <__swsetup_r+0x98>
 800604c:	20000018 	.word	0x20000018

08006050 <_raise_r>:
 8006050:	291f      	cmp	r1, #31
 8006052:	b538      	push	{r3, r4, r5, lr}
 8006054:	4605      	mov	r5, r0
 8006056:	460c      	mov	r4, r1
 8006058:	d904      	bls.n	8006064 <_raise_r+0x14>
 800605a:	2316      	movs	r3, #22
 800605c:	6003      	str	r3, [r0, #0]
 800605e:	f04f 30ff 	mov.w	r0, #4294967295
 8006062:	bd38      	pop	{r3, r4, r5, pc}
 8006064:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8006066:	b112      	cbz	r2, 800606e <_raise_r+0x1e>
 8006068:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800606c:	b94b      	cbnz	r3, 8006082 <_raise_r+0x32>
 800606e:	4628      	mov	r0, r5
 8006070:	f000 f830 	bl	80060d4 <_getpid_r>
 8006074:	4622      	mov	r2, r4
 8006076:	4601      	mov	r1, r0
 8006078:	4628      	mov	r0, r5
 800607a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800607e:	f000 b817 	b.w	80060b0 <_kill_r>
 8006082:	2b01      	cmp	r3, #1
 8006084:	d00a      	beq.n	800609c <_raise_r+0x4c>
 8006086:	1c59      	adds	r1, r3, #1
 8006088:	d103      	bne.n	8006092 <_raise_r+0x42>
 800608a:	2316      	movs	r3, #22
 800608c:	6003      	str	r3, [r0, #0]
 800608e:	2001      	movs	r0, #1
 8006090:	e7e7      	b.n	8006062 <_raise_r+0x12>
 8006092:	2100      	movs	r1, #0
 8006094:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8006098:	4620      	mov	r0, r4
 800609a:	4798      	blx	r3
 800609c:	2000      	movs	r0, #0
 800609e:	e7e0      	b.n	8006062 <_raise_r+0x12>

080060a0 <raise>:
 80060a0:	4b02      	ldr	r3, [pc, #8]	@ (80060ac <raise+0xc>)
 80060a2:	4601      	mov	r1, r0
 80060a4:	6818      	ldr	r0, [r3, #0]
 80060a6:	f7ff bfd3 	b.w	8006050 <_raise_r>
 80060aa:	bf00      	nop
 80060ac:	20000018 	.word	0x20000018

080060b0 <_kill_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4d07      	ldr	r5, [pc, #28]	@ (80060d0 <_kill_r+0x20>)
 80060b4:	2300      	movs	r3, #0
 80060b6:	4604      	mov	r4, r0
 80060b8:	4608      	mov	r0, r1
 80060ba:	4611      	mov	r1, r2
 80060bc:	602b      	str	r3, [r5, #0]
 80060be:	f7fb f933 	bl	8001328 <_kill>
 80060c2:	1c43      	adds	r3, r0, #1
 80060c4:	d102      	bne.n	80060cc <_kill_r+0x1c>
 80060c6:	682b      	ldr	r3, [r5, #0]
 80060c8:	b103      	cbz	r3, 80060cc <_kill_r+0x1c>
 80060ca:	6023      	str	r3, [r4, #0]
 80060cc:	bd38      	pop	{r3, r4, r5, pc}
 80060ce:	bf00      	nop
 80060d0:	200003c4 	.word	0x200003c4

080060d4 <_getpid_r>:
 80060d4:	f7fb b920 	b.w	8001318 <_getpid>

080060d8 <__swhatbuf_r>:
 80060d8:	b570      	push	{r4, r5, r6, lr}
 80060da:	460c      	mov	r4, r1
 80060dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80060e0:	2900      	cmp	r1, #0
 80060e2:	b096      	sub	sp, #88	@ 0x58
 80060e4:	4615      	mov	r5, r2
 80060e6:	461e      	mov	r6, r3
 80060e8:	da0d      	bge.n	8006106 <__swhatbuf_r+0x2e>
 80060ea:	89a3      	ldrh	r3, [r4, #12]
 80060ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80060f0:	f04f 0100 	mov.w	r1, #0
 80060f4:	bf14      	ite	ne
 80060f6:	2340      	movne	r3, #64	@ 0x40
 80060f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80060fc:	2000      	movs	r0, #0
 80060fe:	6031      	str	r1, [r6, #0]
 8006100:	602b      	str	r3, [r5, #0]
 8006102:	b016      	add	sp, #88	@ 0x58
 8006104:	bd70      	pop	{r4, r5, r6, pc}
 8006106:	466a      	mov	r2, sp
 8006108:	f000 f848 	bl	800619c <_fstat_r>
 800610c:	2800      	cmp	r0, #0
 800610e:	dbec      	blt.n	80060ea <__swhatbuf_r+0x12>
 8006110:	9901      	ldr	r1, [sp, #4]
 8006112:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8006116:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800611a:	4259      	negs	r1, r3
 800611c:	4159      	adcs	r1, r3
 800611e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8006122:	e7eb      	b.n	80060fc <__swhatbuf_r+0x24>

08006124 <__smakebuf_r>:
 8006124:	898b      	ldrh	r3, [r1, #12]
 8006126:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006128:	079d      	lsls	r5, r3, #30
 800612a:	4606      	mov	r6, r0
 800612c:	460c      	mov	r4, r1
 800612e:	d507      	bpl.n	8006140 <__smakebuf_r+0x1c>
 8006130:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	6123      	str	r3, [r4, #16]
 8006138:	2301      	movs	r3, #1
 800613a:	6163      	str	r3, [r4, #20]
 800613c:	b003      	add	sp, #12
 800613e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006140:	ab01      	add	r3, sp, #4
 8006142:	466a      	mov	r2, sp
 8006144:	f7ff ffc8 	bl	80060d8 <__swhatbuf_r>
 8006148:	9f00      	ldr	r7, [sp, #0]
 800614a:	4605      	mov	r5, r0
 800614c:	4639      	mov	r1, r7
 800614e:	4630      	mov	r0, r6
 8006150:	f7ff f86e 	bl	8005230 <_malloc_r>
 8006154:	b948      	cbnz	r0, 800616a <__smakebuf_r+0x46>
 8006156:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800615a:	059a      	lsls	r2, r3, #22
 800615c:	d4ee      	bmi.n	800613c <__smakebuf_r+0x18>
 800615e:	f023 0303 	bic.w	r3, r3, #3
 8006162:	f043 0302 	orr.w	r3, r3, #2
 8006166:	81a3      	strh	r3, [r4, #12]
 8006168:	e7e2      	b.n	8006130 <__smakebuf_r+0xc>
 800616a:	89a3      	ldrh	r3, [r4, #12]
 800616c:	6020      	str	r0, [r4, #0]
 800616e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006172:	81a3      	strh	r3, [r4, #12]
 8006174:	9b01      	ldr	r3, [sp, #4]
 8006176:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800617a:	b15b      	cbz	r3, 8006194 <__smakebuf_r+0x70>
 800617c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006180:	4630      	mov	r0, r6
 8006182:	f000 f81d 	bl	80061c0 <_isatty_r>
 8006186:	b128      	cbz	r0, 8006194 <__smakebuf_r+0x70>
 8006188:	89a3      	ldrh	r3, [r4, #12]
 800618a:	f023 0303 	bic.w	r3, r3, #3
 800618e:	f043 0301 	orr.w	r3, r3, #1
 8006192:	81a3      	strh	r3, [r4, #12]
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	431d      	orrs	r5, r3
 8006198:	81a5      	strh	r5, [r4, #12]
 800619a:	e7cf      	b.n	800613c <__smakebuf_r+0x18>

0800619c <_fstat_r>:
 800619c:	b538      	push	{r3, r4, r5, lr}
 800619e:	4d07      	ldr	r5, [pc, #28]	@ (80061bc <_fstat_r+0x20>)
 80061a0:	2300      	movs	r3, #0
 80061a2:	4604      	mov	r4, r0
 80061a4:	4608      	mov	r0, r1
 80061a6:	4611      	mov	r1, r2
 80061a8:	602b      	str	r3, [r5, #0]
 80061aa:	f7fb f91d 	bl	80013e8 <_fstat>
 80061ae:	1c43      	adds	r3, r0, #1
 80061b0:	d102      	bne.n	80061b8 <_fstat_r+0x1c>
 80061b2:	682b      	ldr	r3, [r5, #0]
 80061b4:	b103      	cbz	r3, 80061b8 <_fstat_r+0x1c>
 80061b6:	6023      	str	r3, [r4, #0]
 80061b8:	bd38      	pop	{r3, r4, r5, pc}
 80061ba:	bf00      	nop
 80061bc:	200003c4 	.word	0x200003c4

080061c0 <_isatty_r>:
 80061c0:	b538      	push	{r3, r4, r5, lr}
 80061c2:	4d06      	ldr	r5, [pc, #24]	@ (80061dc <_isatty_r+0x1c>)
 80061c4:	2300      	movs	r3, #0
 80061c6:	4604      	mov	r4, r0
 80061c8:	4608      	mov	r0, r1
 80061ca:	602b      	str	r3, [r5, #0]
 80061cc:	f7fb f91c 	bl	8001408 <_isatty>
 80061d0:	1c43      	adds	r3, r0, #1
 80061d2:	d102      	bne.n	80061da <_isatty_r+0x1a>
 80061d4:	682b      	ldr	r3, [r5, #0]
 80061d6:	b103      	cbz	r3, 80061da <_isatty_r+0x1a>
 80061d8:	6023      	str	r3, [r4, #0]
 80061da:	bd38      	pop	{r3, r4, r5, pc}
 80061dc:	200003c4 	.word	0x200003c4

080061e0 <_init>:
 80061e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061e2:	bf00      	nop
 80061e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061e6:	bc08      	pop	{r3}
 80061e8:	469e      	mov	lr, r3
 80061ea:	4770      	bx	lr

080061ec <_fini>:
 80061ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ee:	bf00      	nop
 80061f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061f2:	bc08      	pop	{r3}
 80061f4:	469e      	mov	lr, r3
 80061f6:	4770      	bx	lr
