# Synchronous RAM in Verilog

## ğŸ“Œ Description
This project implements a simple synchronous RAM with:
- Synchronous read and write on the clock's rising edge
- Parameterized data width and address width

## ğŸ›  Files
- `sync_ram.v` â€” Main RAM module
- `tb_sync_ram.v` â€” Testbench for simulation

## â–¶ï¸ Simulation
Run the following commands (Icarus Verilog):
```bash
iverilog -o ram_test sync_ram.v tb_sync_ram.v
vvp ram_test
gtkwave ram.vcd
```
