Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Sep 28 23:13:55 2024
| Host         : AMP-HP10 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.049        0.000                      0                  156        0.150        0.000                      0                  156        4.500        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.049        0.000                      0                  156        0.150        0.000                      0                  156        4.500        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.049ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.642ns (26.085%)  route 1.819ns (73.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.871     7.628    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[12]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y45         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.642ns (26.085%)  route 1.819ns (73.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.871     7.628    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[13]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y45         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.642ns (26.085%)  route 1.819ns (73.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.871     7.628    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[14]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y45         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 0.642ns (26.085%)  route 1.819ns (73.915%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.871     7.628    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y45         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[15]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y45         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.628    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.642ns (27.639%)  route 1.681ns (72.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.733     7.489    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[10]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y44         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.642ns (27.639%)  route 1.681ns (72.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.733     7.489    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[11]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y44         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.642ns (27.639%)  route 1.681ns (72.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.733     7.489    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[8]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y44         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.642ns (27.639%)  route 1.681ns (72.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns = ( 14.869 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.733     7.489    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522    14.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[9]/C
                         clock pessimism              0.272    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X62Y44         FDRE (Setup_fdre_C_R)       -0.429    14.677    u_rgb_control_1/db0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.677    
                         arrival time                          -7.489    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.642ns (28.905%)  route 1.579ns (71.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.631     7.387    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y42         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.868    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[0]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X62Y42         FDRE (Setup_fdre_C_R)       -0.429    14.676    u_rgb_control_1/db0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 u_rgb_control_1/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.221ns  (logic 0.642ns (28.905%)  route 1.579ns (71.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns = ( 14.868 - 10.000 ) 
    Source Clock Delay      (SCD):    5.166ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.640     5.166    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.518     5.684 r  u_rgb_control_1/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.948     6.632    u_rgb_control_1/db0/btn_sync_1_reg_n_0
    SLICE_X63Y42         LUT2 (Prop_lut2_I1_O)        0.124     6.756 r  u_rgb_control_1/db0/cnt[0]_i_1__2/O
                         net (fo=16, routed)          0.631     7.387    u_rgb_control_1/db0/cnt[0]_i_1__2_n_0
    SLICE_X62Y42         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    F14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521    14.868    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y42         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[1]/C
                         clock pessimism              0.272    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X62Y42         FDRE (Setup_fdre_C_R)       -0.429    14.676    u_rgb_control_1/db0/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.676    
                         arrival time                          -7.387    
  -------------------------------------------------------------------
                         slack                                  7.289    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_rgb_control_0/toggle_state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/color_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.479    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  u_rgb_control_0/toggle_state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_rgb_control_0/toggle_state_prev_reg/Q
                         net (fo=2, routed)           0.069     1.689    u_rgb_control_0/toggle_state_prev
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.734 r  u_rgb_control_0/color_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.734    u_rgb_control_0/color_state[0]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  u_rgb_control_0/color_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.863     1.994    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  u_rgb_control_0/color_state_reg[0]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.092     1.584    u_rgb_control_0/color_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_rgb_control_0/toggle_state_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/color_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.479    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  u_rgb_control_0/toggle_state_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y35         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  u_rgb_control_0/toggle_state_prev_reg/Q
                         net (fo=2, routed)           0.070     1.690    u_rgb_control_0/toggle_state_prev
    SLICE_X62Y35         LUT6 (Prop_lut6_I4_O)        0.045     1.735 r  u_rgb_control_0/color_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.735    u_rgb_control_0/color_state[1]_i_1_n_0
    SLICE_X62Y35         FDRE                                         r  u_rgb_control_0/color_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.863     1.994    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y35         FDRE                                         r  u_rgb_control_0/color_state_reg[1]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X62Y35         FDRE (Hold_fdre_C_D)         0.091     1.583    u_rgb_control_0/color_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_rgb_control_1/db0/btn_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/ed0/signal_delay_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.483    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/db0/btn_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_rgb_control_1/db0/btn_out_reg/Q
                         net (fo=5, routed)           0.091     1.715    u_rgb_control_1/ed0/btn0_debounced
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/ed0/signal_delay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.999    u_rgb_control_1/ed0/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/ed0/signal_delay_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.075     1.558    u_rgb_control_1/ed0/signal_delay_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_rgb_control_0/db0/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/db0/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.482    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  u_rgb_control_0/db0/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y41         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_rgb_control_0/db0/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.116     1.739    u_rgb_control_0/db0/btn_sync_0_reg_n_0
    SLICE_X63Y39         FDRE                                         r  u_rgb_control_0/db0/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.997    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  u_rgb_control_0/db0/btn_sync_1_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.070     1.567    u_rgb_control_0/db0/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_rgb_control_0/db3/btn_sync_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/db3/btn_sync_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.482    u_rgb_control_0/db3/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  u_rgb_control_0/db3/btn_sync_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  u_rgb_control_0/db3/btn_sync_0_reg/Q
                         net (fo=1, routed)           0.116     1.739    u_rgb_control_0/db3/btn_sync_0_reg_n_0
    SLICE_X65Y39         FDRE                                         r  u_rgb_control_0/db3/btn_sync_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.866     1.997    u_rgb_control_0/db3/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  u_rgb_control_0/db3/btn_sync_1_reg/C
                         clock pessimism             -0.500     1.497    
    SLICE_X65Y39         FDRE (Hold_fdre_C_D)         0.070     1.567    u_rgb_control_0/db3/btn_sync_1_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 u_rgb_control_1/ed0/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/ed0/falling_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.483    u_rgb_control_1/ed0/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/ed0/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y43         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  u_rgb_control_1/ed0/signal_delay_reg/Q
                         net (fo=1, routed)           0.053     1.665    u_rgb_control_1/ed0/signal_delay
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.099     1.764 r  u_rgb_control_1/ed0/falling_edge_i_1__2/O
                         net (fo=1, routed)           0.000     1.764    u_rgb_control_1/ed0/falling_edge0
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/ed0/falling_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.999    u_rgb_control_1/ed0/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/ed0/falling_edge_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.092     1.575    u_rgb_control_1/ed0/falling_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_rgb_control_0/ed1/signal_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/ed1/falling_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.478    u_rgb_control_0/ed1/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  u_rgb_control_0/ed1/signal_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y35         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  u_rgb_control_0/ed1/signal_delay_reg/Q
                         net (fo=1, routed)           0.054     1.661    u_rgb_control_0/ed1/signal_delay
    SLICE_X61Y35         LUT2 (Prop_lut2_I0_O)        0.099     1.760 r  u_rgb_control_0/ed1/falling_edge_i_1/O
                         net (fo=1, routed)           0.000     1.760    u_rgb_control_0/ed1/falling_edge0
    SLICE_X61Y35         FDRE                                         r  u_rgb_control_0/ed1/falling_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     1.992    u_rgb_control_0/ed1/clk_IBUF_BUFG
    SLICE_X61Y35         FDRE                                         r  u_rgb_control_0/ed1/falling_edge_reg/C
                         clock pessimism             -0.514     1.478    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.091     1.569    u_rgb_control_0/ed1/falling_edge_reg
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 u_rgb_control_0/db1/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/db1/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.593     1.479    u_rgb_control_0/db1/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  u_rgb_control_0/db1/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y37         FDRE (Prop_fdre_C_Q)         0.148     1.627 r  u_rgb_control_0/db1/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.089     1.716    u_rgb_control_0/db1/btn_sync_1
    SLICE_X60Y37         LUT5 (Prop_lut5_I0_O)        0.098     1.814 r  u_rgb_control_0/db1/btn_out_i_1/O
                         net (fo=1, routed)           0.000     1.814    u_rgb_control_0/db1/btn_out_i_1_n_0
    SLICE_X60Y37         FDRE                                         r  u_rgb_control_0/db1/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.862     1.993    u_rgb_control_0/db1/clk_IBUF_BUFG
    SLICE_X60Y37         FDRE                                         r  u_rgb_control_0/db1/btn_out_reg/C
                         clock pessimism             -0.514     1.479    
    SLICE_X60Y37         FDRE (Hold_fdre_C_D)         0.120     1.599    u_rgb_control_0/db1/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 u_rgb_control_1/db0/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_1/db0/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.231ns (66.873%)  route 0.114ns (33.127%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.597     1.483    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X62Y43         FDRE                                         r  u_rgb_control_1/db0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y43         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  u_rgb_control_1/db0/cnt_reg[5]/Q
                         net (fo=2, routed)           0.063     1.687    u_rgb_control_1/db0/cnt_reg[5]
    SLICE_X63Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  u_rgb_control_1/db0/btn_out_i_2__2/O
                         net (fo=1, routed)           0.051     1.784    u_rgb_control_1/db0/btn_out_i_2__2_n_0
    SLICE_X63Y43         LUT5 (Prop_lut5_I1_O)        0.045     1.829 r  u_rgb_control_1/db0/btn_out_i_1__2/O
                         net (fo=1, routed)           0.000     1.829    u_rgb_control_1/db0/btn_out_i_1__2_n_0
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/db0/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.999    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X63Y43         FDRE                                         r  u_rgb_control_1/db0/btn_out_reg/C
                         clock pessimism             -0.503     1.496    
    SLICE_X63Y43         FDRE (Hold_fdre_C_D)         0.091     1.587    u_rgb_control_1/db0/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_rgb_control_0/db0/btn_sync_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_rgb_control_0/db0/btn_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.494%)  route 0.162ns (46.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.595     1.481    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y39         FDRE                                         r  u_rgb_control_0/db0/btn_sync_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  u_rgb_control_0/db0/btn_sync_1_reg/Q
                         net (fo=3, routed)           0.162     1.784    u_rgb_control_0/db0/btn_sync_1_reg_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I0_O)        0.045     1.829 r  u_rgb_control_0/db0/btn_out_i_1__1/O
                         net (fo=1, routed)           0.000     1.829    u_rgb_control_0/db0/btn_out_i_1__1_n_0
    SLICE_X63Y37         FDRE                                         r  u_rgb_control_0/db0/btn_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.864     1.995    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y37         FDRE                                         r  u_rgb_control_0/db0/btn_out_reg/C
                         clock pessimism             -0.500     1.495    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.091     1.586    u_rgb_control_0/db0/btn_out_reg
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33    u_rgb_control_0/RGB_B_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33    u_rgb_control_0/RGB_G_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y33    u_rgb_control_0/RGB_R_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35    u_rgb_control_0/color_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35    u_rgb_control_0/color_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y35    u_rgb_control_0/toggle_state_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y35    u_rgb_control_0/toggle_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y37    u_rgb_control_0/db0/btn_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y41    u_rgb_control_0/db0/btn_sync_0_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_B_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_B_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_G_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_G_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_R_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_R_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_B_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_B_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_G_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_G_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_R_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y33    u_rgb_control_0/RGB_R_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y35    u_rgb_control_0/color_state_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rgb_control_0/RGB_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.108ns (60.611%)  route 2.670ns (39.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.158    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.419     5.577 r  u_rgb_control_0/RGB_R_reg/Q
                         net (fo=1, routed)           2.670     8.247    RGB0_R_OBUF
    V6                   OBUF (Prop_obuf_I_O)         3.689    11.936 r  RGB0_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.936    RGB0_R
    V6                                                                r  RGB0_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_1/RGB_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_R
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.533ns  (logic 4.032ns (61.716%)  route 2.501ns (38.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.639     5.165    u_rgb_control_1/clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  u_rgb_control_1/RGB_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.518     5.683 r  u_rgb_control_1/RGB_R_reg/Q
                         net (fo=1, routed)           2.501     8.184    RGB1_R_OBUF
    U3                   OBUF (Prop_obuf_I_O)         3.514    11.698 r  RGB1_R_OBUF_inst/O
                         net (fo=0)                   0.000    11.698    RGB1_R
    U3                                                                r  RGB1_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_0/RGB_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_B
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.450ns  (logic 3.955ns (61.323%)  route 2.495ns (38.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.158    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_rgb_control_0/RGB_B_reg/Q
                         net (fo=1, routed)           2.495     8.109    RGB0_B_OBUF
    U6                   OBUF (Prop_obuf_I_O)         3.499    11.608 r  RGB0_B_OBUF_inst/O
                         net (fo=0)                   0.000    11.608    RGB0_B
    U6                                                                r  RGB0_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_0/RGB_G_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.286ns  (logic 3.975ns (63.235%)  route 2.311ns (36.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.430    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.526 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.632     5.158    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.456     5.614 r  u_rgb_control_0/RGB_G_reg/Q
                         net (fo=1, routed)           2.311     7.925    RGB0_G_OBUF
    V4                   OBUF (Prop_obuf_I_O)         3.519    11.444 r  RGB0_G_OBUF_inst/O
                         net (fo=0)                   0.000    11.444    RGB0_G
    V4                                                                r  RGB0_G (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_rgb_control_0/RGB_G_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_G
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.361ns (68.357%)  route 0.630ns (31.643%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.478    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_G_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_rgb_control_0/RGB_G_reg/Q
                         net (fo=1, routed)           0.630     2.249    RGB0_G_OBUF
    V4                   OBUF (Prop_obuf_I_O)         1.220     3.469 r  RGB0_G_OBUF_inst/O
                         net (fo=0)                   0.000     3.469    RGB0_G
    V4                                                                r  RGB0_G (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_0/RGB_B_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_B
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.341ns (66.704%)  route 0.670ns (33.296%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.478    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_B_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  u_rgb_control_0/RGB_B_reg/Q
                         net (fo=1, routed)           0.670     2.289    RGB0_B_OBUF
    U6                   OBUF (Prop_obuf_I_O)         1.200     3.489 r  RGB0_B_OBUF_inst/O
                         net (fo=0)                   0.000     3.489    RGB0_B
    U6                                                                r  RGB0_B (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_1/RGB_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB1_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.379ns (66.777%)  route 0.686ns (33.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.596     1.482    u_rgb_control_1/clk_IBUF_BUFG
    SLICE_X64Y41         FDRE                                         r  u_rgb_control_1/RGB_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164     1.646 r  u_rgb_control_1/RGB_R_reg/Q
                         net (fo=1, routed)           0.686     2.332    RGB1_R_OBUF
    U3                   OBUF (Prop_obuf_I_O)         1.215     3.547 r  RGB1_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.547    RGB1_R
    U3                                                                r  RGB1_R (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_rgb_control_0/RGB_R_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB0_R
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.186ns  (logic 1.399ns (63.979%)  route 0.788ns (36.021%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.861    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.887 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.478    u_rgb_control_0/clk_IBUF_BUFG
    SLICE_X62Y33         FDRE                                         r  u_rgb_control_0/RGB_R_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y33         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  u_rgb_control_0/RGB_R_reg/Q
                         net (fo=1, routed)           0.788     2.394    RGB0_R_OBUF
    V6                   OBUF (Prop_obuf_I_O)         1.271     3.664 r  RGB0_R_OBUF_inst/O
                         net (fo=0)                   0.000     3.664    RGB0_R
    V6                                                                r  RGB0_R (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            u_rgb_control_1/db0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.981ns  (logic 1.457ns (48.880%)  route 1.524ns (51.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.869ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    H2                   IBUF (Prop_ibuf_I_O)         1.457     1.457 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           1.524     2.981    u_rgb_control_1/db0/btn2_IBUF
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.522     4.869    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            u_rgb_control_0/db0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.773ns  (logic 1.456ns (52.527%)  route 1.316ns (47.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    J2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           1.316     2.773    u_rgb_control_0/db0/btn0_IBUF
    SLICE_X63Y41         FDRE                                         r  u_rgb_control_0/db0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521     4.868    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  u_rgb_control_0/db0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            u_rgb_control_0/db3/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.613ns  (logic 1.462ns (55.930%)  route 1.152ns (44.070%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    J1                   IBUF (Prop_ibuf_I_O)         1.462     1.462 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           1.152     2.613    u_rgb_control_0/db3/btn3_IBUF
    SLICE_X65Y41         FDRE                                         r  u_rgb_control_0/db3/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521     4.868    u_rgb_control_0/db3/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  u_rgb_control_0/db3/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_rgb_control_0/db1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.592ns  (logic 1.443ns (55.650%)  route 1.150ns (44.350%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.868ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    J5                   IBUF (Prop_ibuf_I_O)         1.443     1.443 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           1.150     2.592    u_rgb_control_0/db1/btn1_IBUF
    SLICE_X62Y41         FDRE                                         r  u_rgb_control_0/db1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.256    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.347 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.521     4.868    u_rgb_control_0/db1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  u_rgb_control_0/db1/btn_sync_0_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn1
                            (input port)
  Destination:            u_rgb_control_0/db1/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.211ns (31.217%)  route 0.465ns (68.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J5                                                0.000     0.000 r  btn1 (IN)
                         net (fo=0)                   0.000     0.000    btn1
    J5                   IBUF (Prop_ibuf_I_O)         0.211     0.211 r  btn1_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.676    u_rgb_control_0/db1/btn1_IBUF
    SLICE_X62Y41         FDRE                                         r  u_rgb_control_0/db1/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     1.998    u_rgb_control_0/db1/clk_IBUF_BUFG
    SLICE_X62Y41         FDRE                                         r  u_rgb_control_0/db1/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn3
                            (input port)
  Destination:            u_rgb_control_0/db3/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.230ns (33.068%)  route 0.465ns (66.932%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  btn3 (IN)
                         net (fo=0)                   0.000     0.000    btn3
    J1                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  btn3_IBUF_inst/O
                         net (fo=1, routed)           0.465     0.694    u_rgb_control_0/db3/btn3_IBUF
    SLICE_X65Y41         FDRE                                         r  u_rgb_control_0/db3/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     1.998    u_rgb_control_0/db3/clk_IBUF_BUFG
    SLICE_X65Y41         FDRE                                         r  u_rgb_control_0/db3/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            u_rgb_control_0/db0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.225ns (30.473%)  route 0.512ns (69.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J2                                                0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    J2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn0_IBUF_inst/O
                         net (fo=1, routed)           0.512     0.737    u_rgb_control_0/db0/btn0_IBUF
    SLICE_X63Y41         FDRE                                         r  u_rgb_control_0/db0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.867     1.998    u_rgb_control_0/db0/clk_IBUF_BUFG
    SLICE_X63Y41         FDRE                                         r  u_rgb_control_0/db0/btn_sync_0_reg/C

Slack:                    inf
  Source:                 btn2
                            (input port)
  Destination:            u_rgb_control_1/db0/btn_sync_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.846ns  (logic 0.225ns (26.622%)  route 0.621ns (73.378%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.999ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  btn2 (IN)
                         net (fo=0)                   0.000     0.000    btn2
    H2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  btn2_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.846    u_rgb_control_1/db0/btn2_IBUF
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    F14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    F14                  IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.103    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.132 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.868     1.999    u_rgb_control_1/db0/clk_IBUF_BUFG
    SLICE_X64Y43         FDRE                                         r  u_rgb_control_1/db0/btn_sync_0_reg/C





