[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_BrUn",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_sign_ext",
    "sources":[
      "~control|control>io_prev_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_ALUSel",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_DMEM_in",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_BSel",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_PCSel",
    "sources":[
      "~control|control>io_curr_inst",
      "~control|control>io_BrLt",
      "~control|control>io_BrEq"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_DMEM_WEn",
    "sources":[
      "~control|control>io_curr_inst",
      "~control|control>io_curr_ALU_low2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_DMEM_out",
    "sources":[
      "~control|control>io_prev_inst",
      "~control|control>io_prev_ALU_low2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_CSRWEn",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_has_rd",
    "sources":[
      "~control|control>io_prev_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_ASel",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_WBSel",
    "sources":[
      "~control|control>io_prev_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_CSRSel",
    "sources":[
      "~control|control>io_curr_inst"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~control|control>io_RegWEn",
    "sources":[
      "~control|control>io_prev_inst"
    ]
  }
]