
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001095                       # Number of seconds simulated
sim_ticks                                  1095352665                       # Number of ticks simulated
final_tick                               398679075810                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 196057                       # Simulator instruction rate (inst/s)
host_op_rate                                   248992                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35710                       # Simulator tick rate (ticks/s)
host_mem_usage                               67338228                       # Number of bytes of host memory used
host_seconds                                 30673.70                       # Real time elapsed on the host
sim_insts                                  6013781847                       # Number of instructions simulated
sim_ops                                    7637520818                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        66048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        66560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        66048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        16896                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        17408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        11008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        41472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        16128                       # Number of bytes read from this memory
system.physmem.bytes_read::total               316544                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           14976                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       180992                       # Number of bytes written to this memory
system.physmem.bytes_written::total            180992                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          520                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          516                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          132                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          136                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data           86                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          324                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          126                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2473                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1414                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1414                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1519145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     60298388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1519145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     60765817                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1519145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     60298388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1636003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15425169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      1636003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     15892598                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2454004                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10049731                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1752860                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     37861779                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1636003                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     14724025                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               288988205                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1519145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1519145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1519145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1636003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      1636003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2454004                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1752860                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1636003                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           13672309                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         165236280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              165236280                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         165236280                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1519145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     60298388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1519145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     60765817                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1519145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     60298388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1636003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15425169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      1636003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     15892598                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2454004                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10049731                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1752860                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     37861779                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1636003                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     14724025                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              454224485                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          206065                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       168063                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21702                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        82919                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           78296                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           20596                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          930                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1998195                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1219359                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             206065                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        98892                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               249984                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          67778                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         63737                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           124695                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        21779                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2357208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.628733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.996161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2107224     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13066      0.55%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21047      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31579      1.34%     92.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13024      0.55%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           15382      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           16208      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           11520      0.49%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          128158      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2357208                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078449                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.464209                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1973333                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        89232                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           248329                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         1349                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         44964                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        33442                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1478433                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         44964                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1978230                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          38733                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        35345                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           244898                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15026                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1475875                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          804                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2601                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         7766                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          992                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      2020093                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6879114                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6879114                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1668978                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          351095                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          325                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            44038                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148981                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        82612                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         4014                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15924                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1471257                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1375182                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         2091                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       223339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       512359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2357208                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.583394                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.268845                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1772305     75.19%     75.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       236647     10.04%     85.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       131036      5.56%     90.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        86457      3.67%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        78599      3.33%     97.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        24364      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17686      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         6152      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         3962      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2357208                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            404     12.11%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     12.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1349     40.44%     52.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1583     47.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1132605     82.36%     82.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        25297      1.84%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       136112      9.90%     94.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        81015      5.89%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1375182                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.523531                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               3336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002426                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5112998                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1694985                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1349750                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1378518                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6426                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        30878                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5307                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1093                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         44964                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          27983                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1634                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1471581                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           46                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148981                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        82612                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           873                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           46                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11822                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        13486                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        25308                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1354816                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       128720                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        20365                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              209572                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          183747                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             80852                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515777                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1349839                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1349750                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           798980                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2026055                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513849                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.394353                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1219330                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       253420                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        22111                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2312244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.527336                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378200                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1818385     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       234940     10.16%     88.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        97664      4.22%     93.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        50122      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        37227      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        21375      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        13146      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        11043      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        28342      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2312244                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1219330                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                195405                       # Number of memory references committed
system.switch_cpus0.commit.loads               118100                       # Number of loads committed
system.switch_cpus0.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            169339                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1102366                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        23772                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        28342                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3756652                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2990487                       # The number of ROB writes
system.switch_cpus0.timesIdled                  35342                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 269538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1219330                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626741                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626741                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380700                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380700                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148594                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1845179                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1400707                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          205881                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       167979                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        21575                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        83317                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           78621                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           20530                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          922                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1998252                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1217888                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             205881                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        99151                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               249940                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          67308                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         65274                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           124553                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        21638                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2358421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.627827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.994296                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2108481     89.40%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           13128      0.56%     89.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20912      0.89%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           31737      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13111      0.56%     92.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           15447      0.65%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           16247      0.69%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           11507      0.49%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          127851      5.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2358421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078379                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.463649                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1973105                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        91060                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           248239                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1389                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         44627                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        33352                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1477017                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         44627                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1978120                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          40365                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        35232                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           244761                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        15304                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1474310                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          922                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          2535                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         7955                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1065                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands      2016641                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6872420                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6872420                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1669099                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          347520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          325                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            44579                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       148835                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        82861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         4146                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        15909                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1469570                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          324                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1373373                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         2046                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       222375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       511739                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2358421                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.582327                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.268231                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1774169     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       236909     10.05%     85.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       130445      5.53%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        86028      3.65%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        78794      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        24277      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17648      0.75%     99.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         6167      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         3984      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2358421                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            397     11.77%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.77% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1377     40.82%     52.59% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1599     47.41%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1130773     82.34%     82.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        25285      1.84%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       135918      9.90%     94.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        81244      5.92%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1373373                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.522842                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3373                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002456                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5110582                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1692338                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1348412                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1376746                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6268                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        30726                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         5553                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         1127                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         44627                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          29617                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1657                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1469894                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           43                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       148835                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        82861                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           885                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           44                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11825                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        13227                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        25052                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1353492                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       128681                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        19877                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              209754                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          183451                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             81073                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515273                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1348514                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1348412                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           797808                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          2024175                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.513339                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.394140                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1000068                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1219414                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       251694                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        21976                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2313794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.527019                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378423                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1820097     78.66%     78.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       234930     10.15%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        97429      4.21%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        50141      2.17%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        37371      1.62%     96.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        21274      0.92%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        12976      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        11115      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        28461      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2313794                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1000068                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1219414                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                195417                       # Number of memory references committed
system.switch_cpus1.commit.loads               118109                       # Number of loads committed
system.switch_cpus1.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            169354                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1102439                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23773                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        28461                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3756441                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2986861                       # The number of ROB writes
system.switch_cpus1.timesIdled                  35311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 268325                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1000068                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1219414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1000068                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.626567                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.626567                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380725                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380725                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         6143255                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1842310                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1399407                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          206071                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       168135                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21520                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        83173                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           78306                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20573                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          942                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1996154                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1219074                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             206071                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        98879                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               250079                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          67275                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         66109                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           124403                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21557                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2357315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.628500                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.995639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2107236     89.39%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           13189      0.56%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           20994      0.89%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           31784      1.35%     92.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13041      0.55%     92.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           15330      0.65%     93.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           16140      0.68%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11419      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          128182      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2357315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.078451                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.464100                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1971138                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        91776                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           248370                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1385                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         44645                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        33378                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          331                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1477815                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1091                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         44645                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1976227                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          40796                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        35751                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           244793                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        15091                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1475069                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          753                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          2650                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         7771                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          887                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands      2019185                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6875099                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6875099                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1669157                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          350023                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          327                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          174                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            45096                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       148911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        82706                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         4101                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15907                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1470306                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          326                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1374192                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         2052                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       222847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       511771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           22                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2357315                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.582948                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268655                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1772958     75.21%     75.21% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       236350     10.03%     85.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       130985      5.56%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        86228      3.66%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        78723      3.34%     97.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        24196      1.03%     98.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17798      0.76%     99.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6088      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         3989      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2357315                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            388     11.45%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.45% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1401     41.35%     52.80% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1599     47.20%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1131424     82.33%     82.33% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        25306      1.84%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.18% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          153      0.01%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       136147      9.91%     94.09% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        81162      5.91%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1374192                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.523154                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3388                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002465                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5111139                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1693543                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1348975                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1377580                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         6407                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        30799                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           65                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         5398                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1113                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         44645                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30029                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1651                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1470632                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           28                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       148911                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        82706                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          174                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           65                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11773                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13295                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        25068                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1354049                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       128816                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20143                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              209805                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          183722                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             80989                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.515485                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1349072                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1348975                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           798410                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2023823                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.513554                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.394506                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000104                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1219451                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       252344                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21929                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2312670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527291                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.378123                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1818664     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       235168     10.17%     88.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        97503      4.22%     93.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        50241      2.17%     95.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        37201      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        21399      0.93%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13041      0.56%     98.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        11115      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        28338      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2312670                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000104                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1219451                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                195417                       # Number of memory references committed
system.switch_cpus2.commit.loads               118109                       # Number of loads committed
system.switch_cpus2.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            169361                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1102469                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23773                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        28338                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3756127                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2988249                       # The number of ROB writes
system.switch_cpus2.timesIdled                  35256                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 269431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000104                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1219451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000104                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.626473                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.626473                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.380739                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.380739                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         6145453                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1843749                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1400647                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          214636                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       175856                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        22776                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        86873                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           81785                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           21610                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2052342                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1226007                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             214636                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       103395                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               268351                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          65667                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         57403                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           128001                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        22535                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2420634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.620085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.976345                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2152283     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           28653      1.18%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           33224      1.37%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           18188      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           20601      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11855      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8014      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           20958      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          126858      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2420634                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081712                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466740                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2035316                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        75012                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           265878                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2246                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         42178                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        34828                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1496399                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         42178                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2039069                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16464                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        48928                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           264420                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         9571                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1494503                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          2058                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      2078990                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6956815                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6956815                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1740902                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          338082                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            27660                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       143145                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        76690                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        16281                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1490761                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1398079                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1941                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       206577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       484053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2420634                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577567                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269579                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1833129     75.73%     75.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       235475      9.73%     85.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       127110      5.25%     90.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        87638      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        77174      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        39436      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         9758      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6266      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4648      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2420634                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            355     11.26%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.26% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1445     45.83%     57.09% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1353     42.91%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1171346     83.78%     83.78% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        21812      1.56%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       128680      9.20%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        76071      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1398079                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532248                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3153                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002255                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5221886                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1697749                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1372934                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1401232                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3455                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        27922                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         42178                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12163                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1203                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1491146                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       143145                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        76690                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           799                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        12374                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        13360                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        25734                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1375837                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120535                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        22242                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              196574                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          191594                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             76039                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.523780                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1373013                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1372934                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           816850                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2142507                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522675                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381259                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1022014                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1253930                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       237227                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        22748                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2378456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527203                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346465                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1866348     78.47%     78.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       237722      9.99%     88.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        99551      4.19%     92.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        59414      2.50%     95.15% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        41169      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        26775      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        14213      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        11077      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        22187      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2378456                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1022014                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1253930                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                189774                       # Number of memory references committed
system.switch_cpus3.commit.loads               115223                       # Number of loads committed
system.switch_cpus3.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            179412                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1130554                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        25533                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        22187                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3847426                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3024496                       # The number of ROB writes
system.switch_cpus3.timesIdled                  33352                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 206112                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1022014                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1253930                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1022014                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.570166                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.570166                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389080                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6204389                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1908243                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1393884                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus4.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          214796                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       175899                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        22728                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        86590                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           81667                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           21639                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          991                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2054236                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1227127                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             214796                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       103306                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               268530                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          65439                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         58254                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines           128070                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        22474                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2423363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.619844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.976410                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2154833     88.92%     88.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           28747      1.19%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           33374      1.38%     91.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           18153      0.75%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           20356      0.84%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           11930      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6            7880      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20920      0.86%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127170      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2423363                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081773                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.467166                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2036653                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        76450                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           265998                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2277                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         41981                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        34923                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1497379                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1978                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         41981                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2040469                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          15350                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        51262                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           264482                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         9815                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1495382                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2126                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4738                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2080386                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6961085                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6961085                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1745260                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          335126                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          388                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          218                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            28477                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       143054                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        77049                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         1832                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        16306                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1491515                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          388                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1400249                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1934                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       204101                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       477124                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2423363                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577812                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.269658                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1834890     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       235847      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       127427      5.26%     90.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        87716      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        77247      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        39468      1.63%     99.14% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6         9947      0.41%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         6178      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         4643      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2423363                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            357     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1445     45.55%     56.81% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1370     43.19%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1172859     83.76%     83.76% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        21898      1.56%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       128952      9.21%     94.55% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        76370      5.45%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1400249                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.533074                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               3172                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002265                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5228967                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1696038                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1375133                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1403421                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3610                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27564                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         2340                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         41981                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          10979                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1127                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1491908                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts           12                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       143054                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        77049                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          218                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           741                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        12342                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        13331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        25673                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1378060                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120975                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22189                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              197303                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          192065                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             76328                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524626                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1375217                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1375133                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           818089                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2144815                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523512                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381426                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1024510                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1257000                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       234925                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        22711                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2381382                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.527845                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.347549                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1868152     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       238236     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        99806      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        59462      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        41234      1.73%     96.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        26852      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        14226      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        11098      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        22316      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2381382                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1024510                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1257000                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                190199                       # Number of memory references committed
system.switch_cpus4.commit.loads               115490                       # Number of loads committed
system.switch_cpus4.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            179868                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1133293                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        25590                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        22316                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3850991                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3025833                       # The number of ROB writes
system.switch_cpus4.timesIdled                  33334                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 203383                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1024510                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1257000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1024510                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.563905                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.563905                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.390030                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.390030                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6214606                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1911058                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1395636                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           340                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          239407                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       199299                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        23187                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        91788                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           85214                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           25404                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         1066                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2073533                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1313040                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             239407                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       110618                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               272720                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          65298                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         58774                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           130107                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        22119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2446916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.659847                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.039408                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2174196     88.85%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           16512      0.67%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20796      0.85%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           33234      1.36%     91.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           13624      0.56%     92.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           18057      0.74%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6           21070      0.86%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9834      0.40%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          139593      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2446916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.091142                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.499873                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2061491                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        72211                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           271394                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          143                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         41673                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        36304                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          217                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1603882                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1280                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         41673                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2064031                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles           5518                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        60508                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           268974                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6208                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1593200                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents           764                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4375                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      2226268                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7404429                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7404429                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1834730                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          391495                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          381                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          200                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22984                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       150293                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        77223                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores        17325                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1553666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          384                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1481991                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1828                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       205117                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       428744                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2446916                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.605657                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327916                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1820376     74.39%     74.39% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       284652     11.63%     86.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       117305      4.79%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        65402      2.67%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        88840      3.63%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        27645      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        27113      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        14404      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1179      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2446916                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          10341     79.02%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     79.02% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          1417     10.83%     89.84% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite         1329     10.16%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu      1248361     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        20128      1.36%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc          181      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       136437      9.21%     94.81% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        76884      5.19%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1481991                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.564193                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              13087                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008831                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5425812                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1759187                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1441143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1495078                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1074                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        31063                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         41673                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles           4157                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          510                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1554050                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1126                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       150293                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        77223                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          200                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           427                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        12938                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect        13456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        26394                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1454678                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       133643                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        27312                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              210500                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          205238                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             76857                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.553795                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1441186                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1441143                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           863459                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          2319068                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.548642                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372330                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1067367                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1315104                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       238941                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          369                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        23179                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2405243                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.546766                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.366321                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1847983     76.83%     76.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       282894     11.76%     88.59% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       102328      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        51124      2.13%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        46539      1.93%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        19701      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6        19348      0.80%     98.53% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         9175      0.38%     98.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        26151      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2405243                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1067367                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1315104                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                194924                       # Number of memory references committed
system.switch_cpus5.commit.loads               119230                       # Number of loads committed
system.switch_cpus5.commit.membars                184                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            190656                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1183932                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        27131                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        26151                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3933124                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3149792                       # The number of ROB writes
system.switch_cpus5.timesIdled                  32699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 179830                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1067367                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1315104                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1067367                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.460959                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.460959                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.406346                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.406346                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6542831                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        2015839                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1482143                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           368                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          204893                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       184521                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        12537                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        76389                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           71384                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           11087                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          567                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2154544                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1286958                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             204893                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        82471                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               253772                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          39718                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         51300                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           125344                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        12362                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2486512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.607916                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.940710                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2232740     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1            9037      0.36%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           18608      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3            7470      0.30%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           41389      1.66%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           37251      1.50%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7007      0.28%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           15006      0.60%     95.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118004      4.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2486512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078003                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.489944                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2142384                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        63917                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           252655                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          864                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         26689                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        18110                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1508181                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1267                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         26689                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2145087                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          42635                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        14079                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           250931                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         7088                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1506167                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          2715                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         2751                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands      1774628                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7089402                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7089402                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1539246                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          235364                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          186                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          101                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            19847                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       353192                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       177360                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1653                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         8456                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1501056                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1431776                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1087                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       136698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       334771                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           15                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2486512                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.575817                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.373259                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1977639     79.53%     79.53% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       152488      6.13%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       125349      5.04%     90.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        53689      2.16%     92.87% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        68492      2.75%     95.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        66363      2.67%     98.29% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        37513      1.51%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         3170      0.13%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1809      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2486512                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3587     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         28078     86.38%     97.42% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          839      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       900570     62.90%     62.90% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        12429      0.87%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           85      0.01%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       342056     23.89%     87.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       176636     12.34%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1431776                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.545076                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              32504                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022702                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5383653                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1637986                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1417678                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1464280                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         2465                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        17385                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1746                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          129                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         26689                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          38819                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1980                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1501243                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           27                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       353192                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       177360                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          101                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         6547                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         7811                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        14358                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1420487                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       340751                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        11287                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              517348                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          185738                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            176597                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.540778                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1417802                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1417678                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           766993                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1513617                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.539709                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506729                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1143103                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1343165                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       158297                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        12581                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2459823                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.546041                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.368342                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1972398     80.18%     80.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       177941      7.23%     87.42% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        83523      3.40%     90.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        82554      3.36%     94.17% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        22198      0.90%     95.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        96012      3.90%     98.98% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         7341      0.30%     99.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         5230      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        12626      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2459823                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1143103                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1343165                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                511421                       # Number of memory references committed
system.switch_cpus6.commit.loads               335807                       # Number of loads committed
system.switch_cpus6.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            177223                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1194461                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        12978                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        12626                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3948659                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3029635                       # The number of ROB writes
system.switch_cpus6.timesIdled                  48676                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 140234                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1143103                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1343165                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1143103                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.297908                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.297908                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.435178                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.435178                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         7017169                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1649987                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1788697                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2626746                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          214865                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       176051                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        22798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        86958                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           81865                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           21632                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          998                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2054437                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1227309                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             214865                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       103497                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               268643                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          65727                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         56115                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           128128                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        22556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2421771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.620447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.976868                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2153128     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           28688      1.18%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           33269      1.37%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           18218      0.75%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           20610      0.85%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           11864      0.49%     93.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8020      0.33%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           20972      0.87%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          127002      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2421771                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081799                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.467236                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2037387                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        73749                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           266164                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2251                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42216                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        34863                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1497968                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1999                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42216                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2041147                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          16011                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        48113                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           264702                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles         9578                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1496072                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          2050                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4617                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      2081257                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6964119                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6964119                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1742892                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          338365                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          382                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          211                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            27695                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       143283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        76756                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         1793                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        16302                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1492336                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          380                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1399582                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1947                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       206724                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       484489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           40                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2421771                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577917                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269931                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1833679     75.72%     75.72% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       235677      9.73%     85.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       127243      5.25%     90.70% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        87738      3.62%     94.33% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        77249      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        39481      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6         9778      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6272      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         4654      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2421771                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            355     11.24%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.24% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1449     45.88%     57.12% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1354     42.88%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1172628     83.78%     83.78% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        21839      1.56%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.34% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       128818      9.20%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        76127      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1399582                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.532820                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3158                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002256                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5226040                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1699471                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1374405                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1402740                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3451                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        27944                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           85                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42216                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          11712                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1204                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1492721                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts            4                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       143283                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        76756                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          210                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           803                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        12386                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        13372                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        25758                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1377310                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       120653                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        22272                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              196750                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          191808                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             76097                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.524341                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1374484                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1374405                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           817734                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2144855                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.523235                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381254                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1023148                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1255315                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       237419                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        22770                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2379555                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527542                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.346839                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1866895     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       237967     10.00%     88.46% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        99664      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        59476      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        41213      1.73%     96.88% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        26807      1.13%     98.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        14233      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        11093      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        22207      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2379555                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1023148                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1255315                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                189956                       # Number of memory references committed
system.switch_cpus7.commit.loads               115339                       # Number of loads committed
system.switch_cpus7.commit.membars                170                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            179619                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1131789                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        25559                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        22207                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3850082                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3027686                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33374                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 204975                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1023148                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1255315                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1023148                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.567318                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.567318                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.389512                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.389512                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6210986                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1910375                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1395324                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           340                       # number of misc regfile writes
system.l2.replacements                           2483                       # number of replacements
system.l2.tagsinuse                      32745.342970                       # Cycle average of tags in use
system.l2.total_refs                          1886109                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35226                       # Sample count of references to valid blocks.
system.l2.avg_refs                          53.543093                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2367.263053                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.745829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    231.908876                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.745701                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    230.715493                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.745140                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    234.878689                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     13.839685                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     70.271673                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     13.840180                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     70.736442                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     11.812852                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     35.920246                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.521540                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    157.176840                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     13.840625                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data     66.084388                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4156.720407                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4195.760859                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4178.701661                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3365.289644                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3284.524945                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2088.571520                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4464.223445                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.inst                     1                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           3439.503237                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.072243                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.007077                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.007041                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000389                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.007168                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.002145                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.002159                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000360                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.001096                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000443                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.004797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.002017                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.126853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.128044                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.127524                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.102700                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.100236                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.063738                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.136237                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.inst             0.000031                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.104965                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999309                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data          571                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          576                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          575                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          384                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          379                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          257                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          503                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          390                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    3637                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2582                       # number of Writeback hits
system.l2.Writeback_hits::total                  2582                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus5.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     3                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.data          571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          576                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          575                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          384                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          379                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          260                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          503                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          390                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3640                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data          571                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          576                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          575                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          384                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          379                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          260                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          503                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          390                       # number of overall hits
system.l2.overall_hits::total                    3640                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          455                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          461                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          464                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          132                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data          135                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data           86                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          324                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          126                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2300                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           59                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 173                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          520                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          516                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          136                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           86                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          126                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2473                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          516                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          520                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          516                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          132                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          136                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           86                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          324                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          126                       # number of overall misses
system.l2.overall_misses::total                  2473                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2091445                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     68201497                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2210239                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     68961144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2097259                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     70419559                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2200627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     20077277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      2151651                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     20009701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      3135140                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     13191075                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2352005                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     49543084                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      2076356                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     18732309                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       347450368                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      9097479                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      8884340                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      7951278                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       148709                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26081806                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2091445                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     77298976                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2210239                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     77845484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2097259                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     78370837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2200627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     20077277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      2151651                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     20158410                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      3135140                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     13191075                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2352005                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     49543084                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      2076356                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     18732309                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        373532174                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2091445                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     77298976                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2210239                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     77845484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2097259                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     78370837                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2200627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     20077277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      2151651                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     20158410                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      3135140                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     13191075                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2352005                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     49543084                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      2076356                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     18732309                       # number of overall miss cycles
system.l2.overall_miss_latency::total       373532174                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         1026                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1037                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         1039                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          827                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          516                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                5937                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2582                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2582                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               176                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         1087                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1096                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         1091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          346                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 6113                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         1087                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1096                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         1091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          346                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                6113                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.443470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.444552                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.446583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.255814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.262646                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.250729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.391778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.244186                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.387401                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982955                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.474701                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.474453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.472961                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.255814                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.264078                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.248555                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.391778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.244186                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.404548                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.474701                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.474453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.472961                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.255814                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.264078                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.248555                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.391778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.244186                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.404548                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 160880.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 149893.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 170018.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149590.334056                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 161327.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151766.290948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 157187.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 152100.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 153689.357143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 148220.007407                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 149292.380952                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 153384.593023                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 156800.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152910.753086                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148311.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 148669.119048                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151065.377391                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data       149139                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 150582.033898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 152909.192308                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data       148709                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 150761.884393                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 160880.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 149804.217054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 170018.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149702.853846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 161327.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151881.467054                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 157187.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 152100.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 153689.357143                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 148223.602941                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 149292.380952                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 153384.593023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 156800.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152910.753086                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148311.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 148669.119048                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151044.146381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 160880.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 149804.217054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 170018.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149702.853846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 161327.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151881.467054                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 157187.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 152100.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 153689.357143                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 148223.602941                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 149292.380952                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 153384.593023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 156800.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152910.753086                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148311.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 148669.119048                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151044.146381                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1414                       # number of writebacks
system.l2.writebacks::total                      1414                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          455                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          461                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          464                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data          135                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          126                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2300                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           59                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            173                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data          136                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data           86                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          126                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2473                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data          136                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data           86                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          126                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2473                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1335599                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     41702778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1454322                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     42114148                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1341843                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     43398597                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1385614                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     12390872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      1335619                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data     12149792                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1912145                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data      8183567                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1478476                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     30675834                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1262077                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     11397366                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    213518649                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      5547697                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      5445155                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      4921253                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data        90113                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     16004218                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1335599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     47250475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1454322                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     47559303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1341843                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     48319850                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1385614                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     12390872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      1335619                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data     12239905                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1912145                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data      8183567                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1478476                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     30675834                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1262077                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     11397366                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    229522867                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1335599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     47250475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1454322                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     47559303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1341843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     48319850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1385614                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     12390872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      1335619                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data     12239905                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1912145                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data      8183567                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1478476                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     30675834                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1262077                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     11397366                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    229522867                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.443470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.444552                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.446583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.255814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.262646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.250729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.391778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.244186                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.387401                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982955                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.474701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.474453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.472961                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.255814                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.264078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.248555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.391778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.244186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.404548                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.474701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.474453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.472961                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.255814                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.264078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.248555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.391778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.244186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.404548                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 102738.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91654.457143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 111870.923077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91353.900217                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 103218.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93531.459052                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 98972.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93870.242424                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 95401.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89998.459259                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 91054.523810                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 95157.755814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 98565.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94678.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90148.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90455.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92834.195217                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 90945.852459                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92290.762712                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 94639.480769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        90113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92509.930636                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 102738.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 91570.687984                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 111870.923077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91460.198077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 103218.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93643.120155                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 98972.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93870.242424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 95401.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 89999.301471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 91054.523810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 95157.755814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 98565.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94678.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90148.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 90455.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92811.511120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 102738.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 91570.687984                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 111870.923077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91460.198077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 103218.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93643.120155                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 98972.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93870.242424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 95401.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 89999.301471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 91054.523810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 95157.755814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 98565.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94678.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90148.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 90455.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92811.511120                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.745133                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750132607                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1494288.061753                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.745133                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          489                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020425                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.783654                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       124677                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         124677                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       124677                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          124677                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       124677                       # number of overall hits
system.cpu0.icache.overall_hits::total         124677                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2754084                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2754084                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2754084                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2754084                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2754084                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2754084                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       124695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       124695                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       124695                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       124695                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       124695                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       124695                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000144                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 153004.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 153004.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 153004.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 153004.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 153004.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 153004.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2237513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2237513                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2237513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2237513                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2237513                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2237513                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 172116.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 172116.384615                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 172116.384615                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 172116.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 172116.384615                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 172116.384615                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  1087                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               125036013                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  1343                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              93102.020104                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   189.986753                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    66.013247                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.742136                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.257864                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        94633                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          94633                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        76440                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         76440                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          152                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       171073                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          171073                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       171073                       # number of overall hits
system.cpu0.dcache.overall_hits::total         171073                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2410                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          457                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          457                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2867                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2867                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2867                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2867                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    307441708                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    307441708                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     80998731                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     80998731                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    388440439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    388440439                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    388440439                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    388440439                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97043                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        76897                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       173940                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       173940                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       173940                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       173940                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.024834                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.024834                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005943                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005943                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.016483                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.016483                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.016483                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.016483                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 127569.173444                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 127569.173444                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 177240.111597                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 177240.111597                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 135486.724451                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 135486.724451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 135486.724451                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 135486.724451                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          540                       # number of writebacks
system.cpu0.dcache.writebacks::total              540                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1384                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1384                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          396                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          396                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1780                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1780                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1780                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         1026                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1026                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         1087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1087                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         1087                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1087                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    112117639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    112117639                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      9672143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      9672143                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    121789782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    121789782                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    121789782                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    121789782                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.010573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010573                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000793                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.006249                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.006249                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.006249                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.006249                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109276.451267                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109276.451267                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 158559.721311                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 158559.721311                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 112042.117755                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 112042.117755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 112042.117755                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 112042.117755                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               501.745009                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750132465                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1494287.778884                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.745009                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          489                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020425                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.783654                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.804079                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       124535                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         124535                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       124535                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          124535                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       124535                       # number of overall hits
system.cpu1.icache.overall_hits::total         124535                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2864855                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2864855                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2864855                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2864855                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2864855                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2864855                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       124553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       124553                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       124553                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       124553                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       124553                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       124553                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000145                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000145                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 159158.611111                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 159158.611111                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 159158.611111                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 159158.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 159158.611111                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 159158.611111                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            5                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            5                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2329145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2329145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2329145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2329145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2329145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2329145                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       179165                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       179165                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       179165                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       179165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       179165                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       179165                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  1096                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               125036071                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  1352                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              92482.301036                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   189.857434                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    66.142566                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.741631                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.258369                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        94669                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          94669                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        76459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         76459                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          159                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          159                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          152                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       171128                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          171128                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       171128                       # number of overall hits
system.cpu1.dcache.overall_hits::total         171128                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2446                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2446                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          441                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          441                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2887                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2887                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2887                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2887                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    310455899                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    310455899                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     79212098                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     79212098                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    389667997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    389667997                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    389667997                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    389667997                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        97115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        97115                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        76900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        76900                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          159                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       174015                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       174015                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       174015                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       174015                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.025187                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.025187                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005735                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005735                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.016591                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.016591                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.016591                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.016591                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 126923.916190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 126923.916190                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 179619.269841                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 179619.269841                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 134973.327676                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 134973.327676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 134973.327676                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 134973.327676                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          545                       # number of writebacks
system.cpu1.dcache.writebacks::total              545                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1409                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1409                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          382                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          382                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1791                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1791                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1791                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1037                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1037                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           59                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1096                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1096                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1096                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    113254504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    113254504                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      9481706                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      9481706                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    122736210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    122736210                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    122736210                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    122736210                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.010678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010678                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000767                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.006298                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.006298                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.006298                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.006298                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109213.600771                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109213.600771                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 160706.881356                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 160706.881356                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 111985.593066                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 111985.593066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 111985.593066                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 111985.593066                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               501.744434                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750132316                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1494287.482072                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.744434                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          489                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020424                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.783654                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.804078                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       124386                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         124386                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       124386                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          124386                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       124386                       # number of overall hits
system.cpu2.icache.overall_hits::total         124386                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2711975                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2711975                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2711975                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2711975                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2711975                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2711975                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       124403                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       124403                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       124403                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       124403                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       124403                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       124403                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000137                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159527.941176                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159527.941176                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159527.941176                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159527.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159527.941176                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159527.941176                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2227910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2227910                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2227910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2227910                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2227910                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2227910                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000104                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000104                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000104                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 171377.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 171377.692308                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 171377.692308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 171377.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 171377.692308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 171377.692308                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  1091                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               125036094                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  1347                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              92825.608018                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   190.421640                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    65.578360                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.743835                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.256165                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        94666                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          94666                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        76487                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         76487                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          157                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          157                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       171153                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          171153                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       171153                       # number of overall hits
system.cpu2.dcache.overall_hits::total         171153                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2463                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2463                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          413                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          413                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2876                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2876                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2876                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2876                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    318187289                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    318187289                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     72408394                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     72408394                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    390595683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    390595683                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    390595683                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    390595683                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        97129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        97129                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        76900                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        76900                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          157                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       174029                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       174029                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       174029                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       174029                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025358                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025358                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.005371                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.005371                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.016526                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016526                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.016526                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016526                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 129186.881445                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 129186.881445                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 175322.987893                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 175322.987893                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 135812.128999                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 135812.128999                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 135812.128999                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 135812.128999                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          550                       # number of writebacks
system.cpu2.dcache.writebacks::total              550                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1424                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1424                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          361                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          361                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1785                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1785                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1785                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1785                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         1039                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1039                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         1091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1091                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         1091                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1091                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    114684431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    114684431                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      8442706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      8442706                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    123127137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    123127137                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    123127137                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    123127137                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.010697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000676                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000676                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.006269                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.006269                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.006269                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.006269                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 110379.625602                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110379.625602                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 162359.730769                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 162359.730769                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 112857.137489                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 112857.137489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 112857.137489                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 112857.137489                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.838902                       # Cycle average of tags in use
system.cpu3.icache.total_refs               746972593                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1505993.131048                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.838902                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022178                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794614                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       127981                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         127981                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       127981                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          127981                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       127981                       # number of overall hits
system.cpu3.icache.overall_hits::total         127981                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3287098                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3287098                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3287098                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3287098                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3287098                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3287098                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       128001                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       128001                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       128001                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       128001                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       128001                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       128001                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000156                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164354.900000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164354.900000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164354.900000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164354.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164354.900000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164354.900000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            6                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            6                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2359602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2359602                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2359602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2359602                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2359602                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2359602                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       168543                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total       168543                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst       168543                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total       168543                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst       168543                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total       168543                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   516                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117715659                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              152481.423575                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   167.262282                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    88.737718                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.653368                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.346632                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        88304                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          88304                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        74137                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         74137                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          178                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       162441                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          162441                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       162441                       # number of overall hits
system.cpu3.dcache.overall_hits::total         162441                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           51                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1835                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1835                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    205854147                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    205854147                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5523962                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5523962                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    211378109                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    211378109                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    211378109                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    211378109                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        90088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        90088                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        74188                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        74188                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       164276                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       164276                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       164276                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       164276                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019803                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019803                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000687                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011170                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011170                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011170                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011170                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115389.095852                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115389.095852                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 108312.980392                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 108312.980392                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115192.429973                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115192.429973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115192.429973                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115192.429973                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          218                       # number of writebacks
system.cpu3.dcache.writebacks::total              218                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1319                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          516                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     47414386                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     47414386                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     47414386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     47414386                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     47414386                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     47414386                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005728                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003141                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003141                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003141                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003141                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 91888.344961                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 91888.344961                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 91888.344961                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 91888.344961                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 91888.344961                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 91888.344961                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               495.839424                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746972662                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1505993.270161                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    13.839424                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.022179                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.794614                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       128050                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         128050                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       128050                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          128050                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       128050                       # number of overall hits
system.cpu4.icache.overall_hits::total         128050                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           20                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           20                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           20                       # number of overall misses
system.cpu4.icache.overall_misses::total           20                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      3225026                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      3225026                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      3225026                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      3225026                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      3225026                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      3225026                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       128070                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       128070                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       128070                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       128070                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       128070                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       128070                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000156                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 161251.300000                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 161251.300000                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 161251.300000                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 161251.300000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 161251.300000                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 161251.300000                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           14                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           14                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      2280896                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      2280896                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      2280896                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      2280896                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      2280896                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      2280896                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 162921.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 162921.142857                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 162921.142857                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 162921.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 162921.142857                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 162921.142857                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   515                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               117716004                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   771                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              152679.642023                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   168.093500                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    87.906500                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.656615                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.343385                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        88484                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          88484                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        74298                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         74298                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          182                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          182                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          170                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       162782                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          162782                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       162782                       # number of overall hits
system.cpu4.dcache.overall_hits::total         162782                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1804                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1804                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           51                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1855                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1855                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1855                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1855                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    205771510                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    205771510                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      7459825                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      7459825                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    213231335                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    213231335                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    213231335                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    213231335                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        90288                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        90288                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        74349                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        74349                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       164637                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       164637                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       164637                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       164637                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019981                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019981                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000686                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000686                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.011267                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.011267                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.011267                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.011267                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 114064.029933                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 114064.029933                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 146271.078431                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 146271.078431                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 114949.506739                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 114949.506739                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 114949.506739                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 114949.506739                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu4.dcache.writebacks::total              202                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1290                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1290                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           50                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1340                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1340                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1340                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1340                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          514                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          514                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          515                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     46786767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     46786767                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       157009                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       157009                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     46943776                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     46943776                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     46943776                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     46943776                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005693                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005693                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003128                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003128                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003128                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003128                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 91024.838521                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 91024.838521                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data       157009                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total       157009                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 91152.963107                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 91152.963107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 91152.963107                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 91152.963107                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               467.192805                       # Cycle average of tags in use
system.cpu5.icache.total_refs               749856553                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   478                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1568737.558577                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.192805                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019540                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.748706                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       130078                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         130078                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       130078                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          130078                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       130078                       # number of overall hits
system.cpu5.icache.overall_hits::total         130078                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           29                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           29                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            29                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           29                       # number of overall misses
system.cpu5.icache.overall_misses::total           29                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      4344295                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      4344295                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      4344295                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      4344295                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      4344295                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      4344295                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       130107                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       130107                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       130107                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       130107                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       130107                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       130107                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000223                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000223                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000223                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000223                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000223                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000223                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 149803.275862                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 149803.275862                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 149803.275862                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 149803.275862                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 149803.275862                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 149803.275862                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            6                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            6                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           23                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           23                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           23                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           23                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           23                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           23                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      3479476                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      3479476                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      3479476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      3479476                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      3479476                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      3479476                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 151281.565217                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 151281.565217                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 151281.565217                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 151281.565217                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 151281.565217                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 151281.565217                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   346                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               108861312                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              180832.744186                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   116.690121                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   139.309879                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.455821                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.544179                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       102668                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         102668                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        75308                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         75308                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          190                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          190                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          184                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          184                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       177976                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          177976                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       177976                       # number of overall hits
system.cpu5.dcache.overall_hits::total         177976                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          874                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          874                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           12                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          886                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           886                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          886                       # number of overall misses
system.cpu5.dcache.overall_misses::total          886                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data     86242455                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total     86242455                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1077659                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1077659                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data     87320114                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total     87320114                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data     87320114                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total     87320114                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       103542                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       103542                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        75320                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        75320                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          184                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       178862                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       178862                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       178862                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       178862                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008441                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008441                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000159                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000159                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.004954                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.004954                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.004954                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.004954                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 98675.577803                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 98675.577803                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 89804.916667                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 89804.916667                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 98555.433409                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 98555.433409                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 98555.433409                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 98555.433409                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           86                       # number of writebacks
system.cpu5.dcache.writebacks::total               86                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data          531                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total          531                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data          540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total          540                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data          540                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total          540                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          343                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          346                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     30893108                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     30893108                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       208375                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       208375                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     31101483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     31101483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     31101483                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     31101483                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003313                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003313                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001934                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001934                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001934                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001934                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 90067.370262                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 90067.370262                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 69458.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 69458.333333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 89888.679191                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 89888.679191                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 89888.679191                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 89888.679191                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               557.520731                       # Cycle average of tags in use
system.cpu6.icache.total_refs               765406224                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1371695.741935                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.520731                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          543                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023270                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.870192                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.893463                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       125326                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         125326                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       125326                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          125326                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       125326                       # number of overall hits
system.cpu6.icache.overall_hits::total         125326                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           18                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           18                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           18                       # number of overall misses
system.cpu6.icache.overall_misses::total           18                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      2919215                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      2919215                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      2919215                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      2919215                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      2919215                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      2919215                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       125344                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       125344                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       125344                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       125344                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       125344                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       125344                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000144                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000144                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000144                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000144                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 162178.611111                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 162178.611111                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 162178.611111                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 162178.611111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 162178.611111                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 162178.611111                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            3                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            3                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2492011                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2492011                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2492011                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2492011                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2492011                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2492011                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 166134.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 166134.066667                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 166134.066667                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 166134.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 166134.066667                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 166134.066667                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   827                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               287889911                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  1083                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              265826.325946                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   101.545218                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   154.454782                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.396661                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.603339                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       321759                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         321759                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       175442                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        175442                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           87                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           87                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           86                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       497201                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          497201                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       497201                       # number of overall hits
system.cpu6.dcache.overall_hits::total         497201                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         2954                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         2954                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         2954                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          2954                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         2954                       # number of overall misses
system.cpu6.dcache.overall_misses::total         2954                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    343214435                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    343214435                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    343214435                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    343214435                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    343214435                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    343214435                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       324713                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       324713                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       175442                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       175442                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           87                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       500155                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       500155                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       500155                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       500155                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009097                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009097                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005906                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005906                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005906                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005906                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 116186.335477                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 116186.335477                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 116186.335477                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 116186.335477                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 116186.335477                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 116186.335477                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          226                       # number of writebacks
system.cpu6.dcache.writebacks::total              226                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         2127                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         2127                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         2127                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         2127                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         2127                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          827                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          827                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          827                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          827                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          827                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          827                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     87548231                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     87548231                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     87548231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     87548231                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     87548231                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     87548231                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001653                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001653                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 105862.431681                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 105862.431681                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 105862.431681                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 105862.431681                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 105862.431681                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 105862.431681                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.839859                       # Cycle average of tags in use
system.cpu7.icache.total_refs               746972720                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1505993.387097                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.839859                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022179                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794615                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       128108                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         128108                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       128108                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          128108                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       128108                       # number of overall hits
system.cpu7.icache.overall_hits::total         128108                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           20                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           20                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           20                       # number of overall misses
system.cpu7.icache.overall_misses::total           20                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      3146356                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      3146356                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      3146356                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      3146356                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      3146356                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      3146356                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       128128                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       128128                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       128128                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       128128                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       128128                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       128128                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000156                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000156                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000156                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000156                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000156                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000156                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 157317.800000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 157317.800000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 157317.800000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 157317.800000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 157317.800000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 157317.800000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2217726                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2217726                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2217726                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2217726                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2217726                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2217726                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000109                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000109                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000109                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000109                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       158409                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total       158409                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst       158409                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total       158409                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst       158409                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total       158409                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   516                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               117715814                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   772                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              152481.624352                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   167.361138                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    88.638862                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.653754                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.346246                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        88390                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          88390                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        74206                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         74206                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          178                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          170                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          170                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       162596                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          162596                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       162596                       # number of overall hits
system.cpu7.dcache.overall_hits::total         162596                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1784                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1784                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           51                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1835                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1835                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1835                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1835                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    200389423                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    200389423                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      5231664                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      5231664                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    205621087                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    205621087                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    205621087                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    205621087                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        90174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        90174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        74257                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        74257                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          170                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       164431                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       164431                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       164431                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       164431                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.019784                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019784                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000687                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000687                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.011160                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.011160                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.011160                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.011160                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 112325.909753                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 112325.909753                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 102581.647059                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 102581.647059                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 112055.088283                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 112055.088283                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 112055.088283                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 112055.088283                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          215                       # number of writebacks
system.cpu7.dcache.writebacks::total              215                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1268                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1268                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           51                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1319                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1319                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1319                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1319                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          516                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          516                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          516                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          516                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     45979386                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     45979386                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     45979386                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     45979386                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     45979386                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     45979386                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.005722                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.005722                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003138                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003138                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003138                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003138                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89107.337209                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89107.337209                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89107.337209                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89107.337209                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89107.337209                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89107.337209                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
