# sa_verilog
Simulated annealing implemented in verilog
