
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 631647                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379704                       # Number of bytes of host memory used
host_op_rate                                   711789                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7916.69                       # Real time elapsed on the host
host_tick_rate                              512758707                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5000555065                       # Number of instructions simulated
sim_ops                                    5635011700                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.059351                       # Number of seconds simulated
sim_ticks                                4059351455198                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6712416                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13424837                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 570154412                       # Number of branches fetched
system.switch_cpus.committedInsts          3000555064                       # Number of instructions committed
system.switch_cpus.committedOps            3381360267                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9734655611                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9734655611                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    988032336                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    920836065                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    475420448                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            38268256                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3025416291                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3025416291                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4450272841                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2459584769                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           650054715                       # Number of load instructions
system.switch_cpus.num_mem_refs            1166640106                       # number of memory refs
system.switch_cpus.num_store_insts          516585391                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     125410657                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            125410657                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     83645972                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     41881344                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2076347653     61.41%     61.41% # Class of executed instruction
system.switch_cpus.op_class::IntMult        138139247      4.09%     65.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          233318      0.01%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead        650054715     19.22%     84.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       516585391     15.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3381360324                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7361383                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7091163                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     14722767                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        7091163                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6712364                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5330061                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1382355                       # Transaction distribution
system.membus.trans_dist::ReadExReq                57                       # Transaction distribution
system.membus.trans_dist::ReadExResp               57                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6712364                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10172621                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      9964637                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20137258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20137258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    775633024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    765804672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1541437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1541437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6712421                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6712421    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6712421                       # Request fanout histogram
system.membus.reqLayer0.occupancy         31461300752                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         31187409943                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        63071740982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7361326                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11305444                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         8502628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               57                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              57                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7361327                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     22084150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22084150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1707106048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1707106048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12446689                       # Total snoops (count)
system.tol2bus.snoopTraffic                 682247808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         19808073                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.357994                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.479410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               12716910     64.20%     64.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7091163     35.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           19808073                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        16106332683                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15348483555                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    434032000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         434032000                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    341601024                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      341601024                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3390875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3390875                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      2668758                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           2668758                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    106921513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            106921513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      84151626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            84151626                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      84151626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    106921513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           191073139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   5337516.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6679767.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000289129426                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       295322                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       295322                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           13698117                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           5042328                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3390875                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   2668758                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6781750                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 5337516                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                101983                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           933470                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           707334                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           277096                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           851162                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          1367278                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          1361448                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           510441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           14584                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          190152                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          466802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           466672                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           473996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           277020                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           634338                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1202978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1144766                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           466634                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14584                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          189820                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          466685                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     24.93                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                105243097665                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               33398835000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           230488728915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    15755.50                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               34505.50                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4941911                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                4790514                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                73.98                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.75                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6781750                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             5337516                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3341721                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3338046                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                284336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                284336                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                295351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                295351                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                295323                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                295323                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                295323                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                297115                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                309793                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                309839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                297160                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                300820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                300820                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                295322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                295322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                295322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                295322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                295322                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2284831                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   336.612296                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   263.311630                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   247.280403                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        18296      0.80%      0.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       891135     39.00%     39.80% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       493018     21.58%     61.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       294974     12.91%     74.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       209429      9.17%     83.46% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       130954      5.73%     89.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       124958      5.47%     94.66% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        36250      1.59%     96.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        85817      3.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2284831                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       295322                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.618542                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.706668                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     6.625688                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6-7             25      0.01%      0.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11         1835      0.62%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13        12661      4.29%      4.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15        12771      4.32%      9.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        30922     10.47%     19.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        34446     11.66%     31.38% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        34822     11.79%     43.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        43849     14.85%     58.01% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        38291     12.97%     70.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        23687      8.02%     79.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29        20035      6.78%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31        14645      4.96%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         3615      1.22%     91.97% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         5563      1.88%     93.85% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37         7276      2.46%     96.32% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::38-39         3723      1.26%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-41         3599      1.22%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::42-43           10      0.00%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::46-47         3546      1.20%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::50-51            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       295322                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       295322                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.073469                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.061452                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.662696                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16           10987      3.72%      3.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          262499     88.89%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     92.61% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           21835      7.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       295322                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             427505088                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                6526912                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              341599552                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              434032000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           341601024                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      105.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       84.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   106.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    84.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.48                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4059351216315                       # Total gap between requests
system.mem_ctrls0.avgGap                    669900.51                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    427505088                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    341599552                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 105313642.516116634011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 84151263.020742326975                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6781750                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      5337516                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 230488728915                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 94362105844474                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     33986.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  17679030.07                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   80.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1199212980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           637396815                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         4794781320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3503084580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    357359499300                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1257853653600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1945788963315                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       479.334934                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3266445561529                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 657355413669                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         15114508920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          8033536830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        42898755060                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       24358628880                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1527999318060                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    272054620320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2210900702790                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       544.643825                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 693363448265                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3230437526933                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    425157888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         425157888                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    340646784                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      340646784                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3321546                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3321546                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      2661303                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           2661303                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    104735422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            104735422                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      83916554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            83916554                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      83916554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    104735422                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           188651976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   5322606.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6524595.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000253269090                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       295281                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       295281                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           13466016                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           5032783                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3321546                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   2661303                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6643092                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 5322606                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                118497                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           933814                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           707220                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           277096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           849646                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          1257750                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          1359676                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           490087                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          182618                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          466688                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           466672                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           466596                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           269730                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           721828                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1144665                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1224960                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           379138                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          182300                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          466688                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.43                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                101792491838                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               32622975000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           224128648088                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    15601.35                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               34351.35                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4837747                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                4809931                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                74.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               90.37                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6643092                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             5322606                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3263191                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3261404                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                287932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                287932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                295289                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                295315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                295307                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                295282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                295282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                295282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                300828                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                302683                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                297137                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                298957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                298957                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                295282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                295281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                295281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                295281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                295281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2199491                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   344.724178                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   269.577157                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   250.080712                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        34729      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       787502     35.80%     37.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       516094     23.46%     60.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       279697     12.72%     73.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       193358      8.79%     82.35% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       136781      6.22%     88.57% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       120324      5.47%     94.04% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        54370      2.47%     96.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        76636      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2199491                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       295281                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.096149                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.335662                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     5.694460                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9           3612      1.22%      1.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::10-11         3661      1.24%      2.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13          103      0.03%      2.50% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15        10993      3.72%      6.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        38078     12.90%     19.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        41879     14.18%     33.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        43694     14.80%     48.10% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        36366     12.32%     60.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        29164      9.88%     70.29% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        22080      7.48%     77.77% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29        25590      8.67%     86.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31        18220      6.17%     92.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33        14577      4.94%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37         7250      2.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::46-47            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       295281                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       295281                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.025464                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.018590                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.499409                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            7350      2.49%      2.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          276821     93.75%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           11109      3.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       295281                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             417574080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                7583808                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              340644928                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              425157888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           340646784                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      102.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       83.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   104.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    83.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.46                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.80                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4059350488650                       # Total gap between requests
system.mem_ctrls1.avgGap                    678497.90                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    417574080                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    340644928                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 102867190.635907217860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 83916096.391162231565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6643092                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      5322606                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 224128648088                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 94429962756171                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     33738.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  17741302.43                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   81.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1119430620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           594991485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4636044840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3387717360                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    353524472610                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1261083149760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1944787141395                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.088141                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3275007043590                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 648793931608                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         14584956540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          7752076860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        41949563460                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       24396134580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1501670065590                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    294226455360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2205020587110                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       543.195289                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 751197538867                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3172603436331                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       648963                       # number of demand (read+write) hits
system.l2.demand_hits::total                   648963                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       648963                       # number of overall hits
system.l2.overall_hits::total                  648963                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      6712421                       # number of demand (read+write) misses
system.l2.demand_misses::total                6712421                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      6712421                       # number of overall misses
system.l2.overall_misses::total               6712421                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 567185099538                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     567185099538                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 567185099538                       # number of overall miss cycles
system.l2.overall_miss_latency::total    567185099538                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7361384                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7361384                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7361384                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7361384                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.911842                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.911842                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.911842                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.911842                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 84497.843556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84497.843556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84497.843556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84497.843556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5330061                       # number of writebacks
system.l2.writebacks::total                   5330061                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      6712421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6712421                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6712421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6712421                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 509779393071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 509779393071                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 509779393071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 509779393071                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.911842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.911842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.911842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.911842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 75945.682351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75945.682351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 75945.682351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75945.682351                       # average overall mshr miss latency
system.l2.replacements                       12446689                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5975383                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5975383                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5975383                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5975383                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1356890                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1356890                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data           57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  57                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      5683293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5683293                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99706.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99706.894737                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5196514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5196514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91166.912281                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91166.912281                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       648963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            648963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      6712364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6712364                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 567179416245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 567179416245                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7361327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7361327                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.911842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911842                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84497.714404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84497.714404                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6712364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6712364                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 509774196557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 509774196557                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.911842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.911842                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75945.553095                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75945.553095                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          256                       # Cycle average of tags in use
system.l2.tags.total_refs                    13366171                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12446945                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073852                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     120.576060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002057                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   135.421883                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.471000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000008                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.528992                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           59                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 248010961                       # Number of tag accesses
system.l2.tags.data_accesses                248010961                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    940648544802                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4059351455198                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3000555122                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5002654810                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3000555122                       # number of overall hits
system.cpu.icache.overall_hits::total      5002654810                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3000555122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5002655597                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3000555122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5002655597                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3000555122                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5002654810                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3000555122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5002655597                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5002655597                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6356614.481576                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      195103569070                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     195103569070                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    706762892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1096483048                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1803245940                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    706762892                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1096483048                       # number of overall hits
system.cpu.dcache.overall_hits::total      1803245940                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7572808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7361327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14934135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7572808                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7361327                       # number of overall misses
system.cpu.dcache.overall_misses::total      14934135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 588209881335                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 588209881335                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 588209881335                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 588209881335                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    714335700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1103844375                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1818180075                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    714335700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1103844375                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1818180075                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008214                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008214                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 79905.413974                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39386.940143                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 79905.413974                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39386.940143                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     12752259                       # number of writebacks
system.cpu.dcache.writebacks::total          12752259                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7361327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7361327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7361327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7361327                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 582070535451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 582070535451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 582070535451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 582070535451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004049                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004049                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 79071.414088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79071.414088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 79071.414088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79071.414088                       # average overall mshr miss latency
system.cpu.dcache.replacements               14933982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    383970155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    613495848                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       997466003                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4042067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7361270                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11403337                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 588204079197                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 588204079197                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388012222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    620857118                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1008869340                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011303                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 79905.244502                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51581.750079                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7361270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7361270                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 582064780851                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 582064780851                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007297                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79071.244616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79071.244616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322792737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    482987200                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      805779937                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3530741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           57                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3530798                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      5802138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      5802138                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    326323478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    482987257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    809310735                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004363                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101791.894737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.643294                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      5754600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5754600                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100957.894737                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100957.894737                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20335790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     33598077                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53933867                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           57                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          104                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      6609450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      6609450                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20335837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     33598134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53933971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 115955.263158                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63552.403846                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      6561912                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      6561912                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 115121.263158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 115121.263158                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20335837                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     33598134                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53933971                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20335837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     33598134                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53933971                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1926048016                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14934238                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            128.968617                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.876083                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.123639                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       61648470782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      61648470782                       # Number of data accesses

---------- End Simulation Statistics   ----------
