INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott Foerster/Documents/GitHub/ENES247/lab6/lab6_1_4/shiftLeft/shiftLeft.srcs/sources_1/imports/lab6_1_4/Parallel_in_serial_out_load_enable_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_serial_out_load_enable_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott Foerster/Documents/GitHub/ENES247/lab6/lab6_1_4/shiftLeft/shiftLeft.srcs/sim_1/imports/lab6_1_4/Parallel_in_serial_out_load_enable_behavior_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parallel_in_serial_out_load_enable_behavior_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott Foerster/Documents/GitHub/ENES247/lab6/lab6_1_4/shiftLeft/shiftLeft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
