// Seed: 663566006
module module_0 (
    input uwire id_0,
    output uwire id_1,
    output wor id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input wor id_8,
    input uwire id_9,
    output uwire id_10,
    output uwire id_11,
    input supply0 id_12,
    output tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    output wire id_17,
    output supply1 id_18,
    output wand id_19,
    input supply1 id_20
);
  assign id_10 = id_7;
  wire id_22;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5
);
  assign id_2 = id_4;
  module_0(
      id_3,
      id_0,
      id_2,
      id_1,
      id_1,
      id_3,
      id_4,
      id_4,
      id_3,
      id_5,
      id_0,
      id_0,
      id_1,
      id_0,
      id_3,
      id_4,
      id_5,
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
