# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 36
attribute \top 1
attribute \src "dut.sv:1.1-9.10"
module \latchsr
  wire $0\q
  wire $auto$rtlil.cc:2957:Not$10
  wire $auto$rtlil.cc:2957:Not$12
  wire $auto$rtlil.cc:2957:Not$14
  wire $auto$rtlil.cc:2961:ReduceOr$26
  wire $auto$rtlil.cc:2961:ReduceOr$32
  wire $procmux$4_Y
  attribute \src "dut.sv:1.27-1.30"
  wire input 2 \clk
  attribute \src "dut.sv:1.36-1.39"
  wire input 4 \clr
  attribute \src "dut.sv:1.24-1.25"
  wire input 1 \d
  attribute \src "dut.sv:1.32-1.34"
  wire input 3 \en
  attribute \src "dut.sv:1.41-1.44"
  wire input 5 \pre
  attribute \src "dut.sv:1.57-1.58"
  wire output 6 \q
  attribute \src "dut.sv:2.2-8.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \pre
    connect \Y $auto$rtlil.cc:2957:Not$12
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$13
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \en
    connect \Y $auto$rtlil.cc:2957:Not$14
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $not $auto$proc_dlatch.cc:249:make_hold$9
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clr
    connect \Y $auto$rtlil.cc:2957:Not$10
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $and $auto$proc_dlatch.cc:262:make_hold$23
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$12
    connect \B $auto$rtlil.cc:2957:Not$14
    connect \Y $auto$rtlil.cc:2961:ReduceOr$26
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $and $auto$proc_dlatch.cc:262:make_hold$29
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2957:Not$10
    connect \B $auto$rtlil.cc:2961:ReduceOr$26
    connect \Y $auto$rtlil.cc:2961:ReduceOr$32
  end
  attribute \src "dut.sv:2.2-8.11"
  cell $dlatch $auto$proc_dlatch.cc:432:proc_dlatch$35
    parameter \EN_POLARITY 0
    parameter \WIDTH 1
    connect \D $0\q
    connect \EN $auto$rtlil.cc:2961:ReduceOr$32
    connect \Q \q
  end
  attribute \full_case 1
  attribute \src "dut.sv:5.8-8.11"
  cell $mux $procmux$4
    parameter \WIDTH 1
    connect \A \d
    connect \B 1'1
    connect \S \pre
    connect \Y $procmux$4_Y
  end
  attribute \full_case 1
  attribute \src "dut.sv:3.3-8.11"
  cell $mux $procmux$7
    parameter \WIDTH 1
    connect \A $procmux$4_Y
    connect \B 1'0
    connect \S \clr
    connect \Y $0\q
  end
end
