# Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, the Altera Quartus Prime License Agreement,
# the Altera MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Altera and sold by Altera or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.

# Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
# File: E:\Mega\Facultad\FPGA\Laboratorio4\Laboratorio4d.csv
# Generated on: Mon May 09 11:17:58 2016

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
CLK,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
EN,Input,PIN_AC27,5,B5_N2,PIN_AC27,2.5 V,,,,,
out1[6],Output,PIN_G18,7,B7_N2,PIN_G18,2.5 V,,,,,
out1[5],Output,PIN_F22,7,B7_N0,PIN_F22,2.5 V,,,,,
out1[4],Output,PIN_E17,7,B7_N2,PIN_E17,2.5 V,,,,,
out1[3],Output,PIN_L26,6,B6_N1,PIN_L26,2.5 V,,,,,
out1[2],Output,PIN_L25,6,B6_N1,PIN_L25,2.5 V,,,,,
out1[1],Output,PIN_J22,6,B6_N0,PIN_J22,2.5 V,,,,,
out1[0],Output,PIN_H22,6,B6_N0,PIN_H22,2.5 V,,,,,
Rst,Input,PIN_AD27,5,B5_N2,PIN_AD27,2.5 V,,,,,
SEL[1],Input,PIN_AC28,5,B5_N2,PIN_AC28,2.5 V,,,,,
SEL[0],Input,PIN_AB28,5,B5_N1,PIN_AB28,2.5 V,,,,,
