Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Oct  5 13:42:06 2024
| Host         : lilultime-Lenovo-Y520-15IKBN running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RX_UART_timing_summary_routed.rpt -pb RX_UART_timing_summary_routed.pb -rpx RX_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : RX_UART
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.579        0.000                      0                   53        0.149        0.000                      0                   53        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 5.579        0.000                      0                   53        0.149        0.000                      0                   53        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        CLK                         
(none)                      CLK           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        5.579ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[1]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.856ns (21.652%)  route 3.097ns (78.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.555     9.113    n_next
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[1]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.856ns (21.652%)  route 3.097ns (78.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.555     9.113    n_next
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[2]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.856ns (21.652%)  route 3.097ns (78.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.555     9.113    n_next
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.856ns (21.652%)  route 3.097ns (78.348%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.555     9.113    n_next
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X1Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.717ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.856ns (21.477%)  route 3.130ns (78.523%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 r  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 r  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           1.071     8.657    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y4           LUT4 (Prop_lut4_I1_O)        0.152     8.809 r  FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.336     9.145    state_next[1]
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.277    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X2Y4           FDCE (Setup_fdce_C_D)       -0.240    14.862    FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  5.717    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.856ns (22.741%)  route 2.908ns (77.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.366     8.923    n_next
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[0]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.856ns (22.741%)  route 2.908ns (77.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.366     8.923    n_next
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[1]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y3           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[3]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.856ns (22.741%)  route 2.908ns (77.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.366     8.923    n_next
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.856ns (22.741%)  route 2.908ns (77.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.366     8.923    n_next
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 clk16_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[4]_lopt_replica/CE
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        3.764ns  (logic 0.856ns (22.741%)  route 2.908ns (77.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y4           FDCE (Prop_fdce_C_Q)         0.456     5.615 f  clk16_reg_reg[3]/Q
                         net (fo=6, routed)           1.025     6.640    clk16_reg[3]
    SLICE_X3Y5           LUT5 (Prop_lut5_I0_O)        0.124     6.764 f  clk16_reg[5]_i_2/O
                         net (fo=6, routed)           0.698     7.462    clk16_reg[5]_i_2_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     7.586 f  FSM_sequential_state_reg[1]_i_2/O
                         net (fo=3, routed)           0.820     8.405    FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X1Y4           LUT4 (Prop_lut4_I3_O)        0.152     8.557 r  n_reg[2]_i_1/O
                         net (fo=17, routed)          0.366     8.923    n_next
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519    14.860    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X0Y5           FDCE (Setup_fdce_C_CE)      -0.407    14.692    b_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.692    
                         arrival time                          -8.923    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 clk16_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.630%)  route 0.097ns (34.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  clk16_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  clk16_reg_reg[5]/Q
                         net (fo=10, routed)          0.097     1.717    clk16_reg[5]
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.762 r  clk16_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.762    clk16_next[8]
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[8]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.121     1.612    clk16_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.202%)  route 0.124ns (46.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[4]/Q
                         net (fo=2, routed)           0.124     1.743    DOUT_OBUF[4]
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.072     1.563    b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.477%)  route 0.133ns (48.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[6]/Q
                         net (fo=2, routed)           0.133     1.752    DOUT_OBUF[6]
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[5]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.072     1.566    b_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.114%)  route 0.115ns (44.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[5]/Q
                         net (fo=2, routed)           0.115     1.734    DOUT_OBUF[5]
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.066     1.544    b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 b_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[3]/Q
                         net (fo=2, routed)           0.116     1.735    DOUT_OBUF[3]
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X1Y5           FDCE (Hold_fdce_C_D)         0.066     1.544    b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 clk16_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  clk16_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clk16_reg_reg[4]/Q
                         net (fo=10, routed)          0.145     1.764    clk16_reg[4]
    SLICE_X2Y5           LUT6 (Prop_lut6_I1_O)        0.045     1.809 r  clk16_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    clk16_next[1]
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[1]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.120     1.611    clk16_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 clk16_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk16_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X3Y5           FDCE                                         r  clk16_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 f  clk16_reg_reg[4]/Q
                         net (fo=10, routed)          0.149     1.768    clk16_reg[4]
    SLICE_X2Y5           LUT6 (Prop_lut6_I2_O)        0.045     1.813 r  clk16_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.813    clk16_next[2]
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X2Y5           FDCE                                         r  clk16_reg_reg[2]/C
                         clock pessimism             -0.502     1.491    
    SLICE_X2Y5           FDCE (Hold_fdce_C_D)         0.121     1.612    clk16_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[2]/Q
                         net (fo=2, routed)           0.131     1.750    DOUT_OBUF[2]
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[1]/C
                         clock pessimism             -0.499     1.494    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.047     1.541    b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.467%)  route 0.136ns (51.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  b_reg_reg[7]/Q
                         net (fo=3, routed)           0.136     1.742    DOUT_OBUF[7]
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[6]_lopt_replica/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y3           FDCE (Hold_fdce_C_D)         0.022     1.500    b_reg_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b_reg_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.606%)  route 0.175ns (55.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[5]/Q
                         net (fo=2, routed)           0.175     1.794    DOUT_OBUF[5]
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDCE (Hold_fdce_C_D)         0.070     1.548    b_reg_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y4     FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     b_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     b_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     b_reg_reg[1]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     b_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     b_reg_reg[2]_lopt_replica/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y5     b_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y5     b_reg_reg[3]_lopt_replica/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     b_reg_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     b_reg_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y4     FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     b_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     b_reg_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y5     b_reg_reg[1]_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  CLK
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            READY
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.632ns  (logic 4.294ns (40.392%)  route 6.337ns (59.608%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.478     5.637 f  FSM_sequential_state_reg_reg[1]/Q
                         net (fo=7, routed)           0.473     6.110    state_reg[1]
    SLICE_X2Y4           LUT2 (Prop_lut2_I0_O)        0.295     6.405 r  READY_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.865    12.270    READY_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521    15.791 r  READY_OBUF_inst/O
                         net (fo=0)                   0.000    15.791    READY
    L1                                                                r  READY (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.756ns  (logic 3.986ns (58.991%)  route 2.771ns (41.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.771     8.386    b_reg_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.916 r  DOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.916    DOUT[1]
    E19                                                               r  DOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.222ns  (logic 3.957ns (63.601%)  route 2.265ns (36.399%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.265     7.880    b_reg_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.381 r  DOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.381    DOUT[2]
    U19                                                               r  DOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.039ns  (logic 3.965ns (65.652%)  route 2.074ns (34.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.074     7.690    b_reg_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.198 r  DOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.198    DOUT[4]
    W18                                                               r  DOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.033ns  (logic 3.965ns (65.727%)  route 2.068ns (34.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.068     7.683    b_reg_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.192 r  DOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.192    DOUT[3]
    V19                                                               r  DOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.960ns  (logic 4.100ns (68.800%)  route 1.859ns (31.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  b_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.859     7.438    b_reg_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         3.681    11.119 r  DOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.119    DOUT[6]
    U14                                                               r  DOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.092ns (69.065%)  route 1.833ns (30.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.419     5.578 r  b_reg_reg[7]/Q
                         net (fo=3, routed)           1.833     7.411    DOUT_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.673    11.084 r  DOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.084    DOUT[7]
    V14                                                               r  DOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.970ns (70.031%)  route 1.699ns (29.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.699     7.314    b_reg_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         3.514    10.829 r  DOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.829    DOUT[5]
    U15                                                               r  DOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.494ns  (logic 3.961ns (72.094%)  route 1.533ns (27.906%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.638     5.159    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.456     5.615 r  b_reg_reg[0]/Q
                         net (fo=1, routed)           1.533     7.148    DOUT_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.653 r  DOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.653    DOUT[0]
    U16                                                               r  DOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.633ns  (logic 1.347ns (82.479%)  route 0.286ns (17.521%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[0]/Q
                         net (fo=1, routed)           0.286     1.905    DOUT_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.111 r  DOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.111    DOUT[0]
    U16                                                               r  DOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.704ns  (logic 1.357ns (79.623%)  route 0.347ns (20.377%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.347     1.966    b_reg_reg[5]_lopt_replica_1
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.182 r  DOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.182    DOUT[5]
    U15                                                               r  DOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.383ns (76.887%)  route 0.416ns (23.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  b_reg_reg[7]/Q
                         net (fo=3, routed)           0.416     2.022    DOUT_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.277 r  DOUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.277    DOUT[7]
    V14                                                               r  DOUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.389ns (77.069%)  route 0.413ns (22.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.128     1.606 r  b_reg_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.413     2.019    b_reg_reg[6]_lopt_replica_1
    U14                  OBUF (Prop_obuf_I_O)         1.261     3.281 r  DOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.281    DOUT[6]
    U14                                                               r  DOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.351ns (72.620%)  route 0.509ns (27.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.509     2.128    b_reg_reg[4]_lopt_replica_1
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.338 r  DOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.338    DOUT[4]
    W18                                                               r  DOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.864ns  (logic 1.351ns (72.498%)  route 0.513ns (27.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.513     2.132    b_reg_reg[3]_lopt_replica_1
    V19                  OBUF (Prop_obuf_I_O)         1.210     3.342 r  DOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.342    DOUT[3]
    V19                                                               r  DOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.924ns  (logic 1.343ns (69.818%)  route 0.581ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.581     2.200    b_reg_reg[2]_lopt_replica_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.402 r  DOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.402    DOUT[2]
    U19                                                               r  DOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b_reg_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.151ns  (logic 1.372ns (63.755%)  route 0.780ns (36.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  b_reg_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.780     2.399    b_reg_reg[1]_lopt_replica_1
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.629 r  DOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.629    DOUT[1]
    E19                                                               r  DOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            READY
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.001ns  (logic 1.431ns (35.778%)  route 2.569ns (64.222%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.595     1.478    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y4           FDCE (Prop_fdce_C_Q)         0.164     1.642 f  FSM_sequential_state_reg_reg[0]/Q
                         net (fo=6, routed)           0.198     1.841    state_reg[0]
    SLICE_X2Y4           LUT2 (Prop_lut2_I1_O)        0.045     1.886 r  READY_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.371     4.257    READY_OBUF
    L1                   OBUF (Prop_obuf_I_O)         1.222     5.479 r  READY_OBUF_inst/O
                         net (fo=0)                   0.000     5.479    READY
    L1                                                                r  READY (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  CLK

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.200ns  (logic 1.580ns (30.390%)  route 3.620ns (69.610%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RX_IBUF_inst/O
                         net (fo=2, routed)           3.620     5.076    RX_IBUF
    SLICE_X2Y4           LUT6 (Prop_lut6_I0_O)        0.124     5.200 r  FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.200    state_next[0]
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 RX
                            (input port)
  Destination:            b_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.130ns  (logic 1.456ns (28.389%)  route 3.673ns (71.611%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  RX (IN)
                         net (fo=0)                   0.000     0.000    RX
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  RX_IBUF_inst/O
                         net (fo=2, routed)           3.673     5.130    RX_IBUF
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X0Y3           FDCE                                         r  b_reg_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clk16_reg_reg[9]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.331ns  (logic 1.461ns (43.865%)  route 1.870ns (56.136%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.870     3.331    RESET_IBUF
    SLICE_X3Y6           FDCE                                         f  clk16_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X3Y6           FDCE                                         r  clk16_reg_reg[9]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.461ns (43.971%)  route 1.862ns (56.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.862     3.323    RESET_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.461ns (43.971%)  route 1.862ns (56.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.862     3.323    RESET_IBUF
    SLICE_X2Y4           FDCE                                         f  FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y4           FDCE                                         r  FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clk16_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.461ns (43.971%)  route 1.862ns (56.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.862     3.323    RESET_IBUF
    SLICE_X3Y4           FDCE                                         f  clk16_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            clk16_reg_reg[3]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.323ns  (logic 1.461ns (43.971%)  route 1.862ns (56.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.862     3.323    RESET_IBUF
    SLICE_X3Y4           FDCE                                         f  clk16_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X3Y4           FDCE                                         r  clk16_reg_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_reg_reg[0]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.178ns  (logic 1.461ns (45.989%)  route 1.716ns (54.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.716     3.178    RESET_IBUF
    SLICE_X2Y3           FDCE                                         f  n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  n_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_reg_reg[1]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.178ns  (logic 1.461ns (45.989%)  route 1.716ns (54.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.716     3.178    RESET_IBUF
    SLICE_X2Y3           FDCE                                         f  n_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  n_reg_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            n_reg_reg[2]/CLR
                            (recovery check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.178ns  (logic 1.461ns (45.989%)  route 1.716ns (54.011%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          1.716     3.178    RESET_IBUF
    SLICE_X2Y3           FDCE                                         f  n_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X2Y3           FDCE                                         r  n_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[1]_lopt_replica/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.229ns (30.614%)  route 0.520ns (69.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.520     0.749    RESET_IBUF
    SLICE_X1Y5           FDCE                                         f  b_reg_reg[1]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[2]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.229ns (30.614%)  route 0.520ns (69.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.520     0.749    RESET_IBUF
    SLICE_X1Y5           FDCE                                         f  b_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[2]_lopt_replica/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.229ns (30.614%)  route 0.520ns (69.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.520     0.749    RESET_IBUF
    SLICE_X1Y5           FDCE                                         f  b_reg_reg[2]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.229ns (30.614%)  route 0.520ns (69.386%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.520     0.749    RESET_IBUF
    SLICE_X1Y5           FDCE                                         f  b_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y5           FDCE                                         r  b_reg_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[3]_lopt_replica/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.229ns (30.437%)  route 0.524ns (69.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.524     0.754    RESET_IBUF
    SLICE_X0Y5           FDCE                                         f  b_reg_reg[3]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[4]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.229ns (30.437%)  route 0.524ns (69.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.524     0.754    RESET_IBUF
    SLICE_X0Y5           FDCE                                         f  b_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[4]_lopt_replica/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.229ns (30.437%)  route 0.524ns (69.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.524     0.754    RESET_IBUF
    SLICE_X0Y5           FDCE                                         f  b_reg_reg[4]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            b_reg_reg[5]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.754ns  (logic 0.229ns (30.437%)  route 0.524ns (69.563%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.524     0.754    RESET_IBUF
    SLICE_X0Y5           FDCE                                         f  b_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X0Y5           FDCE                                         r  b_reg_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            s_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.229ns (28.342%)  route 0.580ns (71.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.580     0.809    RESET_IBUF
    SLICE_X1Y3           FDCE                                         f  s_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  s_reg_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            s_reg_reg[1]/CLR
                            (removal check against rising-edge clock CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.809ns  (logic 0.229ns (28.342%)  route 0.580ns (71.658%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  RESET_IBUF_inst/O
                         net (fo=33, routed)          0.580     0.809    RESET_IBUF
    SLICE_X1Y3           FDCE                                         f  s_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X1Y3           FDCE                                         r  s_reg_reg[1]/C





