Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5
Info: Cell port8 not found
Info: Cell port7 not found
Info: Cell port6 not found
Info: Cell port5 not found

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0xf7554ea7

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0xf7554ea7

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:     3/ 8640     0%
Info: 	                 IOB:     8/  274     2%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:     0/ 4320     0%
Info: 	           MUX2_LUT6:     0/ 2160     0%
Info: 	           MUX2_LUT7:     0/ 1080     0%
Info: 	           MUX2_LUT8:     0/ 1056     0%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 4 cells based on constraints.
Info: Creating initial analytic placement for 5 cells, random placement wirelen = 266.
Info:     at initial placer iter 0, wirelen = 197
Info:     at initial placer iter 1, wirelen = 197
Info:     at initial placer iter 2, wirelen = 197
Info:     at initial placer iter 3, wirelen = 197
Info: Running main analytical placer, max placement attempts per cell = 10000.
Info:     at iteration #1, type SLICE: wirelen solved = 197, spread = 197, legal = 197; time = 0.00s
Info:     at iteration #1, type VCC: wirelen solved = 197, spread = 197, legal = 197; time = 0.00s
Info:     at iteration #1, type GSR: wirelen solved = 197, spread = 197, legal = 197; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 197, spread = 197, legal = 197; time = 0.00s
Info: HeAP Placer Time: 0.02s
Info:   of which solving equations: 0.00s
Info:   of which spreading cells: 0.00s
Info:   of which strict legalisation: 0.00s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 0, wirelen = 197
Info:   at iteration #5: temp = 0.000000, timing cost = 0, wirelen = 79
Info:   at iteration #10: temp = 0.000000, timing cost = 0, wirelen = 67
Info:   at iteration #15: temp = 0.000000, timing cost = 0, wirelen = 65
Info:   at iteration #19: temp = 0.000000, timing cost = 0, wirelen = 65 
Info: SA placement time 0.00s

Info: Max delay <async> -> <async>: 21.43 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 15606,  16638) |**** 
Info: [ 16638,  17670) | 
Info: [ 17670,  18702) |*** 
Info: [ 18702,  19734) | 
Info: [ 19734,  20766) | 
Info: [ 20766,  21798) | 
Info: [ 21798,  22830) | 
Info: [ 22830,  23862) | 
Info: [ 23862,  24894) | 
Info: [ 24894,  25926) | 
Info: [ 25926,  26958) | 
Info: [ 26958,  27990) | 
Info: [ 27990,  29022) | 
Info: [ 29022,  30054) | 
Info: [ 30054,  31086) | 
Info: [ 31086,  32118) | 
Info: [ 32118,  33150) | 
Info: [ 33150,  34182) | 
Info: [ 34182,  35214) | 
Info: [ 35214,  36246) |****** 
Info: Checksum: 0x49b19318
Info: Find global nets...
Info: Routing globals...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 14 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:         14 |        0         14 |    0    14 |         0|       0.05       0.05|
Info: Routing complete.
Info: Router1 time 0.05s
Info: Checksum: 0xbf67dc03

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source gray_IBUF_I$iob.O
Info: 11.2 11.2    Net gray_IBUF_I_3_O[0] budget 37.037037 ns (46,17) -> (1,15)
Info:                Sink binary_OBUF_O_3_I_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\Users\achac\OneDrive\Escritorio\Diseno\oss-cad-suite\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 12.2  Source binary_OBUF_O_3_I_LUT4_F_LC.F
Info:  0.9 13.1    Net binary_OBUF_O_3_I budget 17.969519 ns (1,15) -> (0,14)
Info:                Sink binary_OBUF_O_3$iob.I
Info: 1.0 ns logic, 12.1 ns routing

Info: Max delay <async> -> <async>: 13.10 ns

Info: Slack histogram:
Info:  legend: * represents 1 endpoint(s)
Info:          + represents [1,1) endpoint(s)
Info: [ 23934,  24569) |*** 
Info: [ 24569,  25204) | 
Info: [ 25204,  25839) |* 
Info: [ 25839,  26474) |*** 
Info: [ 26474,  27109) | 
Info: [ 27109,  27744) | 
Info: [ 27744,  28379) | 
Info: [ 28379,  29014) | 
Info: [ 29014,  29649) | 
Info: [ 29649,  30284) | 
Info: [ 30284,  30919) | 
Info: [ 30919,  31554) | 
Info: [ 31554,  32189) | 
Info: [ 32189,  32824) | 
Info: [ 32824,  33459) | 
Info: [ 33459,  34094) | 
Info: [ 34094,  34729) | 
Info: [ 34729,  35364) | 
Info: [ 35364,  35999) |* 
Info: [ 35999,  36634) |***** 

Info: Program finished normally.
