sim:
	sbt "testOnly caster.TestBench"

syn:
	sbt "runMain caster.MyTopLevelVerilog"

clean:
	rm *.v