<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OPTIGA™ Trust M  Host Library Documentation: PORT5_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="DoxygenLogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OPTIGA™ Trust M  Host Library Documentation
   &#160;<span id="projectnumber">v3.00.2490</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structPORT5__Type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">PORT5_Type Struct Reference<div class="ingroups"><a class="el" href="group__Infineon.html">Infineon</a> &raquo; <a class="el" href="group__XMC4800.html">XMC4800</a> &raquo; <a class="el" href="group__Device__Peripheral__Registers.html">Device_Peripheral_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Port 5 (PORT5)  
 <a href="structPORT5__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa01333437373fe156de4920aafb8f91c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#aa01333437373fe156de4920aafb8f91c">OUT</a></td></tr>
<tr class="separator:aa01333437373fe156de4920aafb8f91c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863c79c2ee17603e53b87ccad122f309"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a863c79c2ee17603e53b87ccad122f309">OMR</a></td></tr>
<tr class="separator:a863c79c2ee17603e53b87ccad122f309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d963ecc1d62b8acdbb3421d3d87e53f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a1d963ecc1d62b8acdbb3421d3d87e53f">RESERVED</a> [2]</td></tr>
<tr class="separator:a1d963ecc1d62b8acdbb3421d3d87e53f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acef74340a5ad394ecc1676ca2a63a3b8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#acef74340a5ad394ecc1676ca2a63a3b8">IOCR0</a></td></tr>
<tr class="separator:acef74340a5ad394ecc1676ca2a63a3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e6e95dfc31eae9094697f1af270e74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a41e6e95dfc31eae9094697f1af270e74">IOCR4</a></td></tr>
<tr class="separator:a41e6e95dfc31eae9094697f1af270e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a171f8d69ae5843f93e1ae18548774ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a171f8d69ae5843f93e1ae18548774ccd">IOCR8</a></td></tr>
<tr class="separator:a171f8d69ae5843f93e1ae18548774ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af916022ce495794f5742c3dde73fbc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#af916022ce495794f5742c3dde73fbc69">RESERVED1</a> [2]</td></tr>
<tr class="separator:af916022ce495794f5742c3dde73fbc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f7fb4f0d54477a51cdac97e30c8f061"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a3f7fb4f0d54477a51cdac97e30c8f061">IN</a></td></tr>
<tr class="separator:a3f7fb4f0d54477a51cdac97e30c8f061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a2392445740b1bacdfb7047b019fef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a0a2392445740b1bacdfb7047b019fef6">RESERVED2</a> [6]</td></tr>
<tr class="separator:a0a2392445740b1bacdfb7047b019fef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0db0b7436f10997f42fef38720785f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#ad0db0b7436f10997f42fef38720785f0">PDR0</a></td></tr>
<tr class="separator:ad0db0b7436f10997f42fef38720785f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a53e800e9120c9083eaeac770008a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#aa6a53e800e9120c9083eaeac770008a9">PDR1</a></td></tr>
<tr class="separator:aa6a53e800e9120c9083eaeac770008a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0446ac1641590f6e5f1b646613d2e9ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a0446ac1641590f6e5f1b646613d2e9ae">RESERVED3</a> [6]</td></tr>
<tr class="separator:a0446ac1641590f6e5f1b646613d2e9ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a334d7ebb74c06323f1612bcae0977014"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a334d7ebb74c06323f1612bcae0977014">PDISC</a></td></tr>
<tr class="separator:a334d7ebb74c06323f1612bcae0977014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ce9aeef948e55921e72645c69c2aa84"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a8ce9aeef948e55921e72645c69c2aa84">RESERVED4</a> [3]</td></tr>
<tr class="separator:a8ce9aeef948e55921e72645c69c2aa84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae44b6b8dfd959b445add5316fb9dbe19"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#ae44b6b8dfd959b445add5316fb9dbe19">PPS</a></td></tr>
<tr class="separator:ae44b6b8dfd959b445add5316fb9dbe19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4271b83cd56938449aaec9c7fa32d3a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structPORT5__Type.html#a4271b83cd56938449aaec9c7fa32d3a2">HWSEL</a></td></tr>
<tr class="separator:a4271b83cd56938449aaec9c7fa32d3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02554">2554</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4271b83cd56938449aaec9c7fa32d3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4271b83cd56938449aaec9c7fa32d3a2">&#9670;&nbsp;</a></span>HWSEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::HWSEL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028574) Port 5 Pin Hardware Select Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02570">2570</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a3f7fb4f0d54477a51cdac97e30c8f061"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f7fb4f0d54477a51cdac97e30c8f061">&#9670;&nbsp;</a></span>IN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::IN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028524) Port 5 Input Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02562">2562</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="acef74340a5ad394ecc1676ca2a63a3b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acef74340a5ad394ecc1676ca2a63a3b8">&#9670;&nbsp;</a></span>IOCR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::IOCR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028510) Port 5 Input/Output Control Register 0 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02558">2558</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a41e6e95dfc31eae9094697f1af270e74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41e6e95dfc31eae9094697f1af270e74">&#9670;&nbsp;</a></span>IOCR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::IOCR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028514) Port 5 Input/Output Control Register 4 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02559">2559</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a171f8d69ae5843f93e1ae18548774ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a171f8d69ae5843f93e1ae18548774ccd">&#9670;&nbsp;</a></span>IOCR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::IOCR8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028518) Port 5 Input/Output Control Register 8 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02560">2560</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a863c79c2ee17603e53b87ccad122f309"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863c79c2ee17603e53b87ccad122f309">&#9670;&nbsp;</a></span>OMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t PORT5_Type::OMR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028504) Port 5 Output Modification Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02556">2556</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa01333437373fe156de4920aafb8f91c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa01333437373fe156de4920aafb8f91c">&#9670;&nbsp;</a></span>OUT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::OUT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>&lt; (@ 0x48028500) PORT5 Structure <br  />
 (@ 0x48028500) Port 5 Output Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02555">2555</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a334d7ebb74c06323f1612bcae0977014"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a334d7ebb74c06323f1612bcae0977014">&#9670;&nbsp;</a></span>PDISC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::PDISC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028560) Port 5 Pin Function Decision Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02567">2567</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ad0db0b7436f10997f42fef38720785f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0db0b7436f10997f42fef38720785f0">&#9670;&nbsp;</a></span>PDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::PDR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028540) Port 5 Pad Driver Mode 0 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02564">2564</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="aa6a53e800e9120c9083eaeac770008a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6a53e800e9120c9083eaeac770008a9">&#9670;&nbsp;</a></span>PDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::PDR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028544) Port 5 Pad Driver Mode 1 Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02565">2565</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="ae44b6b8dfd959b445add5316fb9dbe19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae44b6b8dfd959b445add5316fb9dbe19">&#9670;&nbsp;</a></span>PPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t PORT5_Type::PPS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>(@ 0x48028570) Port 5 Pin Power Save Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02569">2569</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a1d963ecc1d62b8acdbb3421d3d87e53f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d963ecc1d62b8acdbb3421d3d87e53f">&#9670;&nbsp;</a></span>RESERVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::RESERVED[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02557">2557</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="af916022ce495794f5742c3dde73fbc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af916022ce495794f5742c3dde73fbc69">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::RESERVED1[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02561">2561</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0a2392445740b1bacdfb7047b019fef6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a2392445740b1bacdfb7047b019fef6">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::RESERVED2[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02563">2563</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a0446ac1641590f6e5f1b646613d2e9ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0446ac1641590f6e5f1b646613d2e9ae">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::RESERVED3[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02566">2566</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
<a id="a8ce9aeef948e55921e72645c69c2aa84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ce9aeef948e55921e72645c69c2aa84">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t PORT5_Type::RESERVED4[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="XMC4800_8h_source.html#l02568">2568</a> of file <a class="el" href="XMC4800_8h_source.html">XMC4800.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<hr class="footer"/>
<address class="footer">
<small>
Copyright &#169  2020 Infineon Technologies AG</a>
</small></address>
</body>
</html>
