$comment
	File created using the following command:
		vcd file vhdl.msim.vcd -direction
$end
$date
	Sat Sep 21 13:13:30 2019
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module vhdl_vlg_vec_tst $end
$var reg 1 ! A $end
$var reg 1 " B $end
$var reg 1 # C $end
$var reg 1 $ D $end
$var wire 1 % f $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - D~input_o $end
$var wire 1 . A~input_o $end
$var wire 1 / B~input_o $end
$var wire 1 0 C~input_o $end
$var wire 1 1 f~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
11
$end
#10000
1$
1-
01
0%
#20000
1#
0$
10
0-
11
1%
#30000
1$
1-
#40000
1"
0#
0$
1/
00
0-
01
0%
#50000
1$
1-
#60000
1#
0$
10
0-
#70000
1$
1-
#80000
1!
0"
0#
0$
1.
0/
00
0-
11
1%
#90000
1$
1-
01
0%
#100000
1#
0$
10
0-
11
1%
#110000
1$
1-
#120000
1"
0#
0$
1/
00
0-
01
0%
#130000
1$
1-
#140000
1#
0$
10
0-
#150000
1$
1-
11
1%
#160000
