vlib work
vdel -all -lib work
vlib work
vlog -f compile_verilog
vsim -L altera_mf_ver -L lpm_ver -L sgate_ver -L altera_ver -novopt work.simulacaobancoderegistrador

add wave -position end  sim:/simulacaobancoderegistrador/CLKPERIOD
add wave -position end  sim:/simulacaobancoderegistrador/CLKDELAY
add wave -position end  sim:/simulacaobancoderegistrador/ramSize
add wave -position end  sim:/simulacaobancoderegistrador/clk
add wave -position end  sim:/simulacaobancoderegistrador/rst
add wave -position end  sim:/simulacaobancoderegistrador/rdaddress1
add wave -position end  sim:/simulacaobancoderegistrador/rdaddress2
add wave -position end  sim:/simulacaobancoderegistrador/wdaddress
add wave -position end  sim:/simulacaobancoderegistrador/datain
add wave -position end  sim:/simulacaobancoderegistrador/Wr
add wave -position end  sim:/simulacaobancoderegistrador/dataout1
add wave -position end  sim:/simulacaobancoderegistrador/dataout2
add wave -position end  sim:/simulacaobancoderegistrador/fimdaescrita

run -all


