// Seed: 96008607
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 #(
    parameter id_1 = 32'd34,
    parameter id_2 = 32'd40,
    parameter id_3 = 32'd83
) (
    _id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  output tri id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout logic [7:0] id_13;
  input wire id_12;
  input wire id_11;
  output logic [7:0] id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  input wire _id_2;
  output wire _id_1;
  assign id_13[id_2 : !id_3] = id_13;
  wire id_24;
  always @(id_8 or posedge (-1 != 1)) begin : LABEL_0
    fork
      $signed(22);
      ;
    join
    SystemTFIdentifier;
  end
  module_0 modCall_1 (
      id_23,
      id_17,
      id_16,
      id_8
  );
  wand id_25;
  ;
  assign id_17 = id_7;
  rtran (-1, 1, id_10, id_3);
  assign id_25 = id_13 >= 1;
  parameter id_26 = -1;
  logic id_27;
  assign id_19 = id_13 == 1 - 1;
  assign id_10[id_2] = "";
  logic id_28 = id_13;
  integer [-1 : id_1] id_29;
  assign id_8 = id_2;
  supply1 id_30 = -1 != id_7;
  wire id_31;
  assign id_29 = 1;
endmodule
