Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Jan 25 15:46:39 2019
| Host         : a-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 69 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    193.856        0.000                      0                   80        0.171        0.000                      0                   80        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
CLK100MHZ              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ    {0.000 25.000}       50.000          20.000          
sys_clk_pin            {0.000 5.000}        10.000          100.000         
  clk_out1_clk_5MHZ_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_5MHZ_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ        193.856        0.000                      0                   80        0.489        0.000                      0                   80       13.360        0.000                       0                    71  
  clkfbout_clk_5MHZ                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_clk_5MHZ_1      193.884        0.000                      0                   80        0.489        0.000                      0                   80       13.360        0.000                       0                    71  
  clkfbout_clk_5MHZ_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_5MHZ_1  clk_out1_clk_5MHZ        193.856        0.000                      0                   80        0.171        0.000                      0                   80  
clk_out1_clk_5MHZ    clk_out1_clk_5MHZ_1      193.856        0.000                      0                   80        0.171        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      193.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.856ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.492ns (26.621%)  route 4.113ns (73.379%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.790 r  U2/counter_3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    U2/counter_3_reg[20]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.198   198.646    U2/counter_3_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                193.856    

Slack (MET) :             193.896ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.712ns (29.393%)  route 4.113ns (70.607%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.010 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.010    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                193.896    

Slack (MET) :             193.991ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.617ns (28.222%)  route 4.113ns (71.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.915 r  U2/counter_3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.915    U2/counter_3_reg[20]_i_1_n_5
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                193.991    

Slack (MET) :             194.007ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.601ns (28.021%)  route 4.113ns (71.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.899 r  U2/counter_3_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.899    U2/counter_3_reg[20]_i_1_n_7
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                194.007    

Slack (MET) :             194.093ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.905ns (33.851%)  route 3.723ns (66.149%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  U2/counter_3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.813    U2/counter_3_reg[16]_i_1_n_6
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[17]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                194.093    

Slack (MET) :             194.114ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.884ns (33.603%)  route 3.723ns (66.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  U2/counter_3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.792    U2/counter_3_reg[16]_i_1_n_4
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[19]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                194.114    

Slack (MET) :             194.188ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.810ns (32.715%)  route 3.723ns (67.285%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  U2/counter_3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.718    U2/counter_3_reg[16]_i_1_n_5
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[18]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.188    

Slack (MET) :             194.204ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.794ns (32.520%)  route 3.723ns (67.480%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.702 r  U2/counter_3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.702    U2/counter_3_reg[16]_i_1_n_7
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[16]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                194.204    

Slack (MET) :             194.207ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.791ns (32.483%)  route 3.723ns (67.517%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.699 r  U2/counter_3_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.699    U2/counter_3_reg[12]_i_1_n_6
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[13]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                194.207    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.770ns (32.225%)  route 3.723ns (67.775%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.678 r  U2/counter_3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.678    U2/counter_3_reg[12]_i_1_n_4
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[15]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                194.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.252ns (42.445%)  route 0.342ns (57.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.033 r  U2/counter_3_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    U2/counter_3_reg[0]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.603    -0.561    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.358    U2/counter_1[7]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    U2/counter_10[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.022    U2/p_0_in[7]
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.874    -0.799    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092    -0.469    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.232ns (44.470%)  route 0.290ns (55.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.116    -0.315    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.104    -0.211 r  U2/CE_i_1/O
                         net (fo=1, routed)           0.174    -0.038    U3/one_sec_reg[0]_0
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.005    -0.539    U3/CE_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.038 r  U2/one_sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[1]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.038 r  U2/one_sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[3]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/one_sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.164%)  route 0.366ns (61.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.255    -0.176    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.098    -0.078 r  U2/CB_i_1/O
                         net (fo=1, routed)           0.111     0.033    U3/one_sec_reg[1]_0
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.066    -0.478    U3/CB_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.256ns (41.368%)  route 0.363ns (58.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[4]/Q
                         net (fo=2, routed)           0.363    -0.056    U2/counter_3_reg[4]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.011 r  U2/counter_3[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.011    U2/counter_3[4]_i_5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.059 r  U2/counter_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.059    U2/counter_3_reg[4]_i_1_n_7
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.441%)  route 0.370ns (59.559%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  U2/counter_3_reg[23]/Q
                         net (fo=27, routed)          0.370    -0.049    U2/counter_3_reg[23]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.004 r  U2/counter_3[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.004    U2/counter_3[20]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.061 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.061    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.105    -0.454    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.285ns (45.475%)  route 0.342ns (54.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.066 r  U2/counter_3_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    U2/counter_3_reg[0]_i_1_n_4
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.020%)  route 0.455ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.455     0.037    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  U2/one_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U2/p_0_in__0[2]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.107    -0.452    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y96      U2/counter_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      U2/counter_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      U2/counter_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      U2/counter_1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      U2/counter_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      U2/counter_1_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      U2/counter_1_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ
  To Clock:  clkfbout_clk_5MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      193.884ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.884ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.492ns (26.621%)  route 4.113ns (73.379%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.790 r  U2/counter_3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    U2/counter_3_reg[20]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.198   198.674    U2/counter_3_reg[23]
  -------------------------------------------------------------------
                         required time                        198.674    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                193.884    

Slack (MET) :             193.924ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.712ns (29.393%)  route 4.113ns (70.607%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.010 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.010    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                193.924    

Slack (MET) :             194.019ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.617ns (28.222%)  route 4.113ns (71.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.915 r  U2/counter_3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.915    U2/counter_3_reg[20]_i_1_n_5
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[22]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                194.019    

Slack (MET) :             194.035ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.601ns (28.021%)  route 4.113ns (71.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.899 r  U2/counter_3_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.899    U2/counter_3_reg[20]_i_1_n_7
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[20]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                194.035    

Slack (MET) :             194.121ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.905ns (33.851%)  route 3.723ns (66.149%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  U2/counter_3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.813    U2/counter_3_reg[16]_i_1_n_6
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[17]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                194.121    

Slack (MET) :             194.142ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.884ns (33.603%)  route 3.723ns (66.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  U2/counter_3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.792    U2/counter_3_reg[16]_i_1_n_4
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[19]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                194.142    

Slack (MET) :             194.216ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.810ns (32.715%)  route 3.723ns (67.285%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  U2/counter_3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.718    U2/counter_3_reg[16]_i_1_n_5
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[18]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.216    

Slack (MET) :             194.232ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.794ns (32.520%)  route 3.723ns (67.480%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.702 r  U2/counter_3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.702    U2/counter_3_reg[16]_i_1_n_7
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[16]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                194.232    

Slack (MET) :             194.235ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.791ns (32.483%)  route 3.723ns (67.517%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.699 r  U2/counter_3_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.699    U2/counter_3_reg[12]_i_1_n_6
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[13]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                194.235    

Slack (MET) :             194.256ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.770ns (32.225%)  route 3.723ns (67.775%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.678 r  U2/counter_3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.678    U2/counter_3_reg[12]_i_1_n_4
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.289   198.872    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.934    U2/counter_3_reg[15]
  -------------------------------------------------------------------
                         required time                        198.934    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                194.256    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.252ns (42.445%)  route 0.342ns (57.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.033 r  U2/counter_3_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    U2/counter_3_reg[0]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.603    -0.561    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.358    U2/counter_1[7]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    U2/counter_10[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.022    U2/p_0_in[7]
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.874    -0.799    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.238    -0.561    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092    -0.469    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.232ns (44.470%)  route 0.290ns (55.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.116    -0.315    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.104    -0.211 r  U2/CE_i_1/O
                         net (fo=1, routed)           0.174    -0.038    U3/one_sec_reg[0]_0
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.005    -0.539    U3/CE_reg
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.038 r  U2/one_sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[1]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.038 r  U2/one_sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[3]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.467    U2/one_sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.164%)  route 0.366ns (61.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.255    -0.176    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.098    -0.078 r  U2/CB_i_1/O
                         net (fo=1, routed)           0.111     0.033    U3/one_sec_reg[1]_0
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/C
                         clock pessimism              0.252    -0.544    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.066    -0.478    U3/CB_reg
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.256ns (41.368%)  route 0.363ns (58.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[4]/Q
                         net (fo=2, routed)           0.363    -0.056    U2/counter_3_reg[4]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.011 r  U2/counter_3[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.011    U2/counter_3[4]_i_5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.059 r  U2/counter_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.059    U2/counter_3_reg[4]_i_1_n_7
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.441%)  route 0.370ns (59.559%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  U2/counter_3_reg[23]/Q
                         net (fo=27, routed)          0.370    -0.049    U2/counter_3_reg[23]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.004 r  U2/counter_3[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.004    U2/counter_3[20]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.061 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.061    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.105    -0.454    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.285ns (45.475%)  route 0.342ns (54.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.066 r  U2/counter_3_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    U2/counter_3_reg[0]_i_1_n_4
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/C
                         clock pessimism              0.236    -0.560    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.455    U2/counter_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.534ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.020%)  route 0.455ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.455     0.037    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  U2/one_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U2/p_0_in__0[2]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.236    -0.559    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.107    -0.452    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.534    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_5MHZ_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { U1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   U1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y96      U2/counter_1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y94      U2/counter_1_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      U2/counter_1_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      U2/counter_1_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y97      U2/counter_1_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X4Y98      U2/counter_1_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y96      U2/counter_1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y94      U2/counter_1_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      U2/counter_1_reg[14]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y98      U2/counter_1_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[15]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X4Y97      U2/counter_1_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_5MHZ_1
  To Clock:  clkfbout_clk_5MHZ_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_5MHZ_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { U1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   U1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  U1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ_1
  To Clock:  clk_out1_clk_5MHZ

Setup :            0  Failing Endpoints,  Worst Slack      193.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.856ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.492ns (26.621%)  route 4.113ns (73.379%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.790 r  U2/counter_3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    U2/counter_3_reg[20]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.198   198.646    U2/counter_3_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                193.856    

Slack (MET) :             193.896ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.712ns (29.393%)  route 4.113ns (70.607%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.010 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.010    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                193.896    

Slack (MET) :             193.991ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.617ns (28.222%)  route 4.113ns (71.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.915 r  U2/counter_3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.915    U2/counter_3_reg[20]_i_1_n_5
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                193.991    

Slack (MET) :             194.007ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.601ns (28.021%)  route 4.113ns (71.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.899 r  U2/counter_3_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.899    U2/counter_3_reg[20]_i_1_n_7
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                194.007    

Slack (MET) :             194.093ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.905ns (33.851%)  route 3.723ns (66.149%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  U2/counter_3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.813    U2/counter_3_reg[16]_i_1_n_6
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[17]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                194.093    

Slack (MET) :             194.114ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.884ns (33.603%)  route 3.723ns (66.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  U2/counter_3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.792    U2/counter_3_reg[16]_i_1_n_4
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[19]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                194.114    

Slack (MET) :             194.188ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.810ns (32.715%)  route 3.723ns (67.285%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  U2/counter_3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.718    U2/counter_3_reg[16]_i_1_n_5
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[18]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.188    

Slack (MET) :             194.204ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.794ns (32.520%)  route 3.723ns (67.480%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.702 r  U2/counter_3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.702    U2/counter_3_reg[16]_i_1_n_7
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[16]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                194.204    

Slack (MET) :             194.207ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.791ns (32.483%)  route 3.723ns (67.517%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.699 r  U2/counter_3_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.699    U2/counter_3_reg[12]_i_1_n_6
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[13]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                194.207    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ rise@200.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.770ns (32.225%)  route 3.723ns (67.775%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.678 r  U2/counter_3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.678    U2/counter_3_reg[12]_i_1_n_4
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[15]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                194.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.252ns (42.445%)  route 0.342ns (57.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.033 r  U2/counter_3_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    U2/counter_3_reg[0]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.603    -0.561    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.358    U2/counter_1[7]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    U2/counter_10[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.022    U2/p_0_in[7]
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.874    -0.799    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092    -0.152    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.232ns (44.470%)  route 0.290ns (55.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.116    -0.315    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.104    -0.211 r  U2/CE_i_1/O
                         net (fo=1, routed)           0.174    -0.038    U3/one_sec_reg[0]_0
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.005    -0.222    U3/CE_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.038 r  U2/one_sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[1]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.150    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.038 r  U2/one_sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[3]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.150    U2/one_sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.164%)  route 0.366ns (61.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.255    -0.176    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.098    -0.078 r  U2/CB_i_1/O
                         net (fo=1, routed)           0.111     0.033    U3/one_sec_reg[1]_0
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.066    -0.161    U3/CB_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.256ns (41.368%)  route 0.363ns (58.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[4]/Q
                         net (fo=2, routed)           0.363    -0.056    U2/counter_3_reg[4]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.011 r  U2/counter_3[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.011    U2/counter_3[4]_i_5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.059 r  U2/counter_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.059    U2/counter_3_reg[4]_i_1_n_7
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.441%)  route 0.370ns (59.559%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  U2/counter_3_reg[23]/Q
                         net (fo=27, routed)          0.370    -0.049    U2/counter_3_reg[23]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.004 r  U2/counter_3[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.004    U2/counter_3[20]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.061 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.061    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.105    -0.137    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.285ns (45.475%)  route 0.342ns (54.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.066 r  U2/counter_3_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    U2/counter_3_reg[0]_i_1_n_4
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ rise@0.000ns - clk_out1_clk_5MHZ_1 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.020%)  route 0.455ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.455     0.037    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  U2/one_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U2/p_0_in__0[2]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.107    -0.135    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.216    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_5MHZ
  To Clock:  clk_out1_clk_5MHZ_1

Setup :            0  Failing Endpoints,  Worst Slack      193.856ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             193.856ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.605ns  (logic 1.492ns (26.621%)  route 4.113ns (73.379%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.790 r  U2/counter_3_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.790    U2/counter_3_reg[20]_i_1_n_0
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)       -0.198   198.646    U2/counter_3_reg[23]
  -------------------------------------------------------------------
                         required time                        198.646    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                193.856    

Slack (MET) :             193.896ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.712ns (29.393%)  route 4.113ns (70.607%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.010 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.010    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -5.010    
  -------------------------------------------------------------------
                         slack                                193.896    

Slack (MET) :             193.991ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.617ns (28.222%)  route 4.113ns (71.778%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.915 r  U2/counter_3_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.915    U2/counter_3_reg[20]_i_1_n_5
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[22]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[22]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.915    
  -------------------------------------------------------------------
                         slack                                193.991    

Slack (MET) :             194.007ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 1.601ns (28.021%)  route 4.113ns (71.979%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.781     4.002    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y98          LUT4 (Prop_lut4_I2_O)        0.124     4.126 r  U2/counter_3[16]_i_4/O
                         net (fo=1, routed)           0.000     4.126    U2/counter_3[16]_i_4_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.676 r  U2/counter_3_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.676    U2/counter_3_reg[16]_i_1_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.899 r  U2/counter_3_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.899    U2/counter_3_reg[20]_i_1_n_7
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[20]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y99          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[20]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.899    
  -------------------------------------------------------------------
                         slack                                194.007    

Slack (MET) :             194.093ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.628ns  (logic 1.905ns (33.851%)  route 3.723ns (66.149%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.813 r  U2/counter_3_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.813    U2/counter_3_reg[16]_i_1_n_6
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[17]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[17]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                194.093    

Slack (MET) :             194.114ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.607ns  (logic 1.884ns (33.603%)  route 3.723ns (66.397%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.792 r  U2/counter_3_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.792    U2/counter_3_reg[16]_i_1_n_4
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[19]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[19]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                194.114    

Slack (MET) :             194.188ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.533ns  (logic 1.810ns (32.715%)  route 3.723ns (67.285%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.718 r  U2/counter_3_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.718    U2/counter_3_reg[16]_i_1_n_5
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[18]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[18]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                194.188    

Slack (MET) :             194.204ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.794ns (32.520%)  route 3.723ns (67.480%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.479 r  U2/counter_3_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.479    U2/counter_3_reg[12]_i_1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     4.702 r  U2/counter_3_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.702    U2/counter_3_reg[16]_i_1_n_7
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y98          FDCE                                         r  U2/counter_3_reg[16]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y98          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[16]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.702    
  -------------------------------------------------------------------
                         slack                                194.204    

Slack (MET) :             194.207ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.514ns  (logic 1.791ns (32.483%)  route 3.723ns (67.517%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.699 r  U2/counter_3_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.699    U2/counter_3_reg[12]_i_1_n_6
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[13]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[13]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.699    
  -------------------------------------------------------------------
                         slack                                194.207    

Slack (MET) :             194.228ns  (required time - arrival time)
  Source:                 U2/counter_3_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_5MHZ_1 rise@200.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.770ns (32.225%)  route 3.723ns (67.775%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 198.586 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.725    -0.815    U2/clk_out1
    SLICE_X1Y96          FDCE                                         r  U2/counter_3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          FDCE (Prop_fdce_C_Q)         0.456    -0.359 f  U2/counter_3_reg[10]/Q
                         net (fo=3, routed)           1.713     1.354    U2/counter_3_reg[10]
    SLICE_X0Y96          LUT5 (Prop_lut5_I2_O)        0.124     1.478 f  U2/seven_select[2]_i_5/O
                         net (fo=2, routed)           0.618     2.096    U2/seven_select[2]_i_5_n_0
    SLICE_X0Y98          LUT6 (Prop_lut6_I2_O)        0.124     2.220 f  U2/seven_select[2]_i_3/O
                         net (fo=24, routed)          1.392     3.612    U2/seven_select[2]_i_3_n_0
    SLICE_X1Y94          LUT4 (Prop_lut4_I2_O)        0.124     3.736 r  U2/counter_3[0]_i_3/O
                         net (fo=1, routed)           0.000     3.736    U2/counter_3[0]_i_3_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.137 r  U2/counter_3_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.137    U2/counter_3_reg[0]_i_1_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.251 r  U2/counter_3_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.251    U2/counter_3_reg[4]_i_1_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.365 r  U2/counter_3_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.365    U2/counter_3_reg[8]_i_1_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.678 r  U2/counter_3_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     4.678    U2/counter_3_reg[12]_i_1_n_4
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                    200.000   200.000 r  
    E3                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.573    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324   195.249 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639   196.888    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   196.979 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          1.606   198.586    U2/clk_out1
    SLICE_X1Y97          FDCE                                         r  U2/counter_3_reg[15]/C
                         clock pessimism              0.575   199.161    
                         clock uncertainty           -0.318   198.844    
    SLICE_X1Y97          FDCE (Setup_fdce_C_D)        0.062   198.906    U2/counter_3_reg[15]
  -------------------------------------------------------------------
                         required time                        198.906    
                         arrival time                          -4.678    
  -------------------------------------------------------------------
                         slack                                194.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.252ns (42.445%)  route 0.342ns (57.555%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.033 r  U2/counter_3_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.033    U2/counter_3_reg[0]_i_1_n_5
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 U2/counter_1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_1_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.360ns (61.746%)  route 0.223ns (38.254%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.603    -0.561    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  U2/counter_1_reg[7]/Q
                         net (fo=2, routed)           0.062    -0.358    U2/counter_1[7]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.247 r  U2/counter_1_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.086    U2/counter_10[7]
    SLICE_X4Y95          LUT2 (Prop_lut2_I0_O)        0.108     0.022 r  U2/counter_1[7]_i_1/O
                         net (fo=1, routed)           0.000     0.022    U2/p_0_in[7]
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.874    -0.799    U2/clk_out1
    SLICE_X4Y95          FDCE                                         r  U2/counter_1_reg[7]/C
                         clock pessimism              0.238    -0.561    
                         clock uncertainty            0.318    -0.244    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.092    -0.152    U2/counter_1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.022    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CE_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.232ns (44.470%)  route 0.290ns (55.530%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.116    -0.315    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.104    -0.211 r  U2/CE_i_1/O
                         net (fo=1, routed)           0.174    -0.038    U3/one_sec_reg[0]_0
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CE_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.005    -0.222    U3/CE_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.045     0.038 r  U2/one_sec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[1]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[1]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.150    U2/one_sec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.186ns (31.149%)  route 0.411ns (68.851%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.411    -0.007    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.038 r  U2/one_sec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.038    U2/p_0_in__0[3]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.092    -0.150    U2/one_sec_reg[3]
  -------------------------------------------------------------------
                         required time                          0.150    
                         arrival time                           0.038    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U3/CB_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.226ns (38.164%)  route 0.366ns (61.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.128    -0.431 r  U2/one_sec_reg[2]/Q
                         net (fo=11, routed)          0.255    -0.176    U2/one_sec[2]
    SLICE_X3Y97          LUT3 (Prop_lut3_I2_O)        0.098    -0.078 r  U2/CB_i_1/O
                         net (fo=1, routed)           0.111     0.033    U3/one_sec_reg[1]_0
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U3/clk_out1
    SLICE_X3Y96          FDCE                                         r  U3/CB_reg/C
                         clock pessimism              0.252    -0.544    
                         clock uncertainty            0.318    -0.227    
    SLICE_X3Y96          FDCE (Hold_fdce_C_D)         0.066    -0.161    U3/CB_reg
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.033    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.256ns (41.368%)  route 0.363ns (58.632%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[4]/Q
                         net (fo=2, routed)           0.363    -0.056    U2/counter_3_reg[4]
    SLICE_X1Y95          LUT4 (Prop_lut4_I0_O)        0.045    -0.011 r  U2/counter_3[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.011    U2/counter_3[4]_i_5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.059 r  U2/counter_3_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.059    U2/counter_3_reg[4]_i_1_n_7
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y95          FDCE                                         r  U2/counter_3_reg[4]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y95          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.251ns (40.441%)  route 0.370ns (59.559%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDCE (Prop_fdce_C_Q)         0.141    -0.418 f  U2/counter_3_reg[23]/Q
                         net (fo=27, routed)          0.370    -0.049    U2/counter_3_reg[23]
    SLICE_X1Y99          LUT5 (Prop_lut5_I0_O)        0.045    -0.004 r  U2/counter_3[20]_i_3/O
                         net (fo=1, routed)           0.000    -0.004    U2/counter_3[20]_i_3_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.061 r  U2/counter_3_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.061    U2/counter_3_reg[20]_i_1_n_6
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X1Y99          FDCE                                         r  U2/counter_3_reg[21]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X1Y99          FDCE (Hold_fdce_C_D)         0.105    -0.137    U2/counter_3_reg[21]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 U2/counter_3_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/counter_3_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.285ns (45.475%)  route 0.342ns (54.525%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.604    -0.560    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  U2/counter_3_reg[2]/Q
                         net (fo=2, routed)           0.342    -0.078    U2/counter_3_reg[2]
    SLICE_X1Y94          LUT4 (Prop_lut4_I0_O)        0.045    -0.033 r  U2/counter_3[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.033    U2/counter_3[0]_i_4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.066 r  U2/counter_3_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.066    U2/counter_3_reg[0]_i_1_n_4
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.877    -0.796    U2/clk_out1
    SLICE_X1Y94          FDCE                                         r  U2/counter_3_reg[3]/C
                         clock pessimism              0.236    -0.560    
                         clock uncertainty            0.318    -0.243    
    SLICE_X1Y94          FDCE (Hold_fdce_C_D)         0.105    -0.138    U2/counter_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U2/one_sec_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            U2/one_sec_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_5MHZ_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_5MHZ_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_5MHZ_1 rise@0.000ns - clk_out1_clk_5MHZ rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.186ns (29.020%)  route 0.455ns (70.980%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_5MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.605    -0.559    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 f  U2/one_sec_reg[3]/Q
                         net (fo=8, routed)           0.455     0.037    U2/one_sec[3]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.045     0.082 r  U2/one_sec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.082    U2/p_0_in__0[2]
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_5MHZ_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    U1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  U1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    U1/inst/clk_in1_clk_5MHZ
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  U1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    U1/inst/clk_out1_clk_5MHZ
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  U1/inst/clkout1_buf/O
                         net (fo=69, routed)          0.878    -0.795    U2/clk_out1
    SLICE_X3Y97          FDRE                                         r  U2/one_sec_reg[2]/C
                         clock pessimism              0.236    -0.559    
                         clock uncertainty            0.318    -0.242    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.107    -0.135    U2/one_sec_reg[2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.082    
  -------------------------------------------------------------------
                         slack                                  0.216    





