/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [25:0] _04_;
  wire [12:0] _05_;
  wire [5:0] _06_;
  wire [6:0] _07_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [19:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire [15:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [24:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [23:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [4:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [8:0] celloutsig_0_37z;
  wire [2:0] celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [8:0] celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [4:0] celloutsig_0_49z;
  wire [14:0] celloutsig_0_4z;
  wire [21:0] celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [21:0] celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire [5:0] celloutsig_0_57z;
  wire [12:0] celloutsig_0_59z;
  wire [3:0] celloutsig_0_60z;
  wire [5:0] celloutsig_0_7z;
  wire [20:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = !(celloutsig_0_8z[6] ? _00_ : celloutsig_0_0z[4]);
  assign celloutsig_1_18z = !(celloutsig_1_6z[1] ? celloutsig_1_0z : celloutsig_1_12z);
  assign celloutsig_0_24z = !(celloutsig_0_2z ? celloutsig_0_20z[2] : celloutsig_0_18z);
  assign celloutsig_0_56z = ~((celloutsig_0_55z[4] | celloutsig_0_24z) & (celloutsig_0_24z | celloutsig_0_17z[2]));
  assign celloutsig_0_11z = ~((_01_ | celloutsig_0_7z[4]) & (celloutsig_0_7z[0] | _02_));
  assign celloutsig_0_44z = ~(celloutsig_0_26z[10] ^ celloutsig_0_37z[3]);
  assign celloutsig_0_47z = ~(_03_ ^ celloutsig_0_43z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z ^ celloutsig_1_1z[10]);
  assign celloutsig_0_23z = ~(celloutsig_0_10z ^ celloutsig_0_15z[18]);
  assign celloutsig_0_0z = in_data[92:88] + in_data[7:3];
  assign celloutsig_0_53z = { celloutsig_0_26z[21:3], celloutsig_0_38z } + { celloutsig_0_8z[19:0], celloutsig_0_40z, celloutsig_0_32z };
  assign celloutsig_0_59z = { in_data[59:53], _05_[5], _00_, _05_[3], celloutsig_0_56z, celloutsig_0_44z, celloutsig_0_36z } + { celloutsig_0_57z, celloutsig_0_31z, celloutsig_0_7z };
  assign celloutsig_1_2z = in_data[189:176] + { in_data[179:167], celloutsig_1_0z };
  assign celloutsig_1_13z = celloutsig_1_2z[7:3] + { celloutsig_1_6z[4:2], celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_0_15z = in_data[34:15] + { _01_, _04_[15:9], _03_, _01_, _04_[15:9], _03_, _04_[7:6] };
  assign celloutsig_0_21z = in_data[30:27] + celloutsig_0_4z[6:3];
  assign celloutsig_0_30z = celloutsig_0_26z[22:3] + { celloutsig_0_20z[15:1], celloutsig_0_27z, celloutsig_0_17z };
  reg [5:0] _25_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _25_ <= 6'h00;
    else _25_ <= in_data[43:38];
  assign { _04_[5:4], _02_, _04_[2:0] } = _25_;
  reg [10:0] _26_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _26_ <= 11'h000;
    else _26_ <= in_data[71:61];
  assign { _01_, _04_[15:9], _03_, _04_[7:6] } = _26_;
  reg [6:0] _27_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _27_ <= 7'h00;
    else _27_ <= { _04_[5:4], _02_, _04_[2:1], celloutsig_0_11z, celloutsig_0_11z };
  assign { _06_, _07_[0] } = _27_;
  reg [2:0] _28_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _28_ <= 3'h0;
    else _28_ <= _06_[4:2];
  assign { _05_[5], _00_, _05_[3] } = _28_;
  assign celloutsig_0_4z = { in_data[80:68], celloutsig_0_3z, celloutsig_0_3z } / { 1'h1, celloutsig_0_0z[3:1], celloutsig_0_1z };
  assign celloutsig_1_19z = { in_data[100], celloutsig_1_13z } / { 1'h1, celloutsig_1_6z };
  assign celloutsig_0_33z = celloutsig_0_0z / { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_16z };
  assign celloutsig_0_55z = { celloutsig_0_0z, celloutsig_0_44z, celloutsig_0_47z, celloutsig_0_9z, celloutsig_0_54z, celloutsig_0_41z, celloutsig_0_19z, celloutsig_0_38z } / { 1'h1, celloutsig_0_29z[20:1], celloutsig_0_45z };
  assign celloutsig_1_9z = celloutsig_1_3z[16:12] / { 1'h1, in_data[180:179], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_43z = { celloutsig_0_26z[19:18], celloutsig_0_39z, celloutsig_0_40z } >= celloutsig_0_20z[6:3];
  assign celloutsig_0_45z = { celloutsig_0_33z[1:0], celloutsig_0_19z, celloutsig_0_34z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_44z } >= celloutsig_0_41z[7:1];
  assign celloutsig_0_54z = { celloutsig_0_15z[0], celloutsig_0_49z, _01_, _04_[15:9], _03_, _04_[7:6], celloutsig_0_33z, _01_, _04_[15:9], _03_, _04_[7:6], celloutsig_0_31z, celloutsig_0_49z, celloutsig_0_14z, celloutsig_0_21z } >= { celloutsig_0_15z[18:8], celloutsig_0_26z, _06_, _07_[0], celloutsig_0_31z };
  assign celloutsig_1_0z = in_data[185:178] >= in_data[132:125];
  assign celloutsig_0_18z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z } >= celloutsig_0_0z[3:1];
  assign celloutsig_0_31z = ! { celloutsig_0_15z[18:5], celloutsig_0_27z };
  assign celloutsig_0_7z = { in_data[25:21], celloutsig_0_2z } * { celloutsig_0_0z[3], celloutsig_0_0z };
  assign celloutsig_0_3z = in_data[18:5] != { celloutsig_0_1z[10:8], celloutsig_0_1z };
  assign celloutsig_0_36z = { _06_[3], celloutsig_0_21z } != { _04_[5:4], _02_, _04_[2:1] };
  assign celloutsig_1_7z = { celloutsig_1_3z[18:8], celloutsig_1_2z, celloutsig_1_5z } != { celloutsig_1_2z[7:4], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_3z[7:4] != in_data[177:174];
  assign celloutsig_0_9z = { _04_[5:4], _02_, _04_[2], celloutsig_0_2z } != { _04_[12:9], _03_ };
  assign celloutsig_0_16z = { in_data[82:76], celloutsig_0_3z, celloutsig_0_14z, _05_[5], _00_, _05_[3], _06_, _07_[0] } != { celloutsig_0_0z[4:3], _05_[5], _00_, _05_[3], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:0] != celloutsig_0_1z[10:1];
  assign celloutsig_0_27z = celloutsig_0_4z[8:5] != celloutsig_0_4z[12:9];
  assign celloutsig_0_29z = - { celloutsig_0_20z[15:10], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_24z };
  assign celloutsig_0_37z = { celloutsig_0_30z[9:4], celloutsig_0_32z, celloutsig_0_18z, celloutsig_0_34z } | { celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_27z, _04_[5:4], _02_, _04_[2:0] };
  assign celloutsig_0_49z = celloutsig_0_41z[8:4] | { celloutsig_0_2z, _05_[5], _00_, _05_[3], celloutsig_0_18z };
  assign celloutsig_1_1z = in_data[167:153] | in_data[143:129];
  assign celloutsig_0_8z = { celloutsig_0_4z[8], celloutsig_0_0z, celloutsig_0_4z } | { in_data[12:8], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_15z[17], celloutsig_0_11z, celloutsig_0_2z, celloutsig_0_2z } | { celloutsig_0_0z[3:1], celloutsig_0_14z };
  assign celloutsig_0_26z = { celloutsig_0_20z[15:3], celloutsig_0_0z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_14z } | { celloutsig_0_0z[4:1], celloutsig_0_8z };
  assign celloutsig_0_34z = & { celloutsig_0_31z, celloutsig_0_29z[20:15] };
  assign celloutsig_0_39z = & celloutsig_0_7z[3:1];
  assign celloutsig_0_40z = & { _05_[5], _05_[3], _00_, celloutsig_0_26z[8:6], celloutsig_0_23z };
  assign celloutsig_1_4z = & celloutsig_1_3z[7:3];
  assign celloutsig_1_12z = & celloutsig_1_9z[4:1];
  assign celloutsig_0_10z = & { celloutsig_0_4z[11:10], celloutsig_0_2z };
  assign celloutsig_0_14z = & celloutsig_0_7z[2:0];
  assign celloutsig_0_19z = & { _05_[5], _05_[3], _04_[5:4], _04_[2:0], _00_, _02_, celloutsig_0_11z, celloutsig_0_4z[14:6], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_38z = celloutsig_0_20z[11:9] >> celloutsig_0_1z[3:1];
  assign celloutsig_0_60z = { celloutsig_0_53z[14:13], celloutsig_0_16z, celloutsig_0_2z } >> { _01_, _04_[15:13] };
  assign celloutsig_0_41z = { celloutsig_0_8z[12:6], celloutsig_0_24z, celloutsig_0_40z } <<< { celloutsig_0_22z[3:0], celloutsig_0_17z, celloutsig_0_14z };
  assign celloutsig_0_57z = { celloutsig_0_55z[2:0], celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_19z } <<< { celloutsig_0_30z[15], celloutsig_0_0z };
  assign celloutsig_1_6z = { in_data[121:118], celloutsig_1_4z } <<< { in_data[148:145], celloutsig_1_4z };
  assign celloutsig_0_20z = { _01_, _04_[15:9], _03_, _04_[7], _04_[5:4], _02_, _04_[2:0] } <<< { celloutsig_0_15z[15:12], _04_[5:4], _02_, _04_[2:0], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_2z, _05_[5], _00_, _05_[3] };
  assign celloutsig_1_3z = { in_data[163:155], celloutsig_1_2z } >>> in_data[150:128];
  assign celloutsig_0_1z = in_data[72:62] >>> { in_data[80], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_19z } >>> { celloutsig_0_15z[2], _05_[5], _00_, _05_[3], celloutsig_0_9z, celloutsig_0_9z };
  assign { _04_[25:16], _04_[8], _04_[3] } = { celloutsig_0_30z[17:9], _01_, _03_, _02_ };
  assign { _05_[12:6], _05_[4], _05_[2:0] } = { in_data[59:53], _00_, celloutsig_0_56z, celloutsig_0_44z, celloutsig_0_36z };
  assign _07_[6:1] = _06_;
  assign { out_data[128], out_data[101:96], out_data[44:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_59z, celloutsig_0_60z };
endmodule
