{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1569830614761 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1569830614776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 30 10:03:34 2019 " "Processing started: Mon Sep 30 10:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1569830614776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569830614776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off F13_oppgave -c F13_oppgave " "Command: quartus_map --read_settings_files=on --write_settings_files=off F13_oppgave -c F13_oppgave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569830614776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1569830615310 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1569830615310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f13_oppgave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file f13_oppgave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 F13_oppgave-rtl " "Found design unit 1: F13_oppgave-rtl" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569830625734 ""} { "Info" "ISGN_ENTITY_NAME" "1 F13_oppgave " "Found entity 1: F13_oppgave" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1569830625734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1569830625734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "F13_oppgave " "Elaborating entity \"F13_oppgave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1569830625766 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "count_out F13_oppgave.vhd(9) " "VHDL Signal Declaration warning at F13_oppgave.vhd(9): used implicit default value for signal \"count_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569830625766 "|F13_oppgave"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "test F13_oppgave.vhd(10) " "VHDL Signal Declaration warning at F13_oppgave.vhd(10): used implicit default value for signal \"test\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569830625766 "|F13_oppgave"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_s F13_oppgave.vhd(15) " "Verilog HDL or VHDL warning at F13_oppgave.vhd(15): object \"test_s\" assigned a value but never read" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1569830625766 "|F13_oppgave"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ext_clk_s F13_oppgave.vhd(15) " "VHDL Signal Declaration warning at F13_oppgave.vhd(15): used implicit default value for signal \"ext_clk_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569830625766 "|F13_oppgave"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "a_reset_n_s F13_oppgave.vhd(15) " "VHDL Signal Declaration warning at F13_oppgave.vhd(15): used implicit default value for signal \"a_reset_n_s\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 15 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1569830625766 "|F13_oppgave"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[0\] GND " "Pin \"count_out\[0\]\" is stuck at GND" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569830626172 "|F13_oppgave|count_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[1\] GND " "Pin \"count_out\[1\]\" is stuck at GND" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569830626172 "|F13_oppgave|count_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[2\] GND " "Pin \"count_out\[2\]\" is stuck at GND" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569830626172 "|F13_oppgave|count_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "count_out\[3\] GND " "Pin \"count_out\[3\]\" is stuck at GND" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569830626172 "|F13_oppgave|count_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "test GND " "Pin \"test\" is stuck at GND" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1569830626172 "|F13_oppgave|test"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1569830626172 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1569830626359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1569830626359 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ext_clk " "No output dependent on input pin \"ext_clk\"" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569830626391 "|F13_oppgave|ext_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "a_reset_n " "No output dependent on input pin \"a_reset_n\"" {  } { { "F13_oppgave.vhd" "" { Text "C:/Dev/ele111/F13_oppgave/F13_oppgave.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1569830626391 "|F13_oppgave|a_reset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1569830626391 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1569830626391 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1569830626391 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1569830626391 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1569830626453 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 30 10:03:46 2019 " "Processing ended: Mon Sep 30 10:03:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1569830626453 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1569830626453 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1569830626453 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1569830626453 ""}
