# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 690 0.000256 2048 80 1180 66560 5.8399 7.04531 158.763 209.384 381.112 381.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1420 3.2e-05 2048 50 2650 611712 46.9135 56.0374 3423.32 1697.34 5223.69 5223.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.001024 4096 430 780 13696 2.7265 38.9427 134.95 176.663 176.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 560 0.000512 4096 112 5750 26816 6.61856 560.806 209.322 776.792 776.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1550 0.001024 1024 280 1270 17472 0.700416 19.0429 31.3574 51.1424 51.1976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 6.4e-05 512 390 380 266240 13.8706 6.70835 62.144 208.921 291.827 291.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 0.000128 1024 350 840 126976 13.1741 6.82899 134.264 208.953 363.381 363.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.000128 2048 440 6980 119296 23.6816 14.338 1855.05 419.151 2312.36 2312.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 3.2e-05 4096 440 5170 557568 205.573 124.058 13860.9 3710.97 17901.7 17902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 690 0.000256 2048 80 1180 66672 5.87235 7.0697 180.441 209.863 403.326 403.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1420 3.2e-05 2048 50 2650 611568 46.9936 56.3854 3945.74 1677.4 5726.6 5726.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.001024 4096 430 780 13680 2.7272 44.4943 133.808 181.073 181.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 560 0.000512 4096 112 5750 26856 6.62362 659 209.785 875.455 875.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1550 0.001024 1024 280 1270 17424 0.695264 23.0791 31.0933 54.91 54.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 6.4e-05 512 390 380 264960 13.9624 6.71594 70.9995 208.952 300.815 300.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 0.000128 1024 350 840 126720 13.2083 6.84304 153.823 208.983 383.016 383.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.000128 2048 440 6980 119232 23.7118 14.3582 2250.19 419.352 2707.74 2707.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 3.2e-05 4096 440 5170 557568 205.827 124.318 16077.3 3712.02 20119.8 20120
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 690 0.000256 2048 80 1180 66560 5.83286 7.06064 188.701 209.328 411.005 411.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1420 3.2e-05 2048 50 2650 611680 46.9347 56.0883 4113.06 1675.84 5892 5892.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.001024 4096 430 780 13680 2.73117 46.8913 134.068 183.734 183.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 560 0.000512 4096 112 5750 26800 6.61318 685.302 209.308 901.269 901.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1550 0.001024 1024 280 1270 17440 0.696032 24.1234 31.9351 56.7984 56.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 6.4e-05 512 390 380 266240 13.9623 6.72394 75.0305 209.637 305.538 305.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 0.000128 1024 350 840 126720 13.2443 6.84029 161.003 209.654 390.898 391.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.000128 2048 440 6980 119040 23.6616 14.4139 2343.95 419.118 2801.28 2801.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 3.2e-05 4096 440 5170 557440 205.557 124.168 16737.2 3715.28 20782.5 20782.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 690 0.000256 2048 80 1180 66624 5.82474 7.06707 175.913 209.5 398.386 398.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1420 3.2e-05 2048 50 2650 611520 46.8276 55.9986 3835.69 1676.03 5614.62 5614.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.001024 4096 430 780 13632 2.72384 43.3899 134.556 180.713 180.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 560 0.000512 4096 112 5750 26784 6.61299 635.806 209.368 851.832 851.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1550 0.001024 1024 280 1270 17376 0.695968 22.3148 32.1514 55.2054 55.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 6.4e-05 512 390 380 264192 13.8875 6.68243 69.0725 208.295 298.122 298.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 0.000128 1024 350 840 125952 13.1608 6.82138 148.987 208.344 377.473 377.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.000128 2048 440 6980 119040 23.5956 14.3647 2184.75 418.57 2641.41 2641.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 3.2e-05 4096 440 5170 557568 205.317 124.019 15580.3 3717.97 19627.9 19628.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 690 0.000256 2048 80 1180 66600 5.87366 7.0672 178.531 209.789 401.342 401.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1420 3.2e-05 2048 50 2650 611600 47.0923 56.1889 3882.45 1677.45 5663.27 5663.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.001024 4096 430 780 13600 2.7153 43.8743 132.326 178.962 179.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 560 0.000512 4096 112 5750 26800 6.60877 643.675 209.608 859.937 859.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1550 0.001024 1024 280 1270 17400 0.696128 22.7885 32.0049 55.5331 55.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 6.4e-05 512 390 380 265600 13.8944 6.70522 70.2091 208.524 299.523 299.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 0.000128 1024 350 840 126400 13.2222 6.8463 151.056 208.577 379.854 379.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.000128 2048 440 6980 119200 23.7632 14.4034 2208.48 419.114 2665.89 2666.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 3.2e-05 4096 440 5170 557600 206.715 124.379 15745.8 3736.45 19813.7 19813.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 690 0.000256 2048 80 1180 66528 5.83312 7.06768 183.171 209.489 405.642 405.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1420 3.2e-05 2048 50 2650 611520 46.8193 56.0413 3972.45 1675.54 5750.93 5751.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.001024 4096 430 780 13664 2.73613 45.4103 132.448 180.638 180.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 560 0.000512 4096 112 5750 26768 6.61504 657.837 209.302 873.801 873.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1550 0.001024 1024 280 1270 17360 0.69456 23.4456 31.7205 55.9023 55.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 6.4e-05 512 390 380 265216 13.9889 6.72419 72.2829 209.278 302.462 302.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 0.000128 1024 350 840 127232 13.1749 6.83824 156.323 209.333 385.825 385.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.000128 2048 440 6980 119168 23.6197 14.3935 2259.91 418.55 2716.61 2716.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 3.2e-05 4096 440 5170 557312 205.974 124.072 16045.1 3751.68 20127.3 20127.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 690 0.000256 2048 80 1180 66480 5.85795 7.0656 183.198 209.669 405.872 405.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1420 3.2e-05 2048 50 2650 611520 46.9463 56.2044 3997.23 1675.7 5776.16 5776.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.001024 4096 430 780 13560 2.71699 45.2937 134.281 182.337 182.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 560 0.000512 4096 112 5750 26760 6.61712 663.775 209.326 879.763 879.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1550 0.001024 1024 280 1270 17400 0.694464 23.5396 31.8391 56.1173 56.1725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 6.4e-05 512 390 380 264960 13.9597 6.7153 72.8181 208.789 302.468 302.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 0.000128 1024 350 840 126720 13.196 6.8408 156.714 208.86 385.774 385.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.000128 2048 440 6980 118080 23.728 14.4442 2254.87 417.529 2710.71 2710.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 3.2e-05 4096 440 5170 556800 206.509 124.219 16191.6 3738.35 20260.9 20261.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 690 0.000256 2048 80 1180 66304 5.82912 7.03437 177.018 209.166 399.13 399.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1420 3.2e-05 2048 50 2650 611328 46.8071 56.1111 3869.03 1675.13 5647.15 5647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.001024 4096 430 780 13568 2.7161 43.7903 131.867 178.419 178.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 560 0.000512 4096 112 5750 26752 6.61056 642.117 209.283 858.057 858.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1550 0.001024 1024 280 1270 17408 0.697344 22.8407 31.8577 55.4378 55.4947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 6.4e-05 512 390 380 266240 13.8744 6.71123 70.5005 208.919 300.192 300.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 0.000128 1024 350 840 126976 13.1384 6.82627 151.454 208.992 380.569 380.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.000128 2048 440 6980 118784 23.6067 14.3268 2192.5 417.894 2648.46 2648.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 3.2e-05 4096 440 5170 557056 205.953 123.978 15655.5 3723.8 19709.5 19709.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 690 0.000256 2048 80 1180 66048 5.80813 7.05533 177.447 208.691 399.082 399.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1420 3.2e-05 2048 50 2650 611328 46.7374 55.9863 3892.32 1676.01 5671.14 5671.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.001024 4096 430 780 13440 2.71418 44.0387 129.506 176.302 176.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 560 0.000512 4096 112 5750 26688 6.61366 647.304 209.326 863.291 863.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1550 0.001024 1024 280 1270 17280 0.700032 22.9311 30.7922 54.464 54.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 6.4e-05 512 390 380 258048 13.9547 6.61171 68.9148 206.266 295.934 296.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 0.000128 1024 350 840 122880 13.1749 6.80141 148.117 206.375 374.625 374.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.000128 2048 440 6980 118272 23.5596 14.3198 2212.94 416.755 2667.72 2667.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 3.2e-05 4096 440 5170 556032 205.628 124.041 15800.2 3725.56 19855.7 19855.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 690 0.000256 2048 80 1180 66000 5.82618 7.03059 189.719 208.961 411.617 411.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1420 3.2e-05 2048 50 2650 611600 46.8296 56.2185 4178.8 1677.35 5959.28 5959.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.001024 4096 430 780 13400 2.70944 46.7022 130.399 179.852 179.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 560 0.000512 4096 112 5750 26600 6.59859 690.24 209.044 905.927 905.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1550 0.001024 1024 280 1270 17200 0.692768 24.5623 30.4257 55.7236 55.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 6.4e-05 512 390 380 262400 13.7433 6.63302 74.7297 206.416 301.701 301.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 0.000128 1024 350 840 124800 13.0863 6.81309 160.699 206.543 387.295 387.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.000128 2048 440 6980 118400 23.6599 14.4445 2377.1 417.242 2832.58 2832.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 3.2e-05 4096 440 5170 556800 205.971 124.312 16919.3 3737.36 20987.2 20987.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 690 0.000256 2048 80 1180 66048 5.82301 7.05552 222.93 209.505 445.395 445.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1420 3.2e-05 2048 50 2650 611328 46.6575 56.131 4853.29 1675.42 6631.58 6631.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.001024 4096 430 780 13312 2.69824 54.8639 132.786 190.391 190.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 560 0.000512 4096 112 5750 26624 6.61504 803.154 209.268 1019.08 1019.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1550 0.001024 1024 280 1270 17152 0.695424 28.5517 31.3841 60.6733 60.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 6.4e-05 512 390 380 262144 14.0847 6.70909 88.1653 208.995 318.135 318.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 0.000128 1024 350 840 126976 13.1768 6.82803 191.996 209.215 421.372 421.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.000128 2048 440 6980 118784 23.6091 14.3503 2750.69 418.123 3206.91 3207.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 3.2e-05 4096 440 5170 557056 206.002 123.818 19634.8 3715.94 23680.9 23681.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 690 0.000256 2048 80 1185 66688 5.85613 7.05741 284.598 209.958 507.553 507.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1420 3.2e-05 2048 50 2655 611776 46.988 56.0983 3380.34 1677.72 5161.23 5161.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1150 0.001024 4096 430 780 13728 2.73261 73.1361 133.816 209.729 209.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 560 0.000512 4096 112 5745 26912 6.62627 562.924 209.81 779.408 779.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1550 0.001024 1024 280 1275 17504 0.695296 19.4925 31.6164 51.8455 51.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1560 6.4e-05 512 390 375 265216 14.0154 6.71632 68.1086 209.79 298.813 298.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 0.000128 1024 350 840 126976 13.221 6.83456 131.609 209.799 361.625 361.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 0.000128 2048 440 6990 119552 23.6139 14.3892 1926.23 419.469 2383.84 2383.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 3.2e-05 4096 440 5175 557824 205.491 124.014 13753.7 3725.4 17808.9 17809.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 690 0.000256 2048 80 1185 66720 5.86541 7.07194 157.274 209.694 379.988 380.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1420 3.2e-05 2048 50 2655 611760 47.1292 56.1213 3413.84 1676.35 5193.51 5193.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 0.001024 4096 430 780 13720 2.73213 37.974 134.559 175.311 175.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 560 0.000512 4096 112 5745 26880 6.61651 567.554 209.504 783.72 783.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1550 0.001024 1024 280 1275 17480 0.698528 19.7468 31.4131 51.9033 51.9578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 6.4e-05 512 390 375 264960 14.0899 6.73238 60.7842 209.619 291.408 291.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 0.000128 1024 350 840 126720 13.3035 6.84749 133.309 209.635 363.255 363.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.000128 2048 440 6990 119360 23.7658 14.4138 1942.28 419.148 2399.74 2399.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 3.2e-05 4096 440 5175 557760 206.634 124.287 13844.3 3723.31 17898.8 17899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 690 0.000256 2048 80 1185 66624 5.85267 7.08842 155.627 209.602 378.251 378.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1420 3.2e-05 2048 50 2655 611712 47.0096 56.1797 3390.03 1675.89 5169.19 5169.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 0.001024 4096 430 780 13728 2.73251 38.1274 134.4 175.304 175.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 560 0.000512 4096 112 5745 26880 6.61709 566.871 209.519 783.051 783.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1550 0.001024 1024 280 1275 17472 0.696576 19.6457 31.2424 51.6266 51.6845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 6.4e-05 512 390 375 264192 14.05 6.72381 60.328 209.254 290.543 290.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 0.000128 1024 350 840 126720 13.2309 6.84163 131.927 209.273 361.432 361.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.000128 2048 440 6990 119040 23.6527 14.3803 1923.48 418.404 2380.05 2380.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 3.2e-05 4096 440 5175 557568 206.148 124.127 13821.1 3712.18 17863.8 17864.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 690 0.000256 2048 80 1185 66640 5.87162 7.07312 160.653 209.615 383.294 383.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1420 3.2e-05 2048 50 2655 611632 47.1081 56.098 3474.81 1675.62 5253.71 5253.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.001024 4096 430 780 13720 2.73043 39.2817 135.42 177.478 177.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 560 0.000512 4096 112 5745 26880 6.63142 577.231 209.514 793.422 793.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1550 0.001024 1024 280 1275 17472 0.69632 20.23 32.1359 53.1073 53.1639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 6.4e-05 512 390 375 265216 14.0406 6.72947 62.3635 209.213 292.531 292.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 0.000128 1024 350 840 126336 13.2927 6.84323 135.289 209.238 364.823 364.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.000128 2048 440 6990 119168 23.7216 14.3838 1973.73 418.374 2430.35 2430.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 3.2e-05 4096 440 5175 557312 206.632 124.263 14045.1 3728.5 18104.8 18105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 690 0.000256 2048 80 1185 66560 5.83446 7.08819 164.186 209.579 386.769 386.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1420 3.2e-05 2048 50 2655 611712 46.8138 56.3225 3525.74 1677.71 5306.66 5306.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.001024 4096 430 780 13696 2.72787 39.9606 132.012 174.745 174.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 560 0.000512 4096 112 5745 26880 6.62973 576.591 209.801 793.071 793.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1550 0.001024 1024 280 1275 17472 0.698944 19.8799 31.1384 51.7617 51.8164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 6.4e-05 512 390 375 264192 13.9999 6.70794 63.7619 209.118 293.775 293.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 0.000128 1024 350 840 125952 13.2259 6.8241 137.382 209.151 366.745 366.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.000128 2048 440 6990 119296 23.6829 14.3755 1913.84 419.497 2371.53 2371.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 3.2e-05 4096 440 5175 557568 205.789 123.997 14246.1 3726.85 18303 18303.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 690 0.000256 2048 80 1185 66672 5.86419 7.09398 185.216 209.824 408.085 408.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1420 3.2e-05 2048 50 2655 611568 46.9609 56.1845 4018.92 1677.19 5799.34 5799.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.001024 4096 430 780 13680 2.72701 45.8975 131.468 180.135 180.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 560 0.000512 4096 112 5745 26856 6.62109 666.103 209.675 882.446 882.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1550 0.001024 1024 280 1275 17424 0.695584 23.8612 30.7108 55.3106 55.3704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 6.4e-05 512 390 375 262656 14.0782 6.71562 72.1051 208.983 302.074 302.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 0.000128 1024 350 840 125568 13.2817 6.84538 156.047 208.948 385.277 385.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.000128 2048 440 6990 119232 23.7209 14.3696 2288.04 419.473 2745.75 2745.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 3.2e-05 4096 440 5175 556992 206.298 124.206 16215.7 3720.83 20267.3 20267.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 690 0.000256 2048 80 1185 66560 5.83024 7.04934 180.805 209.338 403.102 403.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1420 3.2e-05 2048 50 2655 611520 46.8194 56.2299 3926.8 1675.76 5705.69 5705.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 0.001024 4096 430 780 13680 2.73216 44.719 134.677 182.17 182.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 560 0.000512 4096 112 5745 26800 6.61299 648.289 209.26 864.205 864.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1550 0.001024 1024 280 1275 17440 0.69632 23.3223 32.8749 56.936 56.9914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 6.4e-05 512 390 375 263680 14.1018 6.72374 70.6159 209.618 301.237 301.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 0.000128 1024 350 840 126720 13.2479 6.83699 153.781 209.657 383.675 383.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.000128 2048 440 6990 119040 23.6589 14.3953 2230.34 419.125 2687.65 2687.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 3.2e-05 4096 440 5175 557440 205.519 124.164 15842.2 3711.81 19883.9 19884.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 690 0.000256 2048 80 1185 66432 5.82806 7.05776 192.406 209.491 414.861 414.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1420 3.2e-05 2048 50 2655 611520 46.6524 56.1462 4169.83 1675.91 5948.61 5948.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 0.001024 4096 430 780 13632 2.72736 47.8164 132.37 182.958 183.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 560 0.000512 4096 112 5745 26784 6.61709 689.525 209.276 905.464 905.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1550 0.001024 1024 280 1275 17376 0.693824 24.8052 30.5028 56.0462 56.0988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 6.4e-05 512 390 375 261120 14.0259 6.68038 74.6927 208.276 303.86 303.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 0.000128 1024 350 840 125952 13.144 6.82704 162.852 208.327 391.303 391.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.000128 2048 440 6990 119040 23.5864 14.3437 2373.6 418.529 2830.2 2830.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 3.2e-05 4096 440 5175 556800 205.57 123.994 16811.6 3715.15 20856.6 20856.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 690 0.000256 2048 80 1185 66600 5.86922 7.06512 191.275 209.811 414.097 414.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1420 3.2e-05 2048 50 2655 611600 46.9402 56.2016 4141.45 1677.43 5922.1 5922.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.001024 4096 430 780 13600 2.71805 47.3006 132.913 182.975 183.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 560 0.000512 4096 112 5745 26800 6.6175 684.233 209.566 900.46 900.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1550 0.001024 1024 280 1275 17400 0.694144 24.7557 32.6739 58.1654 58.2212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 6.4e-05 512 390 375 262400 14.0378 6.70467 74.8203 208.608 304.351 304.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 0.000128 1024 350 840 124800 13.3055 6.84365 159.967 208.596 388.865 388.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.000128 2048 440 6990 119200 23.7548 14.4023 2355.5 419.154 2812.94 2813.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 3.2e-05 4096 440 5175 557600 207.139 124.283 16732.8 3724.98 20789.4 20789.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 690 0.000256 2048 80 1185 66528 5.8343 7.05331 192.322 209.695 414.983 415.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1420 3.2e-05 2048 50 2655 611520 46.7599 56.0333 4177.01 1677.13 5957.01 5957.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.001024 4096 430 780 13664 2.73258 48.0746 132.204 183.055 183.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 560 0.000512 4096 112 5745 26768 6.61165 690.552 209.433 906.641 906.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1550 0.001024 1024 280 1275 17360 0.694496 24.8278 30.6196 56.1856 56.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 6.4e-05 512 390 375 265216 13.9885 6.72259 75.8424 209.473 306.211 306.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 0.000128 1024 350 840 125440 13.3036 6.83347 162.061 209.534 391.889 392.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.000128 2048 440 6990 119168 23.5965 14.3701 2376.68 420.919 2835.7 2835.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 3.2e-05 4096 440 5175 557312 205.9 124.06 16864.1 3714.76 20909.1 20909.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 690 0.000256 2048 80 1185 66480 5.86342 7.06477 189.335 209.698 412.047 412.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1420 3.2e-05 2048 50 2655 611520 46.8703 56.1035 4114.12 1675.95 5893.12 5893.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 0.001024 4096 430 780 13560 2.72762 46.7863 132.97 182.529 182.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 560 0.000512 4096 112 5745 26760 6.61933 682.803 209.297 898.765 898.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1550 0.001024 1024 280 1275 17400 0.698592 24.5043 31.6734 56.9197 56.9735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 6.4e-05 512 390 375 261120 14.1501 6.71539 73.1762 208.816 303.045 303.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 0.000128 1024 350 840 124800 13.3282 6.84442 158.16 208.888 387.38 387.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.000128 2048 440 6990 118080 23.7055 14.3653 2319.25 425.864 2783.33 2783.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 3.2e-05 4096 440 5175 556800 206.322 124.19 16662.2 3712.9 20705.9 20706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 690 0.000256 2048 80 1185 66304 5.83066 7.03238 181.108 209.393 403.443 403.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1420 3.2e-05 2048 50 2655 611328 46.8004 55.978 3939.82 1676.89 5719.58 5719.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.001024 4096 430 780 13568 2.7177 45.0399 133.29 181.092 181.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 560 0.000512 4096 112 5745 26752 6.61405 652.674 209.445 868.777 868.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1550 0.001024 1024 280 1275 17408 0.694592 23.5403 30.6867 54.9642 55.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 6.4e-05 512 390 375 262144 14.0579 6.70557 70.3721 209.14 300.458 300.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 0.000128 1024 350 840 124928 13.3186 6.82998 152.179 209.212 381.697 381.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.000128 2048 440 6990 118784 23.5807 14.3556 2233.38 418.324 2689.77 2689.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 3.2e-05 4096 440 5175 557056 205.942 123.968 15971.8 3721.44 20023.4 20023.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 690 0.000256 2048 80 1185 66048 5.81034 7.0281 210.641 208.868 432.424 432.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1420 3.2e-05 2048 50 2655 611328 46.6534 56.0021 4569.78 1677.41 6349.92 6349.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.001024 4096 430 780 13440 2.7136 51.8881 133.796 188.441 188.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 560 0.000512 4096 112 5745 26688 6.60858 754.677 210.192 971.521 971.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1550 0.001024 1024 280 1275 17280 0.693728 27.2592 32.5632 60.5581 60.6132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 6.4e-05 512 390 375 258048 13.9519 6.61299 81.5039 206.433 308.684 308.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 0.000128 1024 350 840 122880 13.1802 6.8991 175.168 206.554 401.949 402.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.000128 2048 440 6990 118272 23.5553 14.3892 2583.83 417.045 3038.95 3039.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 3.2e-05 4096 440 5175 556032 205.463 124.018 18390.5 3712.73 22433 22433.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 690 0.000256 2048 80 1185 66000 5.82083 7.03693 210.462 210.853 434.253 434.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1420 3.2e-05 2048 50 2655 611600 46.7661 56.1176 4596.67 1692.56 6392.2 6392.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.001024 4096 430 780 13400 2.7065 51.7317 129.38 183.858 183.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 560 0.000512 4096 112 5745 26600 6.59456 763.859 211.042 981.544 981.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1550 0.001024 1024 280 1275 17200 0.694272 27.3389 33.4176 61.4922 61.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 6.4e-05 512 390 375 256000 14.0851 6.63043 81.3288 208.336 310.562 310.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 0.000128 1024 350 840 121600 13.3185 6.81427 173.139 208.415 401.84 401.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.000128 2048 440 6990 118400 23.6497 14.3504 2607.81 420.979 3066.92 3067.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 3.2e-05 4096 440 5175 556800 206.333 124.006 18663.2 3750.56 22744.3 22744.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 690 0.000256 2048 80 1185 66048 5.82826 7.04547 192.436 209.752 415.141 415.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1420 3.2e-05 2048 50 2655 611328 46.6704 56.2322 4192.55 1677.64 5973.17 5973.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.001024 4096 430 780 13312 2.70266 46.7771 131.374 180.896 180.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 560 0.000512 4096 112 5745 26624 6.60877 692.668 209.463 908.785 908.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1550 0.001024 1024 280 1275 17152 0.69296 24.7012 30.3709 55.8079 55.8629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 6.4e-05 512 390 375 262144 14.0768 6.70598 75.608 209.251 305.828 305.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 0.000128 1024 350 840 122880 13.4981 6.82803 159.766 209.411 389.66 389.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.000128 2048 440 6990 118784 23.6132 14.4957 2376.3 418.63 2833.17 2833.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 3.2e-05 4096 440 5175 557056 206.01 123.839 16982.6 3725.75 21038.5 21038.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 690 0.000256 2048 80 1180 66752 5.8409 7.05472 272.83 209.644 495.453 495.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1420 3.2e-05 2048 50 2660 611776 46.9593 56.0502 3199.27 1676.1 4978.46 4978.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1150 0.001024 4096 430 780 13728 2.72579 69.9658 132.958 205.693 205.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 560 0.000512 4096 112 5760 26880 6.62506 532.259 209.608 748.538 748.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1550 0.001024 1024 280 1280 17504 0.696128 18.5949 31.5351 50.8717 50.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1560 6.4e-05 512 390 380 267264 13.8976 6.71949 64.8057 209.585 295.197 295.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 0.000128 1024 350 840 126464 13.2553 6.83213 124.388 209.599 354.231 354.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 0.000128 2048 440 6980 119552 23.5944 14.3974 1817.47 419.011 2274.61 2274.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 3.2e-05 4096 440 5180 558080 205.669 123.978 12957.3 3710.56 16997.8 16998.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 690 0.000256 2048 80 1180 66720 5.86752 7.15565 164.94 209.863 387.909 387.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1420 3.2e-05 2048 50 2660 611760 46.9586 56.1235 3596.96 1677.71 5377.84 5377.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.001024 4096 430 780 13720 2.72794 40.8842 133.198 176.853 176.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 560 0.000512 4096 112 5760 26840 6.61254 596.074 209.63 812.362 812.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1550 0.001024 1024 280 1280 17480 0.69632 21.0975 31.0973 52.9333 52.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 6.4e-05 512 390 380 267520 13.9415 6.73779 64.9628 209.788 295.614 295.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 0.000128 1024 350 840 126720 13.2799 6.84275 140.544 209.807 370.633 370.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.000128 2048 440 6980 119360 23.7462 14.3626 2042.28 419.479 2500.01 2500.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 3.2e-05 4096 440 5180 558080 206.255 124.219 14562.3 3729.88 18622.9 18623.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 690 0.000256 2048 80 1180 66720 5.84909 7.05126 153.695 209.81 376.487 376.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1420 3.2e-05 2048 50 2660 611712 46.9443 56.0951 3349.64 1677.5 5130.27 5130.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 0.001024 4096 430 780 13728 2.73168 37.728 132.39 172.895 172.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 560 0.000512 4096 112 5760 26832 6.60928 555.87 209.628 772.154 772.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1550 0.001024 1024 280 1280 17472 0.69632 19.6465 33.3455 53.7323 53.7864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 6.4e-05 512 390 380 265728 13.9672 6.71949 60.0982 209.455 290.43 290.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 0.000128 1024 350 840 125952 13.285 6.8425 129.62 209.483 359.389 359.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.000128 2048 440 6980 119040 23.6593 14.3892 1896.29 418.77 2353.25 2353.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 3.2e-05 4096 440 5180 557952 205.823 124.152 13538.5 3724.52 17593.2 17593.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 690 0.000256 2048 80 1180 66752 5.86547 7.07197 157.785 209.842 380.645 380.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1420 3.2e-05 2048 50 2660 611632 46.9907 56.1561 3387.67 1677.47 5168.37 5168.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.001024 4096 430 780 13720 2.72458 39.0226 135.558 177.348 177.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 560 0.000512 4096 112 5760 26824 6.61856 563.149 209.607 779.418 779.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1550 0.001024 1024 280 1280 17472 0.695296 20.1564 30.9716 51.866 51.9207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 6.4e-05 512 390 380 267008 13.9364 6.73178 61.9542 209.437 292.245 292.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 0.000128 1024 350 840 126336 13.2785 6.84269 132.222 209.464 361.967 362.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.000128 2048 440 6980 119168 23.7235 14.4323 1920.23 418.792 2377.3 2377.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 3.2e-05 4096 440 5180 557312 206.875 124.171 13703.3 3713.96 17748.6 17748.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 690 0.000256 2048 80 1180 66560 5.82656 7.22218 158.376 209.411 380.914 380.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1420 3.2e-05 2048 50 2660 611712 46.8111 56.1472 3415.89 1676.39 5195.31 5195.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.001024 4096 430 780 13696 2.73402 39.0701 135.022 176.87 176.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 560 0.000512 4096 112 5760 26816 6.61187 560.096 209.455 776.211 776.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1550 0.001024 1024 280 1280 17472 0.69648 19.3059 32.3215 52.3691 52.4261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 6.4e-05 512 390 380 266240 13.861 6.70739 62.1374 208.946 291.836 291.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 0.000128 1024 350 840 125952 13.2217 6.83152 133.204 208.978 362.394 362.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.000128 2048 440 6980 119296 23.6608 14.3364 1843.74 419.21 2301.08 2301.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 3.2e-05 4096 440 5180 557568 205.667 123.982 13792.4 3711.4 17833.7 17833.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 690 0.000256 2048 80 1180 66672 5.85933 7.10003 193.785 209.856 416.681 416.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1420 3.2e-05 2048 50 2660 611568 46.8296 56.1793 4212.46 1677.6 5993.15 5993.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.001024 4096 430 780 13680 2.72179 48.2784 130.142 181.185 181.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 560 0.000512 4096 112 5760 26784 6.6169 695.935 209.501 912.097 912.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1550 0.001024 1024 280 1280 17424 0.696288 25.2971 31.5986 57.6343 57.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 6.4e-05 512 390 380 264960 13.9431 6.71565 76.626 209.015 306.484 306.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 0.000128 1024 350 840 125568 13.273 6.84646 163.577 208.988 392.842 392.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.000128 2048 440 6980 119232 23.706 14.379 2389.81 419.34 2847.38 2847.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 3.2e-05 4096 440 5180 557568 205.871 124.246 16977.6 3713.87 21021.9 21022.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 690 0.000256 2048 80 1180 66240 5.82042 7.1168 134.697 209.259 356.974 357.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1420 3.2e-05 2048 50 2660 611424 46.7261 56.0852 2925.66 1677.06 4705.6 4705.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.001024 4096 430 780 13536 2.72061 33.2931 130.804 166.861 166.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 560 0.000512 4096 112 5760 26640 6.6048 482.443 209.096 698.188 698.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1550 0.001024 1024 280 1280 17280 0.692224 17.5633 30.3995 48.6983 48.7547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 6.4e-05 512 390 380 262656 13.8532 6.66106 53.1468 207.433 281.277 281.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 0.000128 1024 350 840 124416 13.1855 6.82563 113.173 207.516 340.858 340.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.000128 2048 440 6980 118656 23.5588 14.3664 1653.91 417.938 2109.91 2110.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 3.2e-05 4096 440 5180 557568 205.313 124.015 11748.1 3714.84 15792.5 15792.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 690 0.000256 2048 80 1180 66560 5.83066 7.056 185.163 209.437 407.568 407.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1420 3.2e-05 2048 50 2660 611520 46.7228 56.0807 4067.79 1675.99 5846.66 5846.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 0.001024 4096 430 780 13680 2.72506 46.8735 131.529 181.169 181.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 560 0.000512 4096 112 5760 26800 6.61094 674.949 209.432 891.035 891.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1550 0.001024 1024 280 1280 17440 0.69632 24.2755 30.5436 55.5613 55.6175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 6.4e-05 512 390 380 266240 13.9517 6.72205 74.0522 209.615 304.526 304.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 0.000128 1024 350 840 126720 13.2366 6.84976 158.462 209.655 388.356 388.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.000128 2048 440 6980 119040 23.6669 14.3524 2311.19 419.138 2768.48 2768.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 3.2e-05 4096 440 5180 557440 205.798 124.065 16484.4 3714.27 20528.8 20529.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 690 0.000256 2048 80 1180 66240 5.7985 7.03238 130.088 209.284 352.281 352.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1420 3.2e-05 2048 50 2660 611200 46.6274 56.0674 2831.53 1676.83 4611.14 4611.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 0.001024 4096 430 780 13600 2.7257 32.5756 132.233 167.578 167.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 560 0.000512 4096 112 5760 26720 6.61091 471.775 209.645 688.076 688.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1550 0.001024 1024 280 1280 17280 0.694368 17.0064 31.5746 49.3205 49.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 6.4e-05 512 390 380 266240 13.9444 6.71514 52.5636 209.881 283.286 283.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 0.000128 1024 350 840 122880 13.1646 6.80349 108.597 206.497 335.217 335.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.000128 2048 440 6980 117760 23.5148 14.3524 1595.48 416.229 2049.71 2049.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 3.2e-05 4096 440 5180 556800 205.848 123.872 11418 3718.8 15466.8 15467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 690 0.000256 2048 80 1180 66624 5.82787 7.04931 175.024 209.501 397.482 397.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1420 3.2e-05 2048 50 2660 611520 46.692 56.0288 3809.38 1676.18 5588.36 5588.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 0.001024 4096 430 780 13632 2.7217 43.4336 132.47 178.667 178.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 560 0.000512 4096 112 5760 26784 6.61018 634.865 209.469 850.988 851.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1550 0.001024 1024 280 1280 17376 0.69392 22.6509 30.6074 53.9967 54.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 6.4e-05 512 390 380 264192 13.8776 6.68262 68.732 209.662 299.138 299.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 0.000128 1024 350 840 124416 13.2522 6.82093 146.226 208.337 374.791 374.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.000128 2048 440 6980 119040 23.5856 14.3319 2173.04 418.556 2629.65 2629.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 3.2e-05 4096 440 5180 557568 205.003 123.873 15478.2 3709.06 19516.5 19516.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 690 0.000256 2048 80 1180 66048 5.80461 7.01453 124.341 208.703 345.946 346.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1420 3.2e-05 2048 50 2660 611328 46.6775 56.1002 2713.59 1676.05 4492.5 4492.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.001024 4096 430 780 13440 2.71155 31.1931 132.562 166.507 166.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 560 0.000512 4096 112 5760 26688 6.61709 451.28 209.441 667.38 667.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1550 0.001024 1024 280 1280 17280 0.694464 16.1847 30.4771 47.3992 47.4583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 6.4e-05 512 390 380 258048 13.9486 6.6191 48.5763 206.265 275.594 275.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 0.000128 1024 350 840 122880 13.1666 6.98685 103.866 206.393 330.568 330.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.000128 2048 440 6980 118272 23.5591 14.4039 1536.48 416.759 1991.34 1991.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 3.2e-05 4096 440 5180 556032 205.464 123.71 10941.8 3709.61 14980.8 14981.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 690 0.000256 2048 80 1180 66600 5.87002 7.09853 182.168 209.805 405.019 405.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1420 3.2e-05 2048 50 2660 611600 46.9752 56.1882 3974.3 1677.42 5754.96 5755.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.001024 4096 430 780 13600 2.7136 45.6146 134.07 182.439 182.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 560 0.000512 4096 112 5760 26800 6.6257 659.818 209.82 876.308 876.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1550 0.001024 1024 280 1280 17400 0.694656 23.8506 31.7563 56.3428 56.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 6.4e-05 512 390 380 265600 13.8985 6.70166 72.4508 208.614 301.848 301.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 0.000128 1024 350 840 124800 13.3062 6.85466 153.423 208.598 382.34 382.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.000128 2048 440 6980 119200 23.7633 14.3892 2258.31 419.164 2715.76 2715.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 3.2e-05 4096 440 5180 557600 207.143 124.281 16056.9 3716.53 20105.1 20105.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 690 0.000256 2048 80 1180 66000 5.81933 7.08989 127.83 209.005 349.829 349.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1420 3.2e-05 2048 50 2660 611600 46.787 56.1245 2794.45 1677.71 4575.16 4575.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.001024 4096 430 780 13400 2.70746 31.9263 129.337 164.012 164.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 560 0.000512 4096 112 5760 26600 6.61062 460.11 209.204 675.971 676.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1550 0.001024 1024 280 1280 17200 0.692224 16.6235 30.3687 47.73 47.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 6.4e-05 512 390 380 262400 13.7531 6.63021 50.685 206.463 277.723 277.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 0.000128 1024 350 840 121600 13.3122 6.81165 105.762 206.596 332.641 332.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.000128 2048 440 6980 118400 23.6492 14.3452 1575.87 417.335 2031.34 2031.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 3.2e-05 4096 440 5180 556800 206.198 124.009 11212.8 3713.19 15256.5 15256.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 690 0.000256 2048 80 1180 66528 5.8312 7.05331 233.853 209.548 456.366 456.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1420 3.2e-05 2048 50 2660 611520 46.7131 56.0781 5043.57 1676.15 6822.59 6822.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.001024 4096 430 780 13664 2.72589 58.368 134.396 195.533 195.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 560 0.000512 4096 112 5760 26768 6.61299 835.69 209.464 1051.81 1051.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1550 0.001024 1024 280 1280 17360 0.69088 30.1959 32.5883 63.5181 63.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 6.4e-05 512 390 380 265216 13.9718 6.72544 92.234 210.685 323.8 323.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 0.000128 1024 350 840 125440 13.3186 6.83651 196.052 209.392 425.754 425.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.000128 2048 440 6980 119168 23.5885 14.3562 2855.72 418.601 3312.4 3312.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 3.2e-05 4096 440 5180 557312 205.792 124.074 20300.8 3712.14 24343.1 24343.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 690 0.000256 2048 80 1180 65856 5.79731 7.01808 150.212 208.765 371.871 371.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1420 3.2e-05 2048 50 2660 611072 46.6453 56.0464 3300.38 1676.63 5079.78 5079.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 0.001024 4096 430 780 13440 2.70944 37.5128 131.717 171.983 172.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 560 0.000512 4096 112 5760 26656 6.61504 550.607 209.581 766.847 766.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1550 0.001024 1024 280 1280 17248 0.692224 19.7324 32.6016 53.0677 53.1232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 6.4e-05 512 390 380 258048 14.0309 6.63926 59.7764 207.124 287.752 287.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 0.000128 1024 350 840 121856 13.319 6.93946 125.752 207.26 353.423 353.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.000128 2048 440 6980 118272 23.6489 14.3697 1866.46 419.14 2323.76 2323.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 3.2e-05 4096 440 5180 555520 205.84 123.79 13380.2 3715.31 17425.4 17425.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 690 0.000256 2048 80 1180 66480 5.85533 7.10656 222.814 209.867 445.724 445.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1420 3.2e-05 2048 50 2660 611520 46.8397 56.1289 4838.05 1695.67 6636.77 6636.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 0.001024 4096 430 780 13560 2.71565 55.546 133.2 191.505 191.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 560 0.000512 4096 112 5760 26760 6.61376 805.921 209.634 1022.21 1022.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1550 0.001024 1024 280 1280 17400 0.69632 29.1635 31.636 61.5411 61.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 6.4e-05 512 390 380 264960 13.964 6.71306 89.0282 209.06 318.95 319.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 0.000128 1024 350 840 124800 13.3209 6.86083 187.033 209.058 416.426 416.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.000128 2048 440 6980 118080 23.7109 14.3811 2717.02 417.924 3173.17 3173.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 3.2e-05 4096 440 5180 556800 206.262 124.217 19598.9 3712.49 23642.1 23642.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 690 0.000256 2048 80 1180 66240 5.83994 7.13114 150.995 209.543 373.585 373.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1420 3.2e-05 2048 50 2660 611040 46.7231 56.0452 3272.96 1676.98 5052.78 5052.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 0.001024 4096 430 780 13440 2.7177 37.7299 132.868 173.357 173.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 560 0.000512 4096 112 5760 26640 6.61235 543.24 209.63 759.526 759.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1550 0.001024 1024 280 1280 17280 0.696416 19.6547 31.6223 52.0163 52.0709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 6.4e-05 512 390 380 261120 13.7931 6.62528 59.2105 206.488 286.304 286.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 0.000128 1024 350 840 122880 13.1779 6.94736 125.416 206.642 352.34 352.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.000128 2048 440 6980 117120 23.7357 14.3874 1827.99 418.309 2284.55 2284.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 3.2e-05 4096 440 5180 556800 205.378 124.109 13225.1 3724.25 17279.2 17279.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 690 0.000256 2048 80 1180 66304 5.82979 7.0416 214.968 209.171 437.088 437.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1420 3.2e-05 2048 50 2660 611328 46.6692 55.9862 4703.32 1675.16 6481.21 6481.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.001024 4096 430 780 13568 2.71805 54.3409 134.222 191.322 191.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 560 0.000512 4096 112 5760 26752 6.61507 784.207 209.39 1000.26 1000.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1550 0.001024 1024 280 1280 17408 0.696672 28.4889 31.6355 60.8642 60.9204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 6.4e-05 512 390 380 266240 13.8914 6.70326 86.7435 208.926 316.445 316.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 0.000128 1024 350 840 124928 13.3111 6.83091 181.88 211.149 413.33 413.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.000128 2048 440 6980 118784 23.5639 14.4426 2659.04 417.812 3114.99 3115.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 3.2e-05 4096 440 5180 557056 205.915 123.834 19092.8 3717.82 23140.7 23140.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 690 0.000256 2048 80 1180 66048 5.83667 7.0455 145.566 209.56 368.088 368.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1420 3.2e-05 2048 50 2660 611328 46.6604 56.0531 3155.78 1675.82 4934.39 4934.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.001024 4096 430 780 13312 2.70362 35.5923 133.267 171.609 171.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 560 0.000512 4096 112 5760 26624 6.61914 523.838 209.429 739.929 739.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1550 0.001024 1024 280 1280 17152 0.690944 18.8846 32.4956 52.1158 52.1712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 6.4e-05 512 390 380 262144 14.0766 6.70963 57.3472 209.057 287.376 287.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 0.000128 1024 350 840 122880 13.502 6.92634 120.87 209.207 350.66 350.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.000128 2048 440 6980 118784 23.6148 14.3419 1786.31 418.233 2242.64 2242.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 3.2e-05 4096 440 5180 557056 205.889 123.836 12778.8 3716.47 16825.2 16825.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 690 0.000256 2048 80 1180 66048 5.79808 7.02378 186.954 208.85 408.708 408.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1420 3.2e-05 2048 50 2660 611328 46.6694 56.1087 4111.5 1677.22 5891.58 5891.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.001024 4096 430 780 13440 2.71286 46.7527 132.995 182.504 182.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 560 0.000512 4096 112 5760 26688 6.61722 685.148 209.581 901.391 901.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1550 0.001024 1024 280 1280 17280 0.695168 24.4593 30.5582 55.7565 55.8102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 6.4e-05 512 390 380 258048 13.9372 6.6137 73.3159 206.443 300.493 300.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 0.000128 1024 350 840 122880 13.1718 6.79651 155.841 206.529 382.493 382.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.000128 2048 440 6980 118272 23.5514 14.4019 2326.56 416.987 2781.64 2781.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 3.2e-05 4096 440 5180 556032 205.524 123.762 16713.6 3716.29 20759.4 20759.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 690 0.000256 2048 80 1180 66048 5.82182 7.07997 132.862 209.205 355.046 355.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1420 3.2e-05 2048 50 2660 610560 46.7067 55.9752 2879.37 1675.54 4657.67 4657.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.001024 4096 430 780 13056 2.6809 32.0944 132.553 167.372 167.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 560 0.000512 4096 112 5760 26496 6.61949 473.852 209.42 689.938 689.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1550 0.001024 1024 280 1280 16896 0.688512 16.7973 30.2214 47.7497 47.8076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 6.4e-05 512 390 380 258048 13.9527 6.61872 51.6432 206.373 278.772 278.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 0.000128 1024 350 840 122880 13.1885 6.80208 110.515 206.623 337.28 337.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.000128 2048 440 6980 116736 23.4282 14.3227 1610.34 413.125 2061.35 2061.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 3.2e-05 4096 440 5180 556032 206.128 123.621 11575.7 3713.73 15619.5 15619.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 690 0.000256 2048 80 1180 66000 5.83885 7.03078 194.759 208.981 416.695 416.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1420 3.2e-05 2048 50 2660 611600 46.8108 56.1167 4261.44 1677.53 6041.98 6042.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.001024 4096 430 780 13400 2.70406 48.3754 131.42 182.546 182.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 560 0.000512 4096 112 5760 26600 6.61542 701.735 209.179 917.576 917.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1550 0.001024 1024 280 1280 17200 0.693984 25.4524 32.509 58.6964 58.7529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 6.4e-05 512 390 380 262400 13.7439 6.63258 76.9272 206.439 303.932 304.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 0.000128 1024 350 840 121600 13.3144 6.81462 160.46 206.563 387.313 387.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.000128 2048 440 6980 118400 23.6574 14.3507 2412.11 417.24 2867.49 2867.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 3.2e-05 4096 440 5180 556800 206.374 123.997 17178.6 3716.4 21225.6 21225.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 690 0.000256 2048 80 1180 65600 5.83549 7.04358 137.139 209.335 359.435 359.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1420 3.2e-05 2048 50 2660 610400 46.7645 56.1746 3064.93 1674.63 4842.58 4842.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.001024 4096 430 780 13200 2.70541 32.9772 126.974 162.702 162.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 560 0.000512 4096 112 5760 26400 6.6103 504.082 209.005 719.745 719.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1550 0.001024 1024 280 1280 16800 0.685632 17.6325 30.079 48.4441 48.5035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 6.4e-05 512 390 380 256000 14.0736 6.63757 53.9344 206.409 281.238 281.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 0.000128 1024 350 840 121600 13.3069 6.81296 115.065 206.655 341.995 342.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.000128 2048 440 6980 115200 23.5581 14.2971 1706.55 413.187 2157.73 2157.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 3.2e-05 4096 440 5180 556800 205.968 123.765 12383.7 3711.72 16425.4 16425.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 690 0.000256 2048 80 1176 66752 5.8536 7.23222 263.799 209.802 486.77 486.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1420 3.2e-05 2048 50 2664 611712 46.9155 55.9857 3166.26 1677.32 4946.57 4946.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1150 0.001024 4096 430 792 13632 2.72998 68.481 131.638 202.896 202.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 560 0.000512 4096 112 5760 26880 6.62358 526.023 209.756 742.45 742.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1550 0.001024 1024 280 1272 17504 0.699168 18.2989 33.4541 52.4963 52.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1560 6.4e-05 512 390 384 263168 14.1094 6.71949 57.1854 209.748 287.948 288.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 0.000128 1024 350 840 126464 13.2571 6.83315 123.556 209.749 353.552 353.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 0.000128 2048 440 6984 119552 23.6005 14.3421 1794.39 419.82 2252.3 2252.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 3.2e-05 4096 440 5184 557312 205.67 123.945 12826.2 3728.21 16884.3 16884.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 690 0.000256 2048 80 1176 66800 5.87594 7.0663 153.11 209.639 375.773 375.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1420 3.2e-05 2048 50 2664 611680 46.9258 56.1684 3351.87 1675.88 5130.92 5130.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.001024 4096 430 792 13640 2.7361 38.2341 135.19 176.203 176.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 560 0.000512 4096 112 5760 26840 6.61402 553.897 209.404 769.959 770.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1550 0.001024 1024 280 1272 17520 0.699456 19.5324 31.4307 51.704 51.7614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 6.4e-05 512 390 384 262400 14.2093 6.73008 59.8547 209.564 290.546 290.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 0.000128 1024 350 840 126080 13.3378 6.84704 130.423 209.581 360.35 360.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.000128 2048 440 6984 119360 23.7293 14.3626 1895.9 418.97 2353.1 2353.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 3.2e-05 4096 440 5184 557440 207.091 124.206 13479 3722.56 17533.1 17533.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 690 0.000256 2048 80 1176 66720 5.84099 7.08608 150.868 209.629 373.508 373.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1420 3.2e-05 2048 50 2664 611616 46.8373 56.155 3298.44 1676.13 5077.64 5077.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 0.001024 4096 430 792 13632 2.73728 37.6874 129.289 169.757 169.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 560 0.000512 4096 112 5760 26832 6.61366 545.886 209.461 762.008 762.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1550 0.001024 1024 280 1272 17472 0.698048 19.3761 31.0948 51.2119 51.2663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 6.4e-05 512 390 384 262656 14.1157 6.72563 59.8505 209.28 290.157 290.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 0.000128 1024 350 840 125952 13.2823 6.83629 128.81 209.304 358.393 358.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.000128 2048 440 6984 119040 23.6288 14.3811 1860.28 418.427 2316.86 2317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 3.2e-05 4096 440 5184 557184 206.401 124.086 13285.7 3724.49 17341 17341.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 690 0.000256 2048 80 1176 66624 5.82026 7.04202 96.8522 209.45 319.244 319.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1420 3.2e-05 2048 50 2664 611520 46.7126 55.9849 2131.66 1675.6 3910.04 3910.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 0.001024 4096 430 792 13536 2.72586 24.3978 134.779 161.944 161.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 560 0.000512 4096 112 5760 26784 6.61728 351.977 209.504 568.139 568.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1550 0.001024 1024 280 1272 17376 0.698208 12.6133 31.7743 45.1271 45.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 6.4e-05 512 390 384 261120 14.0387 6.67914 38.5564 208.234 267.692 267.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 0.000128 1024 350 840 124416 13.2589 6.82746 82.3087 208.709 311.256 311.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.000128 2048 440 6984 119040 23.6033 14.3639 1203.04 418.45 1659.59 1659.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 3.2e-05 4096 440 5184 556800 205.638 123.898 8593.22 3715.59 12638.6 12638.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 690 0.000256 2048 80 1176 66752 5.86826 7.0712 175.155 209.818 397.994 398.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1420 3.2e-05 2048 50 2664 611520 46.8415 56.2054 3813.34 1677.11 5593.57 5593.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.001024 4096 430 792 13608 2.72998 44.202 132.654 179.63 179.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 560 0.000512 4096 112 5760 26824 6.6209 633.287 209.593 849.543 849.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1550 0.001024 1024 280 1272 17472 0.695456 22.6157 31.6123 54.9665 55.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 6.4e-05 512 390 384 261632 14.1932 6.72768 69.2145 209.414 299.731 299.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 0.000128 1024 350 840 125440 13.365 6.84 148.31 209.445 378.112 378.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.000128 2048 440 6984 119168 23.6774 14.3591 2153.31 418.709 2610.19 2610.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 3.2e-05 4096 440 5184 556864 206.75 124.18 15401.8 3716.16 19449.1 19449.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 690 0.000256 2048 80 1176 66528 5.82922 7.05331 110.958 209.712 333.633 333.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1420 3.2e-05 2048 50 2664 611296 46.8258 56.0987 2409.58 1677.31 4189.89 4189.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.001024 4096 430 792 13552 2.72998 28.0506 130.308 161.129 161.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 560 0.000512 4096 112 5760 26768 6.61277 398.04 209.629 614.327 614.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1550 0.001024 1024 280 1272 17360 0.69632 14.3421 30.5101 45.5941 45.6487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 6.4e-05 512 390 384 261632 14.1771 6.72154 44.1535 210.215 275.447 275.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 0.000128 1024 350 840 125440 13.302 6.8335 94.7108 209.63 324.628 324.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.000128 2048 440 6984 119168 23.5988 14.3619 1360.68 418.931 1817.7 1817.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 3.2e-05 4096 440 5184 556416 206.484 124.096 9678.02 3719.83 13728.7 13728.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 690 0.000256 2048 80 1176 66560 5.83222 7.06547 169.686 209.384 392.049 392.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1420 3.2e-05 2048 50 2664 611584 46.7684 56.0333 3673.63 1675.99 5452.5 5452.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.001024 4096 430 792 13568 2.72368 42.5045 130.552 175.823 175.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 560 0.000512 4096 112 5760 26816 6.60611 597.325 209.428 813.408 813.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1550 0.001024 1024 280 1272 17472 0.696384 20.8691 30.8125 52.4212 52.4775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 6.4e-05 512 390 384 262144 14.052 6.71133 66.6251 208.998 296.574 296.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 0.000128 1024 350 840 125952 13.2178 7.56323 144.55 208.957 374.441 374.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.000128 2048 440 6984 119296 23.6419 14.4398 1977.6 419.088 2434.91 2435.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 3.2e-05 4096 440 5184 557056 206.162 123.908 14772.3 3713.72 18816.4 18816.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 690 0.000256 2048 80 1176 66304 5.82246 7.03693 113.017 209.21 335.169 335.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1420 3.2e-05 2048 50 2664 611328 46.7108 56.0145 2409.64 1675.49 4187.94 4188.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.001024 4096 430 792 13440 2.71408 28.3444 132.247 163.347 163.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 560 0.000512 4096 112 5760 26752 6.61504 388.246 209.428 604.333 604.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1550 0.001024 1024 280 1272 17408 0.695488 13.5439 31.627 45.9073 45.9654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 6.4e-05 512 390 384 262144 14.0737 6.70803 44.9495 208.96 274.869 275.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 0.000128 1024 350 840 124928 13.3104 6.83299 95.1478 209.114 324.564 324.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.000128 2048 440 6984 118784 23.5868 14.3335 1260.94 418.034 1717.02 1717.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 3.2e-05 4096 440 5184 557056 205.977 123.863 9645.65 3717.9 13693.7 13693.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 690 0.000256 2048 80 1176 66672 5.85501 7.09008 184.35 209.865 407.24 407.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1420 3.2e-05 2048 50 2664 611568 46.8381 56.2071 4056.74 1677.42 5837.29 5837.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.001024 4096 430 792 13608 2.72998 46.8857 132.869 182.531 182.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 560 0.000512 4096 112 5760 26784 6.61405 669.712 209.505 885.876 885.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1550 0.001024 1024 280 1272 17424 0.692544 24.023 30.5861 55.3456 55.4009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 6.4e-05 512 390 384 260352 14.2092 6.71341 72.9997 208.956 303.065 303.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 0.000128 1024 350 840 125568 13.2752 6.84237 157.688 208.989 386.95 387.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.000128 2048 440 6984 119232 23.6931 14.3647 2296.55 420.446 2755.18 2755.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 3.2e-05 4096 440 5184 556416 206.877 124.129 16353.1 3718.12 20402.5 20402.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 690 0.000256 2048 80 1176 66240 5.81542 7.0359 128.366 209.123 350.419 350.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1420 3.2e-05 2048 50 2664 611424 46.7251 56.1193 2836.01 1676.1 4615.03 4615.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.001024 4096 430 792 13536 2.73091 32.8765 133.462 169.112 169.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 560 0.000512 4096 112 5760 26640 6.59984 467.833 208.953 683.43 683.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1550 0.001024 1024 280 1272 17280 0.690368 16.7833 31.4176 48.9375 48.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 6.4e-05 512 390 384 258048 14.0765 6.6609 50.964 207.292 279.179 279.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 0.000128 1024 350 840 124416 13.169 6.82237 110.095 207.384 337.628 337.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.000128 2048 440 6984 118656 23.5619 14.3688 1603.07 417.708 2058.85 2058.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 3.2e-05 4096 440 5184 556416 206.087 124.013 11398.2 3718.12 15446.7 15447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 690 0.000256 2048 80 1176 66560 5.83853 7.06698 175.624 209.517 398.13 398.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1420 3.2e-05 2048 50 2664 611520 46.7814 56.1671 3856.05 1677.22 5636.3 5636.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 0.001024 4096 430 792 13600 2.73574 44.3802 134.114 181.275 181.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 560 0.000512 4096 112 5760 26800 6.60685 638.524 209.617 854.793 854.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1550 0.001024 1024 280 1272 17440 0.69584 22.8535 32.7823 56.3727 56.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 6.4e-05 512 390 384 261120 14.2394 6.72365 69.3401 209.8 300.29 300.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 0.000128 1024 350 840 125440 13.3536 6.84643 149.852 209.912 380.123 380.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.000128 2048 440 6984 119040 23.6473 14.3638 2185.5 419.501 2643.15 2643.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 3.2e-05 4096 440 5184 556800 206.313 124.089 15558.3 3728.67 19617.6 19617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 690 0.000256 2048 80 1176 66240 5.81178 7.02922 125.567 209.131 347.624 347.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1420 3.2e-05 2048 50 2664 611200 46.6372 55.9697 2746.57 1675.61 4524.87 4524.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 0.001024 4096 430 792 13440 2.71974 31.6478 130.916 165.331 165.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 560 0.000512 4096 112 5760 26720 6.6167 455.047 209.437 671.144 671.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1550 0.001024 1024 280 1272 17280 0.692128 16.3265 31.4754 48.5369 48.5979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 6.4e-05 512 390 384 261120 14.2423 6.71949 50.105 209.675 280.928 281.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 0.000128 1024 350 840 122880 13.1584 6.8071 105.714 206.348 332.185 332.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.000128 2048 440 6984 117760 23.5037 14.3043 1543 415.92 1996.87 1996.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 3.2e-05 4096 440 5184 556800 205.777 123.847 11044.5 3717.33 15091.8 15092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 690 0.000256 2048 80 1176 66624 5.82246 7.04938 226.171 209.639 448.761 448.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1420 3.2e-05 2048 50 2664 611520 46.6427 56.0454 4908.69 1675.69 6687.16 6687.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 0.001024 4096 430 792 13536 2.7177 56.5118 133.225 192.495 192.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 560 0.000512 4096 112 5760 26784 6.61472 809.48 209.425 1025.57 1025.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1550 0.001024 1024 280 1272 17376 0.69424 29.2148 30.4629 60.4133 60.4722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 6.4e-05 512 390 384 261120 14.0209 6.68061 89.0206 208.247 318.156 318.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 0.000128 1024 350 840 124416 13.2564 6.93331 190.09 208.298 418.733 418.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.000128 2048 440 6984 119040 23.5699 14.4166 2767.94 418.472 3224.53 3224.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 3.2e-05 4096 440 5184 556800 205.5 123.864 19665.5 3712.51 23707.7 23707.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 690 0.000256 2048 80 1176 66048 5.80272 7.01763 142.089 208.896 363.883 363.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1420 3.2e-05 2048 50 2664 611328 46.6431 55.9816 3147.42 1677.61 4927.73 4927.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.001024 4096 430 792 13440 2.7217 36.3794 133.326 172.471 172.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 560 0.000512 4096 112 5760 26688 6.61152 525.169 209.627 741.452 741.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1550 0.001024 1024 280 1272 17280 0.69632 18.7169 31.5403 50.9955 51.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 6.4e-05 512 390 384 258048 13.9409 6.61328 57.9106 206.471 285.123 285.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 0.000128 1024 350 840 122880 13.1677 6.79373 121.66 206.576 348.353 348.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.000128 2048 440 6984 118272 23.5651 14.4082 1781 417.093 2236.2 2236.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 3.2e-05 4096 440 5184 556032 205.484 123.701 12779.9 3713.04 16822.4 16822.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 690 0.000256 2048 80 1176 66600 5.86198 7.11181 221.389 209.787 444.231 444.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1420 3.2e-05 2048 50 2664 611400 46.9432 56.1906 4820.85 1677.44 6601.5 6601.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.001024 4096 430 792 13500 2.71741 55.4351 133.14 191.334 191.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 560 0.000512 4096 112 5760 26800 6.62528 800.474 209.715 1016.86 1016.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1550 0.001024 1024 280 1272 17400 0.694272 28.8108 30.5667 60.1115 60.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 6.4e-05 512 390 384 259200 14.2192 6.70403 87.7182 208.576 317.397 317.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 0.000128 1024 350 840 124800 13.319 6.84851 187.633 208.574 416.53 416.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.000128 2048 440 6984 119200 23.7329 14.3748 2727.17 419.118 3184.52 3184.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 3.2e-05 4096 440 5184 556800 207.5 124.3 19456.9 3730.4 23519.4 23519.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 690 0.000256 2048 80 1176 66000 5.83066 7.124 149.494 208.837 371.368 371.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1420 3.2e-05 2048 50 2664 611200 46.7702 56.2063 3270.62 1676.39 5050.06 5050.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.001024 4096 430 792 13400 2.71565 37.6189 133.075 173.452 173.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 560 0.000512 4096 112 5760 26600 6.61085 539.14 209.034 754.83 754.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1550 0.001024 1024 280 1272 17200 0.692608 19.3992 30.333 50.4686 50.5262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 6.4e-05 512 390 384 256000 14.0929 6.62886 58.6001 206.3 285.804 285.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 0.000128 1024 350 840 121600 13.2926 6.8137 124.644 206.42 351.326 351.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.000128 2048 440 6984 118400 23.6445 14.3544 1840.54 416.952 2295.63 2295.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 3.2e-05 4096 440 5184 555200 207.552 124.064 13135.4 3729.83 17197.1 17197.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 690 0.000256 2048 80 1176 66528 5.84224 7.16586 216.488 209.719 439.292 439.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1420 3.2e-05 2048 50 2664 611296 46.7433 56.0559 4739.73 1677.34 6519.96 6520.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.001024 4096 430 792 13552 2.72547 54.8738 133.47 191.112 191.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 560 0.000512 4096 112 5760 26768 6.61914 786.892 209.693 1003.25 1003.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1550 0.001024 1024 280 1272 17360 0.69632 28.2153 32.5964 61.5505 61.6056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 6.4e-05 512 390 384 261632 14.1876 6.72128 86.5731 209.506 317.178 317.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 0.000128 1024 350 840 125440 13.3134 6.86371 184.995 209.557 414.888 415.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.000128 2048 440 6984 119168 23.5916 14.3643 2684.26 420.971 3143.32 3143.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 3.2e-05 4096 440 5184 556416 213.744 124.098 19121 3742.38 23201.5 23201.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 690 0.000256 2048 80 1176 65856 5.79994 7.02454 142.487 208.593 363.988 364.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1420 3.2e-05 2048 50 2664 611072 46.6502 56.0589 3127.77 1675.28 4905.84 4905.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 0.001024 4096 430 792 13440 2.7225 36.5782 133.353 172.7 172.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 560 0.000512 4096 112 5760 26656 6.61395 515.675 209.41 731.743 731.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1550 0.001024 1024 280 1272 17248 0.69408 18.639 30.4616 49.8371 49.8933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 6.4e-05 512 390 384 258048 14.0364 6.64166 56.6555 206.966 284.484 284.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 0.000128 1024 350 840 121856 13.3283 6.81165 119.125 207.089 346.509 346.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.000128 2048 440 6984 118272 23.64 14.3809 1759.28 418.792 2216.23 2216.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 3.2e-05 4096 440 5184 555520 205.843 123.819 12538.6 3712.53 16581 16581.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 690 0.000256 2048 80 1176 66720 5.87357 7.16582 211.035 209.699 433.854 433.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1420 3.2e-05 2048 50 2664 611280 46.8258 56.1509 4591.71 1675.95 6370.72 6370.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 0.001024 4096 430 792 13560 2.7328 52.896 132.416 188.091 188.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 560 0.000512 4096 112 5760 26760 6.61488 756.441 209.464 972.563 972.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1550 0.001024 1024 280 1272 17400 0.695136 27.464 32.6963 60.899 60.9525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 6.4e-05 512 390 384 261120 14.1619 6.71776 83.8944 208.817 313.776 313.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 0.000128 1024 350 840 124800 13.3308 6.84208 178.969 208.886 408.181 408.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.000128 2048 440 6984 118080 23.6968 14.3855 2569.01 419.585 3026.81 3026.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 3.2e-05 4096 440 5184 555840 206.898 124.179 18412.9 3714.51 22458.7 22459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 690 0.000256 2048 80 1176 66240 5.82349 7.06067 136.247 209.345 358.555 358.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1420 3.2e-05 2048 50 2664 611040 46.7579 56.1119 2958.4 1675.34 4736.69 4736.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 0.001024 4096 430 792 13440 2.72998 34.4428 133.447 170.662 170.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 560 0.000512 4096 112 5760 26640 6.61091 485.212 209.426 701.291 701.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1550 0.001024 1024 280 1272 17280 0.696288 17.7193 30.5261 48.9831 49.0404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 6.4e-05 512 390 384 253440 14.1828 6.62458 52.8571 206.289 280.137 280.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 0.000128 1024 350 840 122880 13.1863 6.81158 113.749 206.439 340.344 340.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.000128 2048 440 6984 117120 23.7458 14.5197 1644.32 417.896 2100.61 2100.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 3.2e-05 4096 440 5184 554880 206.673 124.126 11809.3 3720.32 15860.7 15860.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 690 0.000256 2048 80 1176 66304 5.83322 7.0361 200.875 209.41 423.237 423.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1420 3.2e-05 2048 50 2664 611328 46.7058 56.014 4391.53 1695.46 6189.79 6189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.001024 4096 430 792 13440 2.71155 49.992 131.895 184.641 184.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 560 0.000512 4096 112 5760 26752 6.61709 724.541 209.628 940.834 940.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1550 0.001024 1024 280 1272 17408 0.69632 26.0656 30.5725 57.3775 57.4353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 6.4e-05 512 390 384 262144 14.0753 6.7095 80.0371 209.159 310.164 310.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 0.000128 1024 350 840 124928 13.3091 6.83779 171.325 209.246 400.882 401.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.000128 2048 440 6984 118784 23.5742 14.4096 2472.14 418.289 2928.54 2928.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 3.2e-05 4096 440 5184 557056 205.934 123.824 17619.8 3717.98 21667.8 21668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 690 0.000256 2048 80 1176 66048 5.83203 7.04512 134.296 209.754 357.006 357.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1420 3.2e-05 2048 50 2664 611328 46.6739 56.1054 2966.2 1677.43 4746.48 4746.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.001024 4096 430 792 13312 2.71104 34.046 131.933 168.734 168.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 560 0.000512 4096 112 5760 26624 6.61427 492.434 209.63 708.724 708.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1550 0.001024 1024 280 1272 17152 0.692864 17.671 31.4595 49.867 49.9241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 6.4e-05 512 390 384 262144 14.0963 6.71395 54.9432 209.637 285.576 285.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 0.000128 1024 350 840 122880 13.5016 6.8337 114.539 209.405 344.441 344.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.000128 2048 440 6984 118784 23.6165 14.3326 1676.27 418.634 2133 2133.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 3.2e-05 4096 440 5184 557056 205.927 123.825 12004.2 3721.56 16055.8 16056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 690 0.000256 2048 80 1200 66496 5.83491 7.12294 300.151 209.842 523.035 523.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1420 3.2e-05 2048 50 2650 611840 46.7333 55.9941 3555.98 1677.74 5336.53 5336.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1150 0.001024 4096 430 775 13760 2.72669 78.0145 131.669 212.456 212.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 560 0.000512 4096 112 5750 26880 6.61299 591.751 209.697 808.107 808.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1550 0.001024 1024 280 1275 17504 0.696 20.9352 32.1816 53.8558 53.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1560 6.4e-05 512 390 375 261120 14.2249 6.71402 64.1983 209.796 295.121 295.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 0.000128 1024 350 850 126464 13.2505 6.83213 140.382 209.804 370.425 370.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 0.000128 2048 440 7000 119552 23.576 14.408 2033.74 420.948 2492.81 2492.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 3.2e-05 4096 440 5175 557568 205.39 123.998 14414.6 3717.13 18461.5 18461.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 690 0.000256 2048 80 1200 66480 5.87571 7.15043 150.112 209.813 373.029 373.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1420 3.2e-05 2048 50 2650 611840 47.0605 56.148 3196.06 1677.29 4976.64 4976.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.001024 4096 430 775 13760 2.72614 36.2701 129.975 169.014 169.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 560 0.000512 4096 112 5750 26880 6.62301 532.601 209.69 748.956 749.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1550 0.001024 1024 280 1275 17480 0.69568 18.7786 31.1767 50.6934 50.7456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 6.4e-05 512 390 375 261120 14.2929 6.72733 57.1807 209.74 288.125 288.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 0.000128 1024 350 850 126080 13.3362 6.83878 125.51 209.754 355.593 355.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.000128 2048 440 7000 119360 23.7533 14.4036 1827.7 419.323 2285.3 2285.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 3.2e-05 4096 440 5175 557440 206.575 124.291 12953.9 3727.24 17012.3 17012.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 690 0.000256 2048 80 1200 66240 5.85443 7.07546 257.308 209.525 479.844 479.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1420 3.2e-05 2048 50 2650 611680 46.8726 56.1061 2063.95 1677.32 3844.31 3844.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1150 0.001024 4096 430 775 13680 2.72435 65.38 132.833 200.98 201.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 560 0.000512 4096 112 5750 26800 6.61299 341.765 209.508 557.929 557.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1550 0.001024 1024 280 1275 17440 0.697728 12.2704 31.8415 44.8517 44.9071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1560 6.4e-05 512 390 375 261120 14.2515 6.72474 37.514 209.808 268.479 268.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 0.000128 1024 350 850 125440 13.3645 6.84208 80.7292 209.925 311.017 311.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 0.000128 2048 440 7000 119040 23.6939 14.3713 1175.51 419.52 1633.23 1633.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 3.2e-05 4096 440 5175 556800 205.935 124.131 8339.9 3718.61 12388.8 12389.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 690 0.000256 2048 80 1200 66432 5.84701 7.0743 158.698 209.778 381.478 381.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1420 3.2e-05 2048 50 2650 611712 46.8765 56.0998 3401.54 1677.3 5181.89 5181.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.001024 4096 430 775 13728 2.72928 38.7075 132.46 173.942 173.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 560 0.000512 4096 112 5750 26880 6.62298 567.347 209.756 783.772 783.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1550 0.001024 1024 280 1275 17472 0.697952 20.0939 31.0083 51.8411 51.8967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 6.4e-05 512 390 375 259584 14.3063 6.71741 60.9474 209.425 291.582 291.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 0.000128 1024 350 850 125952 13.277 6.83622 133.575 209.454 363.301 363.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.000128 2048 440 7000 119040 23.6298 14.3575 1936.13 419.58 2393.84 2393.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 3.2e-05 4096 440 5175 557184 206.237 124.116 13791.2 3717.31 17839.2 17839.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 690 0.000256 2048 80 1200 66240 5.82451 7.04717 102.047 209.443 324.444 324.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1420 3.2e-05 2048 50 2650 611520 46.788 56 2201.03 1675.46 3979.38 3979.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.001024 4096 430 775 13632 2.71738 24.834 130.743 158.337 158.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 560 0.000512 4096 112 5750 26784 6.61094 365.569 209.288 581.512 581.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1550 0.001024 1024 280 1275 17376 0.694272 13.0743 32.7487 46.5597 46.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 6.4e-05 512 390 375 258048 14.2143 6.68467 39.4298 208.28 268.794 268.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 0.000128 1024 350 850 124416 13.2611 7.08198 85.7338 208.274 314.505 314.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.000128 2048 440 7000 119040 23.5951 14.4385 1254.59 418.535 1711.3 1711.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 3.2e-05 4096 440 5175 556800 205.574 123.982 8927.98 3714.04 12971.9 12972.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 690 0.000256 2048 80 1200 66416 5.84499 7.09222 171.794 209.662 394.475 394.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1420 3.2e-05 2048 50 2650 611744 46.8323 56.1835 3646.4 1676.09 5425.59 5425.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.001024 4096 430 775 13720 2.72186 41.7884 130.723 175.277 175.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 560 0.000512 4096 112 5750 26880 6.61402 607.68 209.619 823.957 824.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1550 0.001024 1024 280 1275 17472 0.69632 21.644 31.6583 54.0417 54.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 6.4e-05 512 390 375 259840 14.3205 6.72582 65.4746 209.258 295.97 296.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 0.000128 1024 350 850 125440 13.3485 6.84842 142.359 209.275 371.991 372.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.000128 2048 440 7000 119168 23.6814 14.4282 2086.65 418.458 2543.35 2543.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 3.2e-05 4096 440 5175 556864 206.772 125.677 14764.2 3745.54 18842.5 18842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 690 0.000256 2048 80 1200 66304 5.83539 7.05056 109.1 209.507 331.572 331.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1420 3.2e-05 2048 50 2650 611520 46.7702 56.0644 2303.49 1675.81 4082.22 4082.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 0.001024 4096 430 775 13664 2.72262 26.7484 126.927 156.439 156.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 560 0.000512 4096 112 5750 26768 6.62704 382.217 209.391 598.28 598.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1550 0.001024 1024 280 1275 17360 0.694144 13.8579 32.7441 47.3391 47.3928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 6.4e-05 512 390 375 258048 14.4062 6.71555 41.7911 209.285 272.383 272.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 0.000128 1024 350 850 125440 13.3048 6.83274 90.8825 209.349 320.527 320.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.000128 2048 440 7000 119168 23.6072 14.3549 1311.06 418.63 1767.78 1767.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 3.2e-05 4096 440 5175 556416 206.488 124.082 9290.37 3724.84 13346.1 13346.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 690 0.000256 2048 80 1200 66304 5.8409 7.03926 178.385 209.538 400.884 400.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1420 3.2e-05 2048 50 2650 611712 46.7285 55.9985 3781.01 1677.25 5561.06 5561.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 0.001024 4096 430 775 13696 2.71936 43.3819 132.083 178.227 178.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 560 0.000512 4096 112 5750 26816 6.60909 620.301 209.485 836.441 836.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1550 0.001024 1024 280 1275 17472 0.696416 22.0506 30.706 53.4973 53.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 6.4e-05 512 390 375 260096 14.2055 6.71162 68.1258 209.243 298.472 298.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 0.000128 1024 350 850 125952 13.2238 6.828 149.463 209.112 378.784 378.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.000128 2048 440 7000 119296 23.641 14.353 2084.81 419.462 2542.41 2542.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 3.2e-05 4096 440 5175 557056 205.91 123.995 15203.9 3716.44 19250.6 19250.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 690 0.000256 2048 80 1200 66048 5.82202 7.04515 118.197 209.417 340.561 340.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1420 3.2e-05 2048 50 2650 611328 46.7005 56.0558 2479.11 1677.13 4259.07 4259.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 0.001024 4096 430 775 13568 2.71338 28.9851 131.381 163.122 163.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 560 0.000512 4096 112 5750 26752 6.60989 403.974 209.598 620.225 620.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1550 0.001024 1024 280 1275 17408 0.694848 14.193 31.6646 46.5961 46.6534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 6.4e-05 512 390 375 258048 14.3282 6.7096 45.6268 209.191 276.044 276.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 0.000128 1024 350 850 124928 13.3075 6.8311 98.2562 209.427 327.977 328.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.000128 2048 440 7000 118784 23.5826 14.4507 1313.47 418.382 1770.02 1770.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 3.2e-05 4096 440 5175 557056 205.836 123.994 9994.3 3730.72 14055.1 14055.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 690 0.000256 2048 80 1200 66384 5.86154 7.11965 186.51 209.695 409.264 409.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1420 3.2e-05 2048 50 2650 611712 46.83 56.1443 4026.8 1676.1 5805.95 5806.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 0.001024 4096 430 775 13680 2.72154 45.8956 133.111 181.775 181.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 560 0.000512 4096 112 5750 26856 6.62749 672.211 209.61 888.492 888.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1550 0.001024 1024 280 1275 17424 0.69312 24.0108 32.6187 57.3659 57.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 6.4e-05 512 390 375 258048 14.344 6.71613 71.897 208.841 301.979 302.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 0.000128 1024 350 850 125568 13.2747 6.85523 157.449 208.82 386.555 386.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.000128 2048 440 7000 119232 23.6926 14.3995 2303.41 419.019 2760.66 2760.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 3.2e-05 4096 440 5175 556992 206.242 124.225 16368.3 3718.51 20417.6 20417.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 690 0.000256 2048 80 1200 65952 5.81866 7.03734 133.53 209.283 355.75 355.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1420 3.2e-05 2048 50 2650 611424 46.7147 56.1884 2877.22 1677.25 4657.46 4657.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 0.001024 4096 430 775 13536 2.71245 32.8701 129.095 164.721 164.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 560 0.000512 4096 112 5750 26784 6.62042 481.249 209.776 697.687 697.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1550 0.001024 1024 280 1275 17280 0.692224 17.264 30.4277 48.4259 48.4864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 6.4e-05 512 390 375 253440 14.355 6.66214 50.848 207.455 279.507 279.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 0.000128 1024 350 850 124416 13.194 6.82192 112.609 207.545 340.328 340.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.000128 2048 440 7000 118656 23.5703 14.3773 1640.14 418.258 2096.49 2096.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 3.2e-05 4096 440 5175 556416 206.102 124.021 11624.6 3722.53 15677.5 15677.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 690 0.000256 2048 80 1200 66240 5.83366 7.0591 182.014 209.373 404.357 404.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1420 3.2e-05 2048 50 2650 611680 46.7517 56.0947 3902.79 1676.05 5681.77 5681.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.001024 4096 430 775 13680 2.71984 45.142 129.911 177.814 177.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 560 0.000512 4096 112 5750 26800 6.61619 649.54 209.359 865.558 865.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1550 0.001024 1024 280 1275 17440 0.697632 23.5175 30.5023 54.7598 54.8167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 6.4e-05 512 390 375 261120 14.2516 6.7201 70.6078 210.74 302.5 302.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 0.000128 1024 350 850 125440 13.3543 6.84442 153.529 209.692 383.574 383.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.000128 2048 440 7000 119040 23.6435 14.3524 2232.65 419.206 2689.99 2690.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 3.2e-05 4096 440 5175 556800 205.847 124.142 15794.2 3715.76 19840.3 19840.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 690 0.000256 2048 80 1200 65920 5.81018 7.06678 128.172 209.323 350.449 350.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1420 3.2e-05 2048 50 2650 611520 46.6384 56.0456 2737.26 1677.25 4517.28 4517.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.001024 4096 430 775 13600 2.7177 31.5187 132.665 166.944 167.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 560 0.000512 4096 112 5750 26720 6.61382 455.042 209.516 671.216 671.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1550 0.001024 1024 280 1275 17280 0.69168 16.4391 30.4114 47.5851 47.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 6.4e-05 512 390 375 261120 14.2218 6.70925 49.9452 209.872 280.929 281.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 0.000128 1024 350 850 122880 13.1521 6.80496 106.271 206.538 332.92 333.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.000128 2048 440 7000 117760 23.5165 14.3218 1547.16 416.39 2001.52 2001.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 3.2e-05 4096 440 5175 556800 205.807 123.874 11038.7 3719.54 15088.2 15088.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 690 0.000256 2048 80 1200 66240 5.82186 7.09837 222.66 209.647 445.307 445.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1420 3.2e-05 2048 50 2650 611520 46.6141 56.22 4731.41 1677.16 6511.49 6511.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.001024 4096 430 775 13632 2.71837 54.1471 131.656 188.564 188.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 560 0.000512 4096 112 5750 26784 6.62118 789.513 209.56 1005.74 1005.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1550 0.001024 1024 280 1275 17376 0.693504 28.4918 30.4891 59.7188 59.7745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 6.4e-05 512 390 375 258048 14.2002 6.68467 85.6967 208.436 315.198 315.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 0.000128 1024 350 850 124416 13.2479 6.82189 185.23 208.482 413.939 414.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.000128 2048 440 7000 119040 23.5783 14.3752 2699.01 418.853 3155.95 3156.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 3.2e-05 4096 440 5175 556800 205.566 123.996 19164.8 3737.59 23232.2 23232.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 690 0.000256 2048 80 1200 65664 5.80477 7.0144 147.617 208.682 369.201 369.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1420 3.2e-05 2048 50 2650 611328 46.6631 55.9881 3178.61 1675.92 4957.25 4957.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 0.001024 4096 430 775 13440 2.70403 36.2485 129.79 168.787 168.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 560 0.000512 4096 112 5750 26688 6.6159 531.616 209.301 747.577 747.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1550 0.001024 1024 280 1275 17280 0.69632 18.9665 31.481 51.1874 51.2427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 6.4e-05 512 390 375 251904 14.2802 6.61786 56.3972 206.247 283.729 283.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 0.000128 1024 350 850 122880 13.1766 6.80026 123.57 206.359 350.063 350.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.000128 2048 440 7000 118272 23.5631 14.3588 1813.45 416.668 2268.17 2268.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 3.2e-05 4096 440 5175 556032 205.442 124.042 12879.9 3719.55 16929.2 16929.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 690 0.000256 2048 80 1200 66400 5.85642 7.10262 222.585 209.644 445.267 445.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1420 3.2e-05 2048 50 2650 611600 46.9091 56.1889 4745.82 1676.13 6525.12 6525.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.001024 4096 430 775 13700 2.72794 54.5043 134.112 191.388 191.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 560 0.000512 4096 112 5750 26800 6.61226 796.126 210.27 1013.05 1013.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1550 0.001024 1024 280 1275 17400 0.694272 28.6142 31.5334 60.8847 60.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 6.4e-05 512 390 375 259200 14.2086 6.70515 86.5639 208.387 316.048 316.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 0.000128 1024 350 850 124800 13.3134 6.84851 186.03 208.435 414.784 414.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.000128 2048 440 7000 119200 23.7373 14.3808 2708.8 418.825 3165.88 3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 3.2e-05 4096 440 5175 556800 207.477 124.312 19355.8 3717.99 23405.8 23406.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 690 0.000256 2048 80 1200 66000 5.832 7.03136 149.365 208.812 371.119 371.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1420 3.2e-05 2048 50 2650 611600 46.7907 56.1254 3166.82 1676.34 4946.16 4946.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.001024 4096 430 775 13600 2.72486 37.0084 134.936 174.711 174.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 560 0.000512 4096 112 5750 26600 6.59866 527.146 208.896 742.687 742.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1550 0.001024 1024 280 1275 17200 0.692032 18.938 31.3485 51.0218 51.0771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 6.4e-05 512 390 375 256000 14.0967 6.63142 56.9919 206.274 284.177 284.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 0.000128 1024 350 850 121600 13.2969 6.81574 121.124 206.393 347.789 347.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.000128 2048 440 7000 118400 23.6494 14.3646 1793.16 416.893 2248.2 2248.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 3.2e-05 4096 440 5175 555200 207.57 124.052 12842.4 3718.39 16892.7 16892.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 690 0.000256 2048 80 1200 66304 5.83603 7.06611 216.054 209.713 438.749 438.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1420 3.2e-05 2048 50 2650 611520 46.7007 56.178 4601.29 1677.32 6381.57 6381.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 0.001024 4096 430 775 13664 2.72179 53.3682 132.063 188.199 188.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 560 0.000512 4096 112 5750 26768 6.61504 764.442 209.522 980.626 980.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1550 0.001024 1024 280 1275 17360 0.692864 27.7484 31.5228 60.0066 60.0637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 6.4e-05 512 390 375 258048 14.4051 6.72701 83.7039 209.572 314.594 314.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 0.000128 1024 350 850 125440 13.302 6.83936 182.292 209.56 412.154 412.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.000128 2048 440 7000 119168 23.6135 14.3563 2626.17 418.945 3083.23 3083.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 3.2e-05 4096 440 5175 556416 206.478 124.07 18573 3724.58 22628.4 22628.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 690 0.000256 2048 80 1200 65856 5.79802 7.0656 141.907 208.645 363.495 363.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1420 3.2e-05 2048 50 2650 611072 46.6739 56.1582 3014.1 1675.66 4792.68 4792.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 0.001024 4096 430 775 13440 2.71155 34.562 133.093 170.409 170.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 560 0.000512 4096 112 5750 26656 6.61709 497.809 209.349 713.82 713.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1550 0.001024 1024 280 1275 17248 0.6944 17.9976 30.4386 49.1724 49.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 6.4e-05 512 390 375 250880 14.4678 6.64214 53.2042 207.009 281.502 281.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 0.000128 1024 350 850 121856 13.3167 6.8169 115.665 207.139 343.092 343.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.000128 2048 440 7000 118272 23.6592 14.3319 1705.12 418.898 2162.14 2162.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 3.2e-05 4096 440 5175 555520 205.887 123.821 12095.4 3720.76 16146.1 16146.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 690 0.000256 2048 80 1200 66240 5.87299 7.06765 209.634 209.842 432.497 432.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1420 3.2e-05 2048 50 2650 611520 46.8255 56.1091 4458.16 1677.1 6238.28 6238.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.001024 4096 430 775 13680 2.72589 51.0016 128.762 182.532 182.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 560 0.000512 4096 112 5750 26760 6.61498 738.276 209.497 954.433 954.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1550 0.001024 1024 280 1275 17400 0.694272 26.7267 30.5171 57.9805 58.0325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 6.4e-05 512 390 375 257280 14.3995 6.71949 79.821 209.023 310.149 310.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 0.000128 1024 350 850 124800 13.335 6.84442 175.247 209.04 404.622 404.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.000128 2048 440 7000 118080 23.6972 14.3608 2514.9 420.821 2973.91 2974.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 3.2e-05 4096 440 5175 555840 206.986 124.222 17942.2 3717.17 21990.9 21991.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 690 0.000256 2048 80 1200 65760 5.83229 7.0416 137.804 209.518 360.276 360.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1420 3.2e-05 2048 50 2650 611040 46.7562 56.066 2957.82 1676.8 4737.52 4737.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.001024 4096 430 775 13440 2.71155 33.3634 130.095 166.214 166.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 560 0.000512 4096 112 5750 26640 6.61504 491.758 209.498 707.914 707.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1550 0.001024 1024 280 1275 17280 0.693728 17.8654 30.5188 49.1204 49.1747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 6.4e-05 512 390 375 253440 14.1657 6.62966 53.0422 206.467 280.489 280.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 0.000128 1024 350 850 122880 13.1919 6.8113 115.117 206.625 341.9 342.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.000128 2048 440 7000 117120 23.7478 14.3521 1667.3 418.266 2123.8 2123.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 3.2e-05 4096 440 5175 554880 206.669 124.119 11936 3723.61 15990.7 15990.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 690 0.000256 2048 80 1200 66048 5.84035 7.0585 200.177 209.164 422.318 422.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1420 3.2e-05 2048 50 2650 611328 46.6964 55.9632 4253.51 1675.13 6031.38 6031.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 0.001024 4096 430 775 13568 2.71344 48.6444 129.356 180.759 180.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 560 0.000512 4096 112 5750 26752 6.61056 707.165 209.274 923.096 923.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1550 0.001024 1024 280 1275 17408 0.6944 25.6915 30.5747 57.0028 57.0618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 6.4e-05 512 390 375 258048 14.3378 6.70749 77.1996 208.915 307.347 307.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 0.000128 1024 350 850 124928 13.3069 6.83008 167.256 208.991 396.544 396.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.000128 2048 440 7000 118784 23.5618 14.3319 2415.87 417.803 2871.7 2871.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 3.2e-05 4096 440 5175 557056 205.821 123.977 17251.1 3715.53 21296.7 21297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 690 0.000256 2048 80 1200 66048 5.83696 7.08259 139.817 209.729 362.548 362.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1420 3.2e-05 2048 50 2650 611328 46.676 56.0241 3020.06 1677.25 4800.09 4800.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 0.001024 4096 430 775 13312 2.69578 33.8186 129.534 166.091 166.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 560 0.000512 4096 112 5750 26624 6.61504 505.176 209.5 721.336 721.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1550 0.001024 1024 280 1275 17152 0.692384 17.9223 30.3675 49.0251 49.0821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 6.4e-05 512 390 375 253952 14.5717 6.7113 53.823 209.232 284.523 284.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 0.000128 1024 350 850 122880 13.5109 6.82742 116.846 209.386 346.729 346.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.000128 2048 440 7000 118784 23.6004 14.4445 1722.1 418.592 2178.87 2178.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 3.2e-05 4096 440 5175 557056 205.962 123.842 12337.2 3737.82 16405.1 16405.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 690 0.000256 2048 80 1184 66560 5.84243 7.05283 146.283 209.821 369.08 369.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1420 3.2e-05 2048 50 2656 611648 46.7823 56.0219 3137.68 1677.51 4918.08 4918.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1150 0.001024 4096 430 800 13568 2.72589 65.0793 132.276 200.125 200.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 560 0.000512 4096 112 5760 26880 6.62589 519.918 209.783 736.373 736.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1550 0.001024 1024 280 1280 17504 0.698368 18.4039 32.3231 51.4672 51.5247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1560 6.4e-05 512 390 384 260096 14.3064 6.71949 57.5194 209.765 288.497 288.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 0.000128 1024 350 864 125952 13.2761 6.83235 125.115 209.774 355.155 355.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.000128 2048 440 7008 119296 23.6307 14.377 1781.99 419.361 2239.5 2239.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 3.2e-05 4096 440 5184 557312 205.652 123.943 12640.6 3717.77 16688.2 16688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 690 0.000256 2048 80 1184 66432 5.85213 7.0409 244.555 209.375 466.91 467.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1420 3.2e-05 2048 50 2656 611584 46.7806 56.1511 2019.26 1675.95 3798.22 3798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1150 0.001024 4096 430 800 13504 2.72125 65.3083 133.499 201.571 201.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 560 0.000512 4096 112 5760 26816 6.60643 333.386 209.42 549.455 549.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1550 0.001024 1024 280 1280 17472 0.697056 12.066 31.9502 44.7548 44.8095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1560 6.4e-05 512 390 384 258048 14.3452 6.70589 46.8466 208.995 277.079 277.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 0.000128 1024 350 864 124928 13.3047 6.82669 80.3985 208.946 309.633 309.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 0.000128 2048 440 7008 119296 23.661 14.4159 1147.46 419.206 1604.89 1605.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 3.2e-05 4096 440 5184 557056 206.121 123.902 8139.1 3718.75 12188.1 12188.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 690 0.000256 2048 80 1184 66560 5.86205 7.07126 148.28 209.846 371.141 371.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1420 3.2e-05 2048 50 2656 611680 46.8992 56.1354 3204.2 1677.55 4984.87 4984.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 0.001024 4096 430 800 13560 2.7305 36.8521 133.113 172.738 172.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 560 0.000512 4096 112 5760 26840 6.61146 530.364 210.25 747.27 747.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1550 0.001024 1024 280 1280 17480 0.69712 18.903 31.1644 50.8088 50.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 6.4e-05 512 390 384 259840 14.3689 6.72874 58.7383 209.774 289.795 289.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 0.000128 1024 350 864 126080 13.3434 6.84541 128.362 209.787 358.5 358.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.000128 2048 440 7008 119360 23.7401 14.4486 1822.87 419.397 2280.59 2280.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 3.2e-05 4096 440 5184 557120 207.266 124.196 12974.3 3727.05 17033.1 17033.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 690 0.000256 2048 80 1184 66400 5.83245 7.04512 94.9867 211.35 319.295 319.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1420 3.2e-05 2048 50 2656 611520 46.8506 56.0931 2067.68 1691.91 3862.61 3862.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 0.001024 4096 430 800 13520 2.72589 24.1234 131.381 158.273 158.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 560 0.000512 4096 112 5760 26800 6.61296 341.136 211.722 559.514 559.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1550 0.001024 1024 280 1280 17440 0.700256 12.3681 32.3125 45.4228 45.4801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 6.4e-05 512 390 384 258560 14.433 6.72563 38.1333 211.666 271.142 271.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 0.000128 1024 350 864 125440 13.3575 6.84646 82.5775 211.678 314.615 314.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.000128 2048 440 7008 119040 23.6938 14.3676 1173.02 423.162 1634.38 1634.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 3.2e-05 4096 440 5184 556800 206.413 124.05 8348.41 3759.36 12438.5 12438.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 690 0.000256 2048 80 1184 66528 5.83091 7.05542 160.067 209.775 382.812 382.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1420 3.2e-05 2048 50 2656 611520 46.7732 56.0661 3476.12 1677.3 5256.34 5256.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 0.001024 4096 430 800 13536 2.71894 39.9648 130.284 173.012 173.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 560 0.000512 4096 112 5760 26832 6.60794 573.281 209.61 789.545 789.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1550 0.001024 1024 280 1280 17472 0.698368 20.5159 32.9802 54.2357 54.2906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 6.4e-05 512 390 384 259584 14.2947 6.72131 63.7939 209.481 294.475 294.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 0.000128 1024 350 864 125952 13.2545 6.84355 139.343 209.451 369.054 369.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.000128 2048 440 7008 119040 23.6252 14.3547 1970.53 418.725 2427.38 2427.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 3.2e-05 4096 440 5184 557184 206.25 124.068 14022.9 3725.07 18078.6 18078.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 690 0.000256 2048 80 1184 66432 5.82218 7.11254 102.816 209.475 325.307 325.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1420 3.2e-05 2048 50 2656 611328 46.6555 55.9754 2219.58 1675.79 3998.07 3998.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 0.001024 4096 430 800 13440 2.71642 25.8373 133.028 161.626 161.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 560 0.000512 4096 112 5760 26784 6.61475 364.81 209.532 581.005 581.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1550 0.001024 1024 280 1280 17376 0.692416 13.3985 30.4748 44.6093 44.6648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 6.4e-05 512 390 384 258048 14.1972 6.67853 41.4464 208.322 270.828 270.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 0.000128 1024 350 864 124416 13.2522 6.82454 88.9182 208.929 318.081 318.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.000128 2048 440 7008 119040 23.5753 14.3724 1259.47 418.614 1716.17 1716.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 3.2e-05 4096 440 5184 556800 205.498 123.876 8906.63 3720.67 12957 12957.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 690 0.000256 2048 80 1184 66528 5.8615 7.08061 158.741 209.655 381.418 381.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1420 3.2e-05 2048 50 2656 611520 46.8346 56.1222 3409.33 1675.8 5188.17 5188.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 0.001024 4096 430 800 13552 2.72378 39.5602 133.675 176.001 176.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 560 0.000512 4096 112 5760 26824 6.62038 562.541 209.504 778.708 778.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1550 0.001024 1024 280 1280 17472 0.69984 20.4508 32.9395 54.1302 54.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 6.4e-05 512 390 384 259840 14.3297 6.73405 62.8356 209.306 293.388 293.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 0.000128 1024 350 864 125440 13.3535 6.84314 136.749 209.277 366.383 366.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.000128 2048 440 7008 118720 23.7239 14.3874 1927.45 418.365 2384.06 2384.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 3.2e-05 4096 440 5184 556864 206.821 124.192 13695.9 3724.18 17751.3 17751.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 690 0.000256 2048 80 1184 66304 5.83379 7.0561 102.018 209.462 324.451 324.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1420 3.2e-05 2048 50 2656 611296 46.7805 56.0516 2183.15 1675.34 3961.4 3961.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 0.001024 4096 430 800 13440 2.7136 25.9092 131.716 160.384 160.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 560 0.000512 4096 112 5760 26768 6.6176 360.786 209.671 577.121 577.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1550 0.001024 1024 280 1280 17360 0.694272 13.1543 30.671 44.5623 44.6198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 6.4e-05 512 390 384 258048 14.4132 6.72144 40.4092 209.251 270.977 271.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 0.000128 1024 350 864 125440 13.3069 6.84282 87.8868 209.313 317.508 317.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.000128 2048 440 7008 118272 23.6884 14.3529 1231.56 418.569 1688.3 1688.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 3.2e-05 4096 440 5184 556416 206.469 124.086 8797.37 3717.57 12845.8 12846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 690 0.000256 2048 80 1184 66192 5.84502 7.07133 84.3019 209.669 306.966 307.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1420 3.2e-05 2048 50 2656 611184 46.8234 56.1093 1787.93 1675.57 3566.51 3566.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 0.001024 4096 430 800 13440 2.72058 21.4599 131.968 156.192 156.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 560 0.000512 4096 112 5760 26712 6.61114 295.846 209.432 511.931 511.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1550 0.001024 1024 280 1280 17304 0.692224 10.7473 32.5814 44.0615 44.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 6.4e-05 512 390 384 258048 14.4506 6.72768 33.7231 209.333 264.417 264.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 0.000128 1024 350 864 123648 13.5088 6.84032 71.4681 209.437 301.409 301.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.000128 2048 440 7008 118272 23.7545 14.3808 1009.52 418.773 1466.56 1466.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 3.2e-05 4096 440 5184 555072 206.782 124.236 7235.33 3716.63 11283.3 11283.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 690 0.000256 2048 80 1184 66432 5.82829 7.08234 161.131 209.557 383.68 383.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1420 3.2e-05 2048 50 2656 611584 46.7764 56.15 3436.77 1677.44 5217.2 5217.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 0.001024 4096 430 800 13504 2.72384 40.1198 133.445 176.33 176.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 560 0.000512 4096 112 5760 26816 6.61898 560.719 209.609 776.997 777.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1550 0.001024 1024 280 1280 17472 0.695712 19.9274 31.8321 52.4999 52.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 6.4e-05 512 390 384 258048 14.3334 6.704 63.6771 209.098 293.997 294.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 0.000128 1024 350 864 124928 13.2978 6.82467 137.855 209.132 367.26 367.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.000128 2048 440 7008 119296 23.6479 14.3388 1880.78 419.7 2338.6 2338.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 3.2e-05 4096 440 5184 557056 206.082 123.918 13824.1 3716.77 17871.1 17871.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 690 0.000256 2048 80 1184 66304 5.82451 7.03693 108.653 209.182 330.777 330.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1420 3.2e-05 2048 50 2656 611328 46.731 56.1466 2294.82 1675.46 4073.23 4073.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 0.001024 4096 430 800 13440 2.72051 27.2364 135.47 165.472 165.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 560 0.000512 4096 112 5760 26752 6.61078 372.066 209.479 588.2 588.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1550 0.001024 1024 280 1280 17408 0.69632 12.9782 32.7425 46.4587 46.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 6.4e-05 512 390 384 258048 14.3439 6.70515 43.4347 208.927 273.592 273.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 0.000128 1024 350 864 124928 13.297 6.83213 92.6979 209.01 321.994 322.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.000128 2048 440 7008 118784 23.5946 14.3398 1196.01 418.651 1652.73 1652.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 3.2e-05 4096 440 5184 557056 205.979 123.856 9270.1 3717.44 13317.6 13317.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 690 0.000256 2048 80 1184 66048 5.79885 7.10656 90.7141 208.702 312.401 312.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1420 3.2e-05 2048 50 2656 611328 46.6634 55.9904 1906.02 1676.05 3684.81 3684.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 0.001024 4096 430 800 13248 2.7072 22.798 132.132 157.681 157.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 560 0.000512 4096 112 5760 26688 6.61587 307.041 209.44 523.143 523.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1550 0.001024 1024 280 1280 17280 0.694272 10.7374 32.5793 44.0523 44.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 6.4e-05 512 390 384 251904 14.2838 6.61386 35.3492 206.269 262.7 262.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 0.000128 1024 350 864 122880 13.1754 6.80102 75.9882 206.385 302.508 302.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.000128 2048 440 7008 118272 23.5518 14.3349 996.792 416.758 1451.57 1451.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 3.2e-05 4096 440 5184 556032 205.492 123.73 7639.09 3709.86 11678.4 11678.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 690 0.000256 2048 80 1184 66528 5.8568 7.29293 229.045 209.863 452.133 452.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1420 3.2e-05 2048 50 2656 611424 46.8379 56.1299 4909.58 1677.41 6690.05 6690.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 0.001024 4096 430 800 13536 2.72774 57.473 131.253 191.496 191.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 560 0.000512 4096 112 5760 26784 6.6136 810.503 209.564 1026.73 1026.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1550 0.001024 1024 280 1280 17424 0.692352 29.5382 30.535 60.8077 60.8642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 6.4e-05 512 390 384 258048 14.326 6.71638 90.0057 208.952 320.181 320.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 0.000128 1024 350 864 125568 13.2825 6.84486 196.579 208.988 425.849 425.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.000128 2048 440 7008 119232 23.6926 14.3592 2786.08 419.348 3243.62 3243.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 3.2e-05 4096 440 5184 556416 206.784 124.117 19673 3736.12 23740.3 23740.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 690 0.000256 2048 80 1184 66240 5.82797 7.19446 142.574 209.087 364.764 364.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1420 3.2e-05 2048 50 2656 611136 46.725 56.1061 3123.91 1675.66 4902.47 4902.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 0.001024 4096 430 800 13392 2.71974 36.3437 134.744 173.849 173.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 560 0.000512 4096 112 5760 26640 6.59958 523.004 208.923 738.571 738.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1550 0.001024 1024 280 1280 17280 0.693632 18.7266 31.4312 50.8927 50.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 6.4e-05 512 390 384 253440 14.3627 6.65491 58.1121 207.268 286.582 286.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 0.000128 1024 350 864 124416 13.1799 6.8209 125.356 207.344 352.851 352.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.000128 2048 440 7008 118656 23.572 14.3426 1777.86 417.603 2233.52 2233.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 3.2e-05 4096 440 5184 556416 206.105 124.039 12786.1 3715.24 16831.8 16832.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 690 0.000256 2048 80 1184 66096 5.83475 7.04595 116.797 209.235 338.996 339.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1420 3.2e-05 2048 50 2656 611280 46.8209 56.1848 2574.42 1675.44 4352.94 4353.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 0.001024 4096 430 800 13392 2.72339 29.7373 132.997 165.505 165.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 560 0.000512 4096 112 5760 26568 6.6007 427.498 208.873 643.017 643.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1550 0.001024 1024 280 1280 17280 0.693248 15.6565 31.5212 47.9142 47.9742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 6.4e-05 512 390 384 255744 14.5116 6.71987 48.5847 208.802 278.804 278.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 0.000128 1024 350 864 124416 13.3948 6.84237 103.949 208.941 333.287 333.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.000128 2048 440 7008 117504 23.7403 14.3653 1457.09 417.69 1913.02 1913.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 3.2e-05 4096 440 5184 554688 207.627 124.077 10434.5 3720.55 14487 14487.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 690 0.000256 2048 80 1184 66400 5.8327 7.05024 212.149 209.288 434.399 434.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1420 3.2e-05 2048 50 2656 611520 46.716 56.0886 4583.07 1675.38 6361.33 6361.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 0.001024 4096 430 800 13520 2.72838 53.6701 130.148 186.592 186.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 560 0.000512 4096 112 5760 26800 6.61504 763.832 209.379 979.873 979.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1550 0.001024 1024 280 1280 17440 0.69632 27.5333 30.5394 58.8135 58.8698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 6.4e-05 512 390 384 258560 14.4156 6.72768 85.3148 209.563 316.206 316.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 0.000128 1024 350 864 125440 13.3574 6.83901 184.074 209.606 414.039 414.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.000128 2048 440 7008 119040 23.6558 14.473 2605.93 419.031 3063.22 3063.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 3.2e-05 4096 440 5184 556800 206.177 124.049 18599.5 3716.56 22646.6 22646.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 690 0.000256 2048 80 1184 66240 5.81398 7.04307 143.886 209.306 366.127 366.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1420 3.2e-05 2048 50 2656 611200 46.6415 56.004 3067.86 1677.02 4847.6 4847.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 0.001024 4096 430 800 13440 2.72672 36.456 129.909 169.134 169.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 560 0.000512 4096 112 5760 26720 6.61472 512.362 209.613 728.633 728.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1550 0.001024 1024 280 1280 17280 0.694272 18.3869 31.5116 50.634 50.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 6.4e-05 512 390 384 256000 14.5271 6.71334 56.3931 209.859 287.676 287.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 0.000128 1024 350 864 122880 13.1535 6.80346 120.685 206.514 347.309 347.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.000128 2048 440 7008 117760 23.5274 14.3238 1723.92 416.273 2178.17 2178.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 3.2e-05 4096 440 5184 556800 205.756 123.862 12446.2 3719.23 16495.3 16495.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 690 0.000256 2048 80 1184 66240 5.82435 7.04739 119.642 209.373 341.969 342.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1420 3.2e-05 2048 50 2656 611040 46.7538 56.0394 2576.53 1675.6 4355 4355.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 0.001024 4096 430 800 13200 2.70336 30.1218 132.11 164.978 165.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 560 0.000512 4096 112 5760 26640 6.61008 431.849 209.463 647.967 648.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1550 0.001024 1024 280 1280 17280 0.698368 15.4767 32.649 48.8665 48.9247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 6.4e-05 512 390 384 253440 14.1829 6.62931 47.2482 206.32 274.566 274.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 0.000128 1024 350 864 122880 13.1924 6.80755 102.006 206.474 328.636 328.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.000128 2048 440 7008 117120 23.7466 14.3624 1444.72 417.91 1900.87 1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 3.2e-05 4096 440 5184 554880 206.601 124.113 10485.8 3727.39 14544.2 14544.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 690 0.000256 2048 80 1184 66432 5.81766 7.04464 201.912 209.473 424.326 424.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1420 3.2e-05 2048 50 2656 611328 46.6377 56.1163 4346.14 1675.75 6124.72 6124.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 0.001024 4096 430 800 13440 2.71686 50.4022 129.825 182.985 183.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 560 0.000512 4096 112 5760 26784 6.61376 719.057 209.491 935.204 935.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1550 0.001024 1024 280 1280 17376 0.692832 26.0674 31.54 58.3448 58.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 6.4e-05 512 390 384 258048 14.1785 6.6751 80.6461 209.257 310.94 311.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 0.000128 1024 350 864 124416 13.2482 6.82598 173.916 208.388 402.534 402.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.000128 2048 440 7008 119040 23.5736 14.3305 2467.62 418.491 2924.15 2924.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 3.2e-05 4096 440 5184 556800 205.491 123.848 17497.2 3716.65 21543.5 21543.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 690 0.000256 2048 80 1184 66048 5.80525 7.01888 130.263 208.664 351.833 351.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1420 3.2e-05 2048 50 2656 611328 46.6739 56.0277 2826.46 1675.73 4604.97 4605.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 0.001024 4096 430 800 13248 2.70336 32.7066 132.36 167.814 167.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 560 0.000512 4096 112 5760 26688 6.61094 468.419 209.393 684.468 684.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1550 0.001024 1024 280 1280 17280 0.691104 16.9109 31.5294 49.1756 49.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 6.4e-05 512 390 384 251904 14.2766 6.61376 52.0465 206.222 279.347 279.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 0.000128 1024 350 864 122880 13.1663 6.79968 112.336 206.352 338.816 338.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.000128 2048 440 7008 118272 23.5436 14.3629 1608.13 416.677 2062.85 2062.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 3.2e-05 4096 440 5184 556032 205.469 123.742 11375.3 3709.08 15413.9 15414.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 690 0.000256 2048 80 1184 66240 5.80915 7.05878 114.834 209.651 337.434 337.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1420 3.2e-05 2048 50 2656 610560 46.6666 56.0555 2448.64 1676.69 4228.13 4228.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 0.001024 4096 430 800 13248 2.7151 28.0631 130.585 161.407 161.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 560 0.000512 4096 112 5760 26496 6.59347 401.175 209.097 616.91 616.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1550 0.001024 1024 280 1280 16992 0.68688 14.4118 30.206 45.3478 45.4062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 6.4e-05 512 390 384 248832 14.1694 6.57446 43.9468 204.449 269.327 269.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 0.000128 1024 350 864 119808 13.1944 6.78045 94.8128 204.624 319.57 319.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.000128 2048 440 7008 117504 23.4626 14.3296 1373.24 415.313 1826.48 1826.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 3.2e-05 4096 440 5184 555264 207.254 123.963 9803.95 3728.47 13863.9 13864.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 690 0.000256 2048 80 1184 66400 5.8687 7.07578 199.269 209.61 421.909 421.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1420 3.2e-05 2048 50 2656 611400 46.9512 56.2024 4271.11 1675.86 6050.2 6050.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 0.001024 4096 430 800 13500 2.7249 49.6701 132.292 184.732 184.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 560 0.000512 4096 112 5760 26800 6.6255 709.138 209.537 925.348 925.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1550 0.001024 1024 280 1280 17400 0.6984 25.7229 31.5762 58.0411 58.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 6.4e-05 512 390 384 256000 14.4262 6.70746 78.7433 208.388 308.45 308.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 0.000128 1024 350 864 124800 13.3134 6.84499 170.784 208.405 399.511 399.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.000128 2048 440 7008 119200 23.739 14.389 2423.9 421.447 2883.62 2883.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 3.2e-05 4096 440 5184 556800 207.549 124.289 17237.9 3717.26 21287.3 21287.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 690 0.000256 2048 80 1184 66000 5.82029 7.03078 136.068 208.804 357.803 357.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1420 3.2e-05 2048 50 2656 611200 46.7921 56.2483 2984.55 1676.12 4763.79 4763.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 0.001024 4096 430 800 13400 2.72589 34.4971 129.865 167.131 167.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 560 0.000512 4096 112 5760 26600 6.60922 498.799 209.006 714.46 714.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1550 0.001024 1024 280 1280 17200 0.690176 17.7823 31.3919 49.9065 49.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 6.4e-05 512 390 384 249600 14.4868 6.63456 53.996 206.268 281.566 281.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 0.000128 1024 350 864 121600 13.3067 6.81158 116.71 206.386 343.371 343.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.000128 2048 440 7008 118400 23.6542 14.3565 1694.17 416.953 2149.27 2149.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 3.2e-05 4096 440 5184 555200 207.508 124.038 12129.9 3718.2 16179.9 16180.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 690 0.000256 2048 80 1184 65400 5.83853 7.04922 112.835 208.743 334.542 334.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1420 3.2e-05 2048 50 2656 610800 46.9381 56.1451 2471.02 1677.47 4251.65 4251.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 0.001024 4096 430 800 13200 2.71165 29.3253 132.547 164.627 164.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 560 0.000512 4096 112 5760 26400 6.5576 407.044 208.67 622.314 622.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1550 0.001024 1024 280 1280 17100 0.691552 14.7891 30.2918 45.8146 45.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 6.4e-05 512 390 384 249600 14.5001 6.64115 45.0888 206.532 272.948 273.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 0.000128 1024 350 864 120000 13.4829 6.81786 96.8539 206.721 324.03 324.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.000128 2048 440 7008 115200 23.6652 14.3084 1365.73 413.278 1817.12 1817.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 3.2e-05 4096 440 5184 554400 208.095 124.207 9993.88 3731.4 14057.9 14058.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 690 0.000256 2048 80 1184 66304 5.84704 7.14982 192.067 209.517 414.661 414.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1420 3.2e-05 2048 50 2656 611296 46.6871 56.048 4178.3 1675.73 5956.85 5956.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 0.001024 4096 430 800 13440 2.71565 48.6319 132.733 184.124 184.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 560 0.000512 4096 112 5760 26768 6.61504 693.253 209.434 909.349 909.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1550 0.001024 1024 280 1280 17360 0.692224 24.9508 31.527 57.2161 57.2738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 6.4e-05 512 390 384 258048 14.4123 6.71933 77.348 209.297 307.961 308.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 0.000128 1024 350 864 125440 13.3139 6.8384 167.69 209.361 397.359 397.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.000128 2048 440 7008 118272 23.6716 14.3544 2361.3 418.537 2818 2818.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 3.2e-05 4096 440 5184 556416 206.513 124.076 16923.3 3721.02 20975.2 20975.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 690 0.000256 2048 80 1184 65856 5.79955 7.04435 133.188 208.765 354.875 354.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1420 3.2e-05 2048 50 2656 611072 46.6646 56.1483 2914.61 1676.84 4694.34 4694.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 0.001024 4096 430 800 13216 2.70832 33.342 132.166 168.26 168.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 560 0.000512 4096 112 5760 26656 6.60992 484.553 209.585 700.79 700.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1550 0.001024 1024 280 1280 17248 0.692224 17.3717 31.5471 49.6536 49.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 6.4e-05 512 390 384 250880 14.4683 6.63818 52.9793 207.123 281.394 281.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 0.000128 1024 350 864 121856 13.3302 6.81475 114.596 207.266 342.163 342.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.000128 2048 440 7008 118272 23.6476 14.3319 1658.08 419.204 2115.4 2115.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 3.2e-05 4096 440 5184 555520 205.868 123.799 11796.1 3715.36 15841.4 15841.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 690 0.000256 2048 80 1184 65184 5.79552 7.07584 109.119 208.343 330.417 330.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1420 3.2e-05 2048 50 2656 610848 46.7374 56.097 2387.14 1675.37 4165.43 4165.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 0.001024 4096 430 800 13104 2.70858 28.0881 128.912 159.752 159.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 560 0.000512 4096 112 5760 26544 6.61482 396.935 209.462 613.056 613.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1550 0.001024 1024 280 1280 17136 0.692832 14.3661 30.5011 45.6041 45.6653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 6.4e-05 512 390 384 258048 14.4396 6.72138 45.367 209.474 276.193 276.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 0.000128 1024 350 864 123648 13.5054 6.8407 96.6109 209.768 326.889 327.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.000128 2048 440 7008 118272 23.7077 14.3505 1354.01 419.21 1811.42 1811.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 3.2e-05 4096 440 5184 553728 207.177 123.99 9620.78 3724.01 13676.3 13676.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 690 0.000256 2048 80 1184 66480 5.85248 7.07584 188.813 209.669 411.495 411.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1420 3.2e-05 2048 50 2656 611280 46.8114 56.1147 4086.06 1675.71 5864.78 5864.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 0.001024 4096 430 800 13440 2.72688 47.8679 129.975 180.613 180.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 560 0.000512 4096 112 5760 26760 6.61914 681.783 209.434 897.882 897.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1550 0.001024 1024 280 1280 17400 0.700352 24.5555 31.6237 56.9217 56.9774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 6.4e-05 512 390 384 257280 14.3878 6.73443 75.5427 208.789 305.645 305.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 0.000128 1024 350 864 124800 13.3242 6.84432 161.522 208.859 390.703 390.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.000128 2048 440 7008 118080 23.6841 14.3995 2304.15 417.531 2759.9 2760.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 3.2e-05 4096 440 5184 555840 206.932 124.209 16704.5 3738.91 20774.9 20775.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 690 0.000256 2048 80 1184 66240 5.83066 7.05981 136.284 209.346 358.601 358.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1420 3.2e-05 2048 50 2656 611040 46.7387 56.0939 2920.39 1675.55 4698.85 4698.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 0.001024 4096 430 800 13200 2.70336 34.1478 129.995 166.887 166.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 560 0.000512 4096 112 5760 26640 6.60989 481.561 209.439 697.654 697.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1550 0.001024 1024 280 1280 17280 0.694272 17.6072 31.5942 49.9392 49.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 6.4e-05 512 390 384 253440 14.1747 6.6273 53.2316 206.304 280.522 280.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 0.000128 1024 350 864 122880 13.196 6.80691 115.811 206.45 342.418 342.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.000128 2048 440 7008 117120 23.7304 14.3747 1633.41 417.917 2089.57 2089.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 3.2e-05 4096 440 5184 554880 206.706 124.119 11703.3 3720.42 15754.8 15755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 690 0.000256 2048 80 1184 66240 5.8592 7.0793 111.504 209.862 334.385 334.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1420 3.2e-05 2048 50 2656 610560 46.8371 56.0927 2417.67 1676.62 4197.3 4197.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 0.001024 4096 430 800 12960 2.6848 28.3515 131.593 162.672 162.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 560 0.000512 4096 112 5760 26280 6.55405 399.032 208.341 613.973 614.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1550 0.001024 1024 280 1280 16920 0.685856 14.2356 31.1805 46.1457 46.2008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 6.4e-05 512 390 384 253440 14.6228 6.72086 44.7688 209.147 275.439 275.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 0.000128 1024 350 864 120960 13.6996 6.84781 94.8882 209.376 324.971 325.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.000128 2048 440 7008 118080 23.7755 14.5153 1370.96 418.574 1827.97 1828.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 3.2e-05 4096 440 5184 552960 207.083 124.063 9874.64 3715.97 13922 13922.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 690 0.000256 2048 80 1184 66304 5.82246 7.03338 190.11 209.211 412.256 412.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1420 3.2e-05 2048 50 2656 611328 46.7184 56.0148 4107.5 1675.5 5885.81 5885.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 0.001024 4096 430 800 13440 2.72237 47.6529 130.709 181.128 181.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 560 0.000512 4096 112 5760 26752 6.61344 678.984 209.431 895.074 895.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1550 0.001024 1024 280 1280 17408 0.694272 24.5922 30.5632 55.893 55.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 6.4e-05 512 390 384 258048 14.3335 6.70701 75.8333 208.962 306.023 306.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 0.000128 1024 350 864 124928 13.3116 6.86803 164.471 209.041 393.849 393.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.000128 2048 440 7008 118784 23.5657 14.3445 2325.01 417.894 2780.94 2781.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 3.2e-05 4096 440 5184 557056 205.917 123.818 16539.8 3718.52 20588.4 20588.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 690 0.000256 2048 80 1184 66048 5.83066 7.05331 129.2 209.759 351.923 352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1420 3.2e-05 2048 50 2656 611328 46.6616 56.1 2786.71 1677.45 4566.99 4567.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 0.001024 4096 430 800 13312 2.7199 32.6636 131.862 167.286 167.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 560 0.000512 4096 112 5760 26624 6.61456 458.85 209.635 675.145 675.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1550 0.001024 1024 280 1280 17152 0.694368 16.6009 31.472 48.8092 48.8632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 6.4e-05 512 390 384 253952 14.5675 6.7112 51.2969 209.254 282.015 282.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 0.000128 1024 350 864 122880 13.505 6.83418 110.361 209.418 340.271 340.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.000128 2048 440 7008 118784 23.6026 14.3446 1579.55 418.645 2036.28 2036.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 3.2e-05 4096 440 5184 557056 205.993 123.844 11230 3719.24 15279.3 15279.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 690 0.000256 2048 80 1184 66048 5.82246 7.03315 115.977 209.219 338.13 338.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1420 3.2e-05 2048 50 2656 610560 46.6854 55.9984 2523.81 1675.52 4302.09 4302.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 0.001024 4096 430 800 13056 2.70342 29.546 128.976 161.268 161.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 560 0.000512 4096 112 5760 26496 6.61091 420.192 209.943 636.791 636.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1550 0.001024 1024 280 1280 16896 0.687776 14.4887 30.2226 45.4413 45.4984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 6.4e-05 512 390 384 245760 14.6438 6.61686 44.7847 206.389 272.621 272.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 0.000128 1024 350 864 122880 13.1978 6.80624 100.12 206.637 326.918 327.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.000128 2048 440 7008 116736 23.4232 14.2673 1414.93 413.15 1865.9 1866.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 3.2e-05 4096 440 5184 556032 206.128 123.63 10296.4 3713.96 14340.4 14340.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 690 0.000256 2048 80 1200 66624 5.8504 7.05418 149.546 209.604 372.136 372.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1420 3.2e-05 2048 50 2680 611584 46.7903 55.99 3207.79 1675.74 4986.39 4986.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 0.001024 4096 430 800 13568 2.72784 37.1629 135.06 174.997 175.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 560 0.000512 4096 112 5760 26880 6.62691 527.907 209.562 744.141 744.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1550 0.001024 1024 280 1280 17504 0.69792 18.8403 32.2085 51.7899 51.8472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 6.4e-05 512 390 400 264192 14.0431 6.71491 61.2989 209.547 291.79 291.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 0.000128 1024 350 840 124928 13.349 6.83213 123.3 209.551 353.192 353.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 0.000128 2048 440 7000 119552 23.5727 14.353 1809.63 418.985 2266.68 2266.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 3.2e-05 4096 440 5200 556800 206.543 123.769 12913.9 3724.23 16968.7 16969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 690 0.000256 2048 80 1200 66432 5.84534 7.03738 251.992 209.379 474.334 474.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1420 3.2e-05 2048 50 2680 611456 46.7374 56.048 2067.79 1676.03 3846.69 3846.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1150 0.001024 4096 430 800 13504 2.72365 67.5062 134.472 204.746 204.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 560 0.000512 4096 112 5760 26816 6.61414 338.571 209.426 554.654 554.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1550 0.001024 1024 280 1280 17472 0.6952 12.286 31.7542 44.7795 44.8349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1560 6.4e-05 512 390 400 262144 14.0588 6.7063 49.2431 208.925 279.116 279.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 0.000128 1024 350 840 123904 13.3813 6.83008 79.3276 209.029 308.725 308.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 0.000128 2048 440 7000 119296 23.6442 14.3333 1163.21 419.219 1620.54 1620.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 3.2e-05 4096 440 5200 556544 206.278 123.742 8301.83 3719.53 12351.7 12351.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 690 0.000256 2048 80 1200 66640 5.87315 7.14138 169.631 209.85 392.572 392.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1420 3.2e-05 2048 50 2680 611600 46.8767 56.1388 3629.77 1677.78 5410.65 5410.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.001024 4096 430 800 13560 2.72582 42.2034 134.885 179.857 179.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 560 0.000512 4096 112 5760 26840 6.61571 602.999 209.619 819.279 819.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1550 0.001024 1024 280 1280 17480 0.696512 21.6576 31.8495 54.2464 54.3037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 6.4e-05 512 390 400 263680 14.1268 6.73344 69.4896 209.843 300.379 300.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 0.000128 1024 350 840 124800 13.4398 7.0656 141.163 209.794 371.621 371.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.000128 2048 440 7000 119360 23.7094 14.3949 2056.96 419.584 2514.78 2514.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 3.2e-05 4096 440 5200 556800 207.187 124.09 14767.6 3721.64 18820.8 18821.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 690 0.000256 2048 80 1200 66400 5.82451 7.06397 107.253 209.516 329.736 329.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1420 3.2e-05 2048 50 2680 611360 46.733 56.0625 2320.05 1677.21 4100.14 4100.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 0.001024 4096 430 800 13520 2.72179 27.0363 133.577 163.378 163.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 560 0.000512 4096 112 5760 26800 6.61504 380.228 209.605 596.489 596.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1550 0.001024 1024 280 1280 17440 0.699488 13.9355 30.6979 45.3757 45.4328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 6.4e-05 512 390 400 263680 14.0957 6.7215 44.9172 209.795 275.716 275.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 0.000128 1024 350 840 124160 13.4695 6.84259 89.9906 209.833 320.295 320.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.000128 2048 440 7000 119040 23.6551 14.3575 1303.59 419.599 1761.34 1761.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 3.2e-05 4096 440 5200 556160 206.904 123.908 9297.24 3724.85 13353.2 13353.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 690 0.000256 2048 80 1200 66480 5.85933 7.08416 88.2836 209.815 311.123 311.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1420 3.2e-05 2048 50 2680 611280 46.8006 56.1093 1893.92 1676.92 3673.82 3673.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1150 0.001024 4096 430 800 13440 2.71658 74.5988 133.931 211.292 211.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 560 0.000512 4096 112 5760 26760 6.61709 311.077 209.596 527.334 527.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1550 0.001024 1024 280 1280 17400 0.694976 11.4509 31.6129 43.8007 43.8583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1560 6.4e-05 512 390 400 261120 14.1733 6.71779 36.9135 208.942 266.93 267.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 0.000128 1024 350 840 122880 13.4965 6.84202 72.9913 209.005 302.491 302.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 0.000128 2048 440 7000 118080 23.6971 14.4362 1057.54 417.831 1513.65 1513.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 3.2e-05 4096 440 5200 555840 206.971 124.073 7586.44 3716.6 11634.4 11634.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 690 0.000256 2048 80 1200 66528 5.84198 7.05504 154.499 209.555 377.032 377.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1420 3.2e-05 2048 50 2680 611520 46.7621 56.1156 3366.89 1675.55 5145.39 5145.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 0.001024 4096 430 800 13536 2.72179 38.5951 135.538 176.896 176.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 560 0.000512 4096 112 5760 26832 6.61498 552.284 209.39 768.335 768.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1550 0.001024 1024 280 1280 17472 0.699008 19.8595 32.8045 53.4062 53.4628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 6.4e-05 512 390 400 262656 14.1081 6.71904 63.7311 209.274 294.017 294.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 0.000128 1024 350 840 124416 13.3967 6.83827 128.885 209.235 358.51 358.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.000128 2048 440 7000 119040 23.61 14.4338 1891.53 419.39 2349.1 2349.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 3.2e-05 4096 440 5200 556800 206.538 123.916 13512.1 3726.97 17569.8 17570.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 690 0.000256 2048 80 1200 66432 5.82269 7.05165 101.811 209.664 324.431 324.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1420 3.2e-05 2048 50 2680 611328 46.6759 55.9908 2196.28 1677.35 3976.37 3976.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 0.001024 4096 430 800 13440 2.71475 25.6875 131.027 159.473 159.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 560 0.000512 4096 112 5760 26784 6.61398 360.749 209.628 577.036 577.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1550 0.001024 1024 280 1280 17376 0.696192 13.1587 31.5809 45.4795 45.5332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 6.4e-05 512 390 400 261120 14.0097 6.68272 41.5665 208.458 270.905 271.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 0.000128 1024 350 840 122880 13.3872 6.8265 84.0011 208.564 312.937 313.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.000128 2048 440 7000 119040 23.5838 14.3353 1234.68 419.017 1691.75 1691.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 3.2e-05 4096 440 5200 556032 206.047 123.738 8779.9 3732.6 12842.6 12842.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 690 0.000256 2048 80 1200 66240 5.81645 7.04102 83.0556 209.24 305.233 305.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1420 3.2e-05 2048 50 2680 611136 46.7026 56.2313 1805.09 1676.88 3584.99 3585.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.001024 4096 430 800 13392 2.71974 21.2672 133.122 157.151 157.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 560 0.000512 4096 112 5760 26640 6.59866 293.857 209.072 509.572 509.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1550 0.001024 1024 280 1280 17280 0.691648 10.6744 30.2219 41.6299 41.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 6.4e-05 512 390 400 258048 14.0733 6.66163 34.1349 207.41 262.464 262.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 0.000128 1024 350 840 122112 13.3534 7.00349 68.6052 207.494 296.604 296.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.000128 2048 440 7000 118656 23.5744 14.4743 1010.56 417.906 1466.64 1466.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 3.2e-05 4096 440 5200 556416 206.665 123.866 7243.07 3723.46 11297.3 11297.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 690 0.000256 2048 80 1200 66528 5.85571 7.09632 223.207 209.843 446.083 446.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1420 3.2e-05 2048 50 2680 611520 46.8116 56.179 4807.58 1677.31 6587.96 6588.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.001024 4096 430 800 13552 2.72186 55.7138 132.147 190.629 190.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 560 0.000512 4096 112 5760 26824 6.6056 782.72 223.874 1013.24 1013.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1550 0.001024 1024 280 1280 17472 0.696832 28.8546 32.6799 62.2748 62.3286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 6.4e-05 512 390 400 263424 14.0855 6.72986 90.9194 209.437 321.357 321.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 0.000128 1024 350 840 124544 13.4112 6.84387 187.246 209.461 417.115 417.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.000128 2048 440 7000 119168 23.668 14.3642 2701.28 418.748 3158.19 3158.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 3.2e-05 4096 440 5200 556416 207.027 124.005 19142 3718.84 23192.1 23192.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 690 0.000256 2048 80 1200 66304 5.83843 7.05037 140.553 209.519 363.039 363.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1420 3.2e-05 2048 50 2680 611296 46.696 56.107 3018.71 1675.73 4797.32 4797.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.001024 4096 430 800 13440 2.71347 35.1662 133.856 171.779 171.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 560 0.000512 4096 112 5760 26768 6.61245 494.61 209.437 710.703 710.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1550 0.001024 1024 280 1280 17360 0.691296 17.9461 31.5283 50.2081 50.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 6.4e-05 512 390 400 261632 14.1776 6.71949 58.1861 209.306 288.577 288.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 0.000128 1024 350 840 123648 13.4657 7.09293 116.541 209.367 346.621 346.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.000128 2048 440 7000 119168 23.5978 14.3752 1700.46 418.722 2157.29 2157.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 3.2e-05 4096 440 5200 556416 206.346 123.914 12049.6 3716.22 16096.3 16096.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 690 0.000256 2048 80 1200 66192 5.86262 7.09142 113.981 209.637 336.651 336.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1420 3.2e-05 2048 50 2680 611184 46.7846 56.0893 2456.15 1675.46 4234.56 4234.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.001024 4096 430 800 13440 2.72384 28.7567 127.795 159.319 159.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 560 0.000512 4096 112 5760 26712 6.61539 403.114 209.401 619.176 619.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1550 0.001024 1024 280 1280 17304 0.692224 14.7069 30.4727 45.9142 45.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 6.4e-05 512 390 400 263424 14.1103 6.73549 48.1692 209.304 278.502 278.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 0.000128 1024 350 840 123648 13.5106 6.84522 95.7947 209.401 325.711 325.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.000128 2048 440 7000 118272 23.7556 14.3728 1377.84 418.625 1834.73 1834.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 3.2e-05 4096 440 5200 555072 207.224 124.027 9808.31 3718.6 13858.4 13858.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 690 0.000256 2048 80 1200 66432 5.83904 7.03837 207.52 209.415 429.895 429.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1420 3.2e-05 2048 50 2680 611456 46.6664 56.1892 4457.05 1676.27 6236.25 6236.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.001024 4096 430 800 13504 2.71718 51.7476 130.807 185.315 185.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 560 0.000512 4096 112 5760 26816 6.61341 726.744 209.466 942.869 942.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1550 0.001024 1024 280 1280 17472 0.69488 26.4523 32.6728 59.8627 59.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 6.4e-05 512 390 400 262144 14.0596 6.70698 84.9062 208.952 314.812 314.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 0.000128 1024 350 840 123904 13.3635 6.83091 173.208 210.187 403.747 403.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.000128 2048 440 7000 119296 23.6336 14.3369 2485.55 419.161 2942.81 2942.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 3.2e-05 4096 440 5200 556544 206.273 123.728 17780 3735.04 21845.3 21845.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 690 0.000256 2048 80 1200 66304 5.82694 7.03354 132.699 209.217 354.854 354.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1420 3.2e-05 2048 50 2680 611072 46.7005 56.0978 2823.1 1675.53 4601.51 4601.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.001024 4096 430 800 13440 2.71792 32.5977 136.193 171.551 171.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 560 0.000512 4096 112 5760 26752 6.61661 454.784 209.441 670.883 670.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1550 0.001024 1024 280 1280 17408 0.69632 16.2133 31.6212 48.5714 48.6265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 6.4e-05 512 390 400 262144 14.0721 6.70736 55.2792 208.972 285.213 285.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 0.000128 1024 350 840 122880 13.465 6.90995 109.106 209.052 338.687 338.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.000128 2048 440 7000 118784 23.5865 14.3305 1508.48 417.906 1964.43 1964.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 3.2e-05 4096 440 5200 556032 206.503 123.759 11220.1 3719.91 15270.5 15270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 690 0.000256 2048 80 1200 66048 5.80208 7.01498 107.208 208.896 329 329.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1420 3.2e-05 2048 50 2680 611328 46.6719 55.9925 2303.32 1677.61 4083.68 4083.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.001024 4096 430 800 13248 2.70291 26.9062 131.258 160.909 160.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 560 0.000512 4096 112 5760 26688 6.61286 372.62 209.632 588.911 588.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1550 0.001024 1024 280 1280 17280 0.694784 13.3412 31.5581 45.6355 45.6943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 6.4e-05 512 390 400 258048 13.9587 6.61875 44.3085 206.464 271.533 271.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 0.000128 1024 350 840 119808 13.4376 6.79296 86.342 206.574 313.309 313.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.000128 2048 440 7000 118272 23.5393 14.3085 1242.97 417.099 1698.05 1698.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 3.2e-05 4096 440 5200 554496 206.599 123.768 9155.24 3728.39 13214.3 13214.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 690 0.000256 2048 80 1200 66528 5.86074 7.0697 211.637 209.852 434.499 434.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1420 3.2e-05 2048 50 2680 611424 46.8234 56.1336 4586.11 1677.35 6366.5 6366.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.001024 4096 430 800 13536 2.72755 53.0944 134.701 190.566 190.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 560 0.000512 4096 112 5760 26784 6.61043 751.11 209.575 967.339 967.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1550 0.001024 1024 280 1280 17424 0.694272 27.3915 30.593 58.7218 58.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 6.4e-05 512 390 400 262656 14.0767 7.12294 87.2789 208.94 317.602 317.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 0.000128 1024 350 840 124416 13.3525 6.84442 177.239 208.981 406.57 406.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.000128 2048 440 7000 119232 23.7046 14.3682 2580.5 419.33 3038.05 3038.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 3.2e-05 4096 440 5200 556416 206.839 124.005 18332.2 3720.09 22383.4 22383.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 690 0.000256 2048 80 1200 66240 5.82112 7.1209 138.441 209.051 360.513 360.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1420 3.2e-05 2048 50 2680 611136 46.721 56.105 2971.75 1675.34 4750 4750.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.001024 4096 430 800 13392 2.71325 34.4785 133.717 170.952 171.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 560 0.000512 4096 112 5760 26640 6.59571 484.115 208.882 699.636 699.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1550 0.001024 1024 280 1280 17280 0.69328 17.6971 30.3773 48.8091 48.8636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 6.4e-05 512 390 400 258048 14.0634 6.65859 56.1109 207.223 284.242 284.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 0.000128 1024 350 840 122112 13.347 6.81779 113.118 207.31 340.749 340.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.000128 2048 440 7000 118656 23.5661 14.3565 1663.43 417.529 2119.01 2119.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 3.2e-05 4096 440 5200 556416 206.666 123.895 11842.5 3714.53 15887.9 15888.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 690 0.000256 2048 80 1200 66096 5.83658 7.04102 121.779 209.267 344.003 344.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1420 3.2e-05 2048 50 2680 611280 46.8301 56.1069 2622.76 1675.72 4401.5 4401.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.001024 4096 430 800 13392 2.72384 31.1308 133.102 166.998 167.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 560 0.000512 4096 112 5760 26568 6.5936 427.805 208.899 643.341 643.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1550 0.001024 1024 280 1280 17280 0.695616 15.6313 30.4705 46.8396 46.8965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 6.4e-05 512 390 400 262656 14.0858 6.7193 50.4401 208.827 280.257 280.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 0.000128 1024 350 840 124416 13.3823 6.84256 101.838 208.969 331.193 331.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.000128 2048 440 7000 117504 23.7484 14.4099 1457.24 417.751 1913.28 1913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 3.2e-05 4096 440 5200 554688 207.631 124.056 10454.9 3723.83 14510.7 14510.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 690 0.000256 2048 80 1200 66240 5.82451 7.04563 108.504 209.643 331.096 331.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1420 3.2e-05 2048 50 2680 610560 46.673 56.0584 2336.77 1676.63 4116.21 4116.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.001024 4096 430 800 13248 2.71622 27.247 134.885 164.892 164.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 560 0.000512 4096 112 5760 26496 6.59251 382.884 209.094 598.615 598.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1550 0.001024 1024 280 1280 16992 0.689024 13.7523 31.2588 45.7426 45.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 6.4e-05 512 390 400 248832 14.1777 6.57203 43.3562 204.435 268.723 268.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 0.000128 1024 350 840 119808 13.2162 6.77862 88.9299 204.616 313.698 313.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.000128 2048 440 7000 117504 23.4691 14.3263 1307.84 415.241 1761.01 1761.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 3.2e-05 4096 440 5200 555264 206.522 123.822 9397.65 3728.15 13456.4 13456.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 690 0.000256 2048 80 1200 66400 5.83885 7.06109 199.401 209.344 421.725 421.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1420 3.2e-05 2048 50 2680 611360 46.7436 56.1172 4289.02 1675.82 6067.78 6067.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 0.001024 4096 430 800 13520 2.72179 49.5432 133.352 185.66 185.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 560 0.000512 4096 112 5760 26800 6.61434 705.391 209.432 921.482 921.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1550 0.001024 1024 280 1280 17440 0.69904 25.6389 31.6405 58.0232 58.0772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 6.4e-05 512 390 400 263680 14.1048 6.72106 82.8596 209.666 313.539 313.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 0.000128 1024 350 840 124160 13.4555 6.84262 165.537 209.66 395.652 395.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.000128 2048 440 7000 119040 23.643 14.3831 2410.1 419.146 2867.42 2867.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 3.2e-05 4096 440 5200 556160 206.909 123.911 17156.9 3720.85 21208.9 21209.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 690 0.000256 2048 80 1200 66240 5.81024 7.0335 134.853 209.28 357.056 357.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1420 3.2e-05 2048 50 2680 611200 46.6314 55.9732 2920.22 1676.8 4699.71 4699.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 0.001024 4096 430 800 13440 2.72384 33.6812 133.102 169.55 169.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 560 0.000512 4096 112 5760 26720 6.61091 483.568 209.584 699.807 699.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1550 0.001024 1024 280 1280 17280 0.692224 17.3708 30.4532 48.558 48.6134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 6.4e-05 512 390 400 261120 14.236 6.71101 56.4721 209.824 287.42 287.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 0.000128 1024 350 840 120320 13.3557 6.80189 110.277 206.486 337.077 337.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.000128 2048 440 7000 117760 23.5173 14.334 1636.51 416.285 2090.78 2090.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 3.2e-05 4096 440 5200 555520 206.511 123.839 11755.4 3733.44 15819.4 15819.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 690 0.000256 2048 80 1200 66240 5.82829 7.05178 113.414 209.313 335.688 335.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1420 3.2e-05 2048 50 2680 611040 46.7436 56.1623 2449.97 1675.16 4228.12 4228.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 0.001024 4096 430 800 13200 2.70906 28.6496 134.27 165.672 165.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 560 0.000512 4096 112 5760 26640 6.61424 403.782 209.406 619.848 619.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1550 0.001024 1024 280 1280 17280 0.69632 14.6227 31.5938 46.9551 47.0101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 6.4e-05 512 390 400 253440 14.1846 6.63142 46.0315 206.266 273.298 273.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 0.000128 1024 350 840 119040 13.4901 6.80483 92.2773 206.418 319.149 319.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.000128 2048 440 7000 117120 23.7318 14.3992 1365.92 417.875 1822.05 1822.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 3.2e-05 4096 440 5200 554880 206.877 123.93 9882.91 3720.03 13934 13934.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 690 0.000256 2048 80 1200 65920 5.81024 7.01248 111.035 208.699 332.638 332.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1420 3.2e-05 2048 50 2680 611200 46.6727 55.982 2404.36 1676.21 4183.3 4183.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 0.001024 4096 430 800 13120 2.70541 28.3361 134.58 165.663 165.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 560 0.000512 4096 112 5760 26560 6.61504 406.065 209.434 622.16 622.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1550 0.001024 1024 280 1280 16960 0.685856 14.1261 32.3284 47.1824 47.2392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 6.4e-05 512 390 400 256000 14.066 6.61936 45.4394 206.352 272.664 272.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 0.000128 1024 350 840 117760 13.5736 6.79859 89.489 206.555 316.571 316.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.000128 2048 440 7000 115200 23.527 14.251 1330.4 412.935 1781.25 1781.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 3.2e-05 4096 440 5200 555520 206.864 123.808 9879.29 3727.04 13937.3 13937.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 690 0.000256 2048 80 1200 66432 5.8327 7.04922 187.127 209.466 409.556 409.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1420 3.2e-05 2048 50 2680 611328 46.6227 56.1623 4040.55 1675.73 5819.15 5819.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 0.001024 4096 430 800 13440 2.71213 46.5838 132.719 182.06 182.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 560 0.000512 4096 112 5760 26784 6.61789 668.269 209.436 884.37 884.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1550 0.001024 1024 280 1280 17376 0.693504 24.091 30.4766 55.3038 55.3574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 6.4e-05 512 390 400 261120 14.0146 6.68262 76.8541 208.255 305.993 306.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 0.000128 1024 350 840 122880 13.378 6.82189 153.131 208.307 381.804 381.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.000128 2048 440 7000 119040 23.5716 14.3392 2281.53 418.489 2738.06 2738.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 3.2e-05 4096 440 5200 556032 206.101 123.767 16454.8 3723.74 20508.8 20509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 690 0.000256 2048 80 1200 66048 5.79712 7.03891 133.017 208.701 354.633 354.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1420 3.2e-05 2048 50 2680 611328 46.6493 55.9973 2884.96 1676.01 4663.69 4663.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.001024 4096 430 800 13248 2.70131 33.491 130.115 166.351 166.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 560 0.000512 4096 112 5760 26688 6.6217 473.658 209.431 689.756 689.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1550 0.001024 1024 280 1280 17280 0.692288 17.1495 30.4716 48.3555 48.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 6.4e-05 512 390 400 258048 13.9491 6.6127 54.4365 206.262 281.447 281.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 0.000128 1024 350 840 119808 13.4254 6.80384 107.859 206.375 334.62 334.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.000128 2048 440 7000 118272 23.5549 14.3445 1622.62 416.689 2077.34 2077.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 3.2e-05 4096 440 5200 554496 206.589 123.804 11527.5 3717.94 15576.1 15576.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 690 0.000256 2048 80 1200 66240 5.81709 7.04883 110.349 209.667 332.959 333.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1420 3.2e-05 2048 50 2680 610560 46.6739 55.9623 2371.74 1676.84 4151.29 4151.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.001024 4096 430 800 13248 2.71725 27.6043 131.733 162.096 162.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 560 0.000512 4096 112 5760 26496 6.6048 387.871 209.119 603.64 603.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1550 0.001024 1024 280 1280 16992 0.690304 13.8363 32.3139 46.8834 46.9361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 6.4e-05 512 390 400 248832 14.1736 6.57203 43.843 204.459 269.239 269.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 0.000128 1024 350 840 119808 13.2152 6.77859 89.8351 204.643 314.629 314.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.000128 2048 440 7000 117504 23.4534 14.3459 1328.15 415.35 1781.43 1781.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 3.2e-05 4096 440 5200 555264 206.488 123.839 9527.81 3731.14 13589.6 13589.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 690 0.000256 2048 80 1200 66048 5.81581 7.04339 103.87 209.37 326.177 326.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1420 3.2e-05 2048 50 2680 610560 46.6805 56.1199 2225.49 1676.77 4005.14 4005.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.001024 4096 430 800 13056 2.70746 24.9201 131.207 158.878 158.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 560 0.000512 4096 112 5760 26496 6.60944 362.858 209.589 579.102 579.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1550 0.001024 1024 280 1280 16896 0.688128 13.0217 30.2426 43.9935 44.0503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 6.4e-05 512 390 400 258048 13.9512 6.6216 42.3955 206.547 269.7 269.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 0.000128 1024 350 840 116736 13.6856 6.79658 81.912 206.789 309.339 309.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.000128 2048 440 7000 116736 23.4309 14.2645 1231.6 413.41 1682.84 1682.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 3.2e-05 4096 440 5200 552960 207.614 123.981 8838.69 3753.7 12924.3 12924.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 690 0.000256 2048 80 1200 66400 5.86579 7.06989 193.911 209.557 416.485 416.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1420 3.2e-05 2048 50 2680 611400 46.8949 56.1992 4204.77 1675.41 5983.35 5983.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.001024 4096 430 800 13500 2.72726 48.4869 134.484 185.743 185.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 560 0.000512 4096 112 5760 26800 6.62979 691.372 209.486 907.531 907.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1550 0.001024 1024 280 1280 17400 0.692416 25.0309 31.5601 57.3266 57.3844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 6.4e-05 512 390 400 262400 14.0404 6.70669 80.9263 208.341 310.2 310.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 0.000128 1024 350 840 123200 13.4369 6.84611 161.393 208.34 390.175 390.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.000128 2048 440 7000 119200 23.74 14.4138 2369.15 418.647 2826.08 2826.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 3.2e-05 4096 440 5200 556800 207.516 124.108 16870 3719.28 20921.2 20921.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 690 0.000256 2048 80 1200 66000 5.83488 7.11251 132.574 208.787 354.391 354.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1420 3.2e-05 2048 50 2680 611200 46.77 56.1124 2858.87 1675.96 4637.79 4637.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.001024 4096 430 800 13400 2.72384 32.9339 133.054 168.755 168.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 560 0.000512 4096 112 5760 26600 6.60781 465.689 208.99 681.331 681.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1550 0.001024 1024 280 1280 17200 0.694208 16.9879 32.4446 50.1698 50.2265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 6.4e-05 512 390 400 256000 14.0881 6.62826 53.9404 206.248 281.088 281.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 0.000128 1024 350 840 121600 13.3185 6.82189 108.643 206.377 335.317 335.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.000128 2048 440 7000 118400 23.654 14.4317 1598.54 416.837 2053.6 2053.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 3.2e-05 4096 440 5200 555200 207.586 124.03 11438.1 3717.85 15487.8 15488.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 690 0.000256 2048 80 1200 65400 5.84067 7.07584 112.91 208.718 334.623 334.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1420 3.2e-05 2048 50 2680 610800 46.934 56.1828 2486.03 1677.27 4266.5 4266.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.001024 4096 430 800 13200 2.7137 28.3405 129.462 160.559 160.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 560 0.000512 4096 112 5760 26400 6.56912 416.328 208.642 631.584 631.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1550 0.001024 1024 280 1280 17100 0.6936 14.5507 30.2899 45.5769 45.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 6.4e-05 512 390 400 259200 13.9715 6.63552 48.0526 206.508 275.348 275.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 0.000128 1024 350 840 120000 13.4875 6.81984 94.3525 206.7 321.519 321.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.000128 2048 440 7000 115200 23.6593 14.3064 1364.98 413.211 1816.29 1816.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 3.2e-05 4096 440 5200 554400 208.167 124.217 10245.5 3731.57 14309.8 14310
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 690 0.000256 2048 80 1200 65600 5.83885 7.05331 105.348 209.342 327.666 327.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1420 3.2e-05 2048 50 2680 610400 46.7769 56.0928 2271.86 1674.53 4049.35 4049.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.001024 4096 430 800 13200 2.7249 26.512 131.869 161.149 161.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 560 0.000512 4096 112 5760 26400 6.60685 370.781 209.254 586.685 586.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1550 0.001024 1024 280 1280 16800 0.688128 13.352 25.8468 39.9288 39.9832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 6.4e-05 512 390 400 256000 14.092 6.63386 43.5372 206.4 270.85 270.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 0.000128 1024 350 840 121600 13.3063 6.81046 87.7717 206.66 314.707 314.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.000128 2048 440 7000 115200 23.5576 14.336 1245.72 413.138 1696.88 1696.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 3.2e-05 4096 440 5200 553600 207.755 124.126 9065.5 3740.1 13137.8 13138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 690 0.000256 2048 80 1200 66624 5.83475 7.09123 162.211 209.678 384.895 384.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1420 3.2e-05 2048 50 2688 611456 46.7663 56.0169 3474.03 1676.38 5253.26 5253.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 0.001024 4096 430 816 13472 2.73658 41.0213 134.063 177.867 177.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 560 0.000512 4096 112 5760 26880 6.62518 569.166 209.641 785.476 785.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1550 0.001024 1024 280 1296 17472 0.700416 20.8179 30.8703 52.4313 52.4861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 6.4e-05 512 390 384 262144 14.1637 6.71539 63.0705 209.627 293.761 293.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 0.000128 1024 350 864 124928 13.3637 6.83258 139.266 210.314 369.932 370.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 0.000128 2048 440 7008 119296 23.6034 14.3362 1948.36 419.084 2405.51 2405.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 3.2e-05 4096 440 5184 556544 206.041 123.952 13885.3 3719.65 17935.2 17935.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 690 0.000256 2048 80 1200 66432 5.83952 7.15162 272.089 209.561 494.726 494.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1420 3.2e-05 2048 50 2688 611328 46.7193 56.0527 2231.05 1677.42 4011.33 4011.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1150 0.001024 4096 430 816 13440 2.73488 79.6791 134.953 217.411 217.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 560 0.000512 4096 112 5760 26816 6.62013 364.332 209.676 580.674 580.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1550 0.001024 1024 280 1296 17408 0.694688 13.4726 32.7455 46.9575 47.0116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1560 6.4e-05 512 390 384 260096 14.2183 6.70675 50.8226 209.153 281.089 281.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 0.000128 1024 350 864 123904 13.363 6.82822 89.3121 209.128 318.791 318.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 0.000128 2048 440 7008 119296 23.654 14.3409 1249.66 419.558 1707.37 1707.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 3.2e-05 4096 440 5184 556032 206.681 123.939 8834.45 3732.73 12898.1 12898.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 690 0.000256 2048 80 1200 66432 5.82224 7.05309 270.852 209.652 493.459 493.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1420 3.2e-05 2048 50 2688 611136 46.6125 56.2421 1843.5 1677.18 3623.61 3623.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1150 0.001024 4096 430 816 13344 2.72189 79.1749 132.227 214.169 214.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 560 0.000512 4096 112 5760 26784 6.61526 300.515 209.696 516.87 516.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1550 0.001024 1024 280 1296 17376 0.692224 11.049 30.3576 42.14 42.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1560 6.4e-05 512 390 384 258048 14.1979 6.68202 45.0437 208.491 274.602 274.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 0.000128 1024 350 864 122880 13.3769 6.82355 72.675 208.487 301.52 301.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 0.000128 2048 440 7008 119040 23.5701 14.336 1032.51 418.851 1489.4 1489.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 3.2e-05 4096 440 5184 556032 206.021 123.88 7311.5 3719.99 11361.7 11361.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 690 0.000256 2048 80 1200 66640 5.8648 7.0697 154.848 210.082 377.944 378.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1420 3.2e-05 2048 50 2688 611440 46.8952 56.1459 3373.19 1677.72 5154.02 5154.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 0.001024 4096 430 816 13440 2.73014 39.2528 135.392 177.419 177.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 560 0.000512 4096 112 5760 26840 6.61523 550.97 209.633 767.261 767.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1550 0.001024 1024 280 1296 17480 0.697856 20.0522 30.857 51.6502 51.7059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 6.4e-05 512 390 384 262400 14.2087 6.72768 61.091 209.789 291.999 292.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 0.000128 1024 350 864 124800 13.4375 6.84134 133.869 209.803 364.109 364.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.000128 2048 440 7008 119040 23.7434 14.3831 1887.67 419.422 2345.35 2345.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 3.2e-05 4096 440 5184 556480 207.581 124.22 13433.1 3733.76 17499 17499.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 690 0.000256 2048 80 1200 66400 5.83206 7.04333 101.879 209.346 324.177 324.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1420 3.2e-05 2048 50 2688 611200 46.7475 56.1725 2203.01 1675.82 3981.82 3981.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 0.001024 4096 430 816 13360 2.72282 25.6992 134.244 162.71 162.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 560 0.000512 4096 112 5760 26800 6.61709 360.35 209.432 576.441 576.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1550 0.001024 1024 280 1296 17440 0.697024 13.2992 30.5991 44.638 44.6938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 6.4e-05 512 390 384 261120 14.2548 6.72141 39.9914 209.679 270.828 270.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 0.000128 1024 350 864 124160 13.4416 6.84237 87.534 209.662 317.637 317.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.000128 2048 440 7008 119040 23.6788 14.3569 1233.2 419.275 1690.64 1690.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 3.2e-05 4096 440 5184 556160 206.763 124.106 8745.55 3718.69 12795.4 12795.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 690 0.000256 2048 80 1200 66480 5.85526 7.08749 83.3993 209.665 306.086 306.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1420 3.2e-05 2048 50 2688 611040 46.8233 56.2012 1800.01 1675.84 3578.96 3579.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 0.001024 4096 430 816 13320 2.72179 21.1497 133.192 157.105 157.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 560 0.000512 4096 112 5760 26760 6.61571 292.678 209.431 508.77 508.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1550 0.001024 1024 280 1296 17400 0.692352 10.817 31.4548 43.005 43.0613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 6.4e-05 512 390 384 261120 14.1691 6.71328 33.0484 208.783 262.897 263.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 0.000128 1024 350 864 122880 13.4864 6.8416 70.8326 208.856 300.173 300.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 0.000128 2048 440 7008 118080 23.702 14.3667 1000.35 417.519 1456.08 1456.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 3.2e-05 4096 440 5184 554880 207.704 124.235 7153.93 3719.05 11205.2 11205.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 690 0.000256 2048 80 1200 66528 5.83594 7.05414 215.435 209.731 438.135 438.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1420 3.2e-05 2048 50 2688 611328 46.6801 56.1202 4694.82 1676.92 6474.62 6474.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 0.001024 4096 430 816 13440 2.7264 53.8545 132.463 189.088 189.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 560 0.000512 4096 112 5760 26832 6.62115 759.839 209.562 976.066 976.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1550 0.001024 1024 280 1296 17472 0.69616 28.4728 30.5937 59.8059 59.8608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 6.4e-05 512 390 384 261120 14.1986 6.72406 83.7601 209.39 314.259 314.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 0.000128 1024 350 864 124416 13.3711 6.84032 188.934 209.406 418.706 418.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.000128 2048 440 7008 119040 23.5932 14.4223 2625.99 418.621 3082.76 3082.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 3.2e-05 4096 440 5184 556416 206.715 124.107 18540.1 3725.26 22596.4 22596.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 690 0.000256 2048 80 1200 66432 5.81635 7.14547 135.936 209.473 358.447 358.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1420 3.2e-05 2048 50 2688 611136 46.612 55.9868 2947.53 1675.79 4725.99 4726.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 0.001024 4096 430 816 13344 2.71994 34.1292 131.086 167.978 168.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 560 0.000512 4096 112 5760 26784 6.61722 480.596 209.438 696.695 696.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1550 0.001024 1024 280 1296 17376 0.692224 17.6819 30.5129 48.9284 48.9834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 6.4e-05 512 390 384 258048 14.2036 6.68672 53.6925 208.258 283.03 283.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 0.000128 1024 350 864 122880 13.3838 6.82134 116.776 208.315 345.452 345.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.000128 2048 440 7008 119040 23.5752 14.3359 1652.81 418.499 2109.36 2109.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 3.2e-05 4096 440 5184 556032 205.969 123.908 11677.9 3720.89 15729 15729.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 690 0.000256 2048 80 1200 66240 5.81654 7.09565 108.924 209.113 331.034 331.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1420 3.2e-05 2048 50 2688 611136 46.6987 56.2217 2382.36 1675.83 4161.2 4161.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 0.001024 4096 430 816 13248 2.71651 27.326 131.897 161.985 162.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 560 0.000512 4096 112 5760 26640 6.60275 388.246 208.943 603.836 603.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1550 0.001024 1024 280 1296 17280 0.692224 14.3417 30.4105 45.4879 45.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 6.4e-05 512 390 384 258048 14.0721 6.65293 43.8305 207.289 272.033 272.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 0.000128 1024 350 864 122112 13.3452 6.82032 94.9528 207.432 322.713 322.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.000128 2048 440 7008 118656 23.5642 14.3526 1337.33 417.659 1793.05 1793.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 3.2e-05 4096 440 5184 555264 207.035 124.08 9455.37 3725.72 13512.5 13512.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 690 0.000256 2048 80 1200 66048 5.81306 7.06765 92.2893 208.895 314.148 314.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1420 3.2e-05 2048 50 2688 610944 46.6862 56.0021 2011.03 1677.6 3791.39 3791.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 0.001024 4096 430 816 13248 2.7249 23.7571 131.231 157.755 157.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 560 0.000512 4096 112 5760 26688 6.62118 326.31 209.633 542.61 542.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1550 0.001024 1024 280 1296 17280 0.693856 12.0344 30.4442 43.2164 43.2722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 6.4e-05 512 390 384 251904 14.2805 6.61498 36.2434 206.455 263.781 263.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 0.000128 1024 350 864 119808 13.4089 6.80266 78.2856 206.573 305.23 305.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.000128 2048 440 7008 118272 23.564 14.3235 1121.77 417.083 1576.87 1576.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 3.2e-05 4096 440 5184 554496 206.592 123.818 7961.85 3723.64 12016.2 12016.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 690 0.000256 2048 80 1200 66528 5.86506 7.13677 199.995 209.859 422.931 423.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1420 3.2e-05 2048 50 2688 611296 46.8109 56.1889 4339.16 1677.45 6119.69 6119.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 0.001024 4096 430 816 13440 2.72941 49.8894 133.931 186.595 186.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 560 0.000512 4096 112 5760 26824 6.61027 701.685 209.719 918.062 918.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1550 0.001024 1024 280 1296 17416 0.695456 26.2609 30.5364 57.5328 57.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 6.4e-05 512 390 384 261632 14.2007 6.72589 78.2833 209.451 308.844 308.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 0.000128 1024 350 864 124544 13.4135 6.84275 175.003 209.487 404.9 405.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.000128 2048 440 7008 118720 23.7168 14.3718 2420.77 418.784 2877.77 2877.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 3.2e-05 4096 440 5184 555968 207.358 124.232 17142.1 3723.62 21197.6 21197.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 690 0.000256 2048 80 1200 66304 5.83107 7.05811 126.418 209.708 349.093 349.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1420 3.2e-05 2048 50 2688 611072 46.7069 56.0962 2742.36 1677.31 4522.55 4522.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 0.001024 4096 430 816 13328 2.72352 31.7973 134.349 168.912 168.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 560 0.000512 4096 112 5760 26768 6.61094 447.123 209.631 663.408 663.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1550 0.001024 1024 280 1296 17360 0.694048 16.585 30.5365 47.8597 47.9121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 6.4e-05 512 390 384 261632 14.1653 6.71987 51.7192 209.493 282.283 282.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 0.000128 1024 350 864 123648 13.4549 6.8328 110.098 209.565 340.104 340.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.000128 2048 440 7008 118272 23.6862 14.3521 1529.25 418.927 1986.35 1986.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 3.2e-05 4096 440 5184 555520 207.138 124.089 10855.6 3728.55 14915.6 14915.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 690 0.000256 2048 80 1200 66192 5.86157 7.13504 104.391 209.666 327.133 327.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1420 3.2e-05 2048 50 2688 610848 46.8152 56.1029 2251.7 1675.57 4030.26 4030.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 0.001024 4096 430 816 13272 2.72298 26.1551 134.251 163.171 163.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 560 0.000512 4096 112 5760 26712 6.60653 367.97 209.434 584.052 584.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1550 0.001024 1024 280 1296 17304 0.695392 13.5616 30.6187 44.9162 44.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 6.4e-05 512 390 384 258048 14.4585 6.7352 41.7075 209.338 272.425 272.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 0.000128 1024 350 864 123648 13.5182 6.84122 90.5916 209.494 320.602 320.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.000128 2048 440 7008 118272 23.7445 14.3718 1255.57 418.697 1712.52 1712.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 3.2e-05 4096 440 5184 555072 206.721 124.205 8917.89 3718.75 12967.9 12968.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 690 0.000256 2048 80 1200 65856 5.7944 7.01206 93.9604 208.61 315.456 315.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1420 3.2e-05 2048 50 2688 610624 46.6598 55.9973 2031.55 1675.39 3809.68 3809.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 0.001024 4096 430 816 13216 2.72026 23.5766 133.262 159.605 159.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 560 0.000512 4096 112 5760 26656 6.61504 331.579 209.445 547.685 547.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1550 0.001024 1024 280 1296 17248 0.694208 12.2729 30.5117 43.5237 43.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 6.4e-05 512 390 384 258048 14.0391 6.63846 37.9499 206.969 265.787 265.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 0.000128 1024 350 864 121856 13.3247 6.81389 79.96 207.114 307.37 307.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.000128 2048 440 7008 118272 23.656 14.3374 1135.08 418.829 1592.04 1592.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 3.2e-05 4096 440 5184 553728 206.922 123.847 8046.15 3722.2 12099.4 12099.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 690 0.000256 2048 80 1200 66432 5.82656 7.04355 193.267 209.56 415.779 415.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1420 3.2e-05 2048 50 2688 611328 46.6493 56.2413 4193.14 1677.41 5973.52 5973.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 0.001024 4096 430 816 13440 2.73318 48.8621 131.562 183.2 183.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 560 0.000512 4096 112 5760 26816 6.60352 673.37 209.611 889.629 889.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1550 0.001024 1024 280 1296 17408 0.6944 24.6338 31.5848 56.9784 57.0348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 6.4e-05 512 390 384 260096 14.1992 6.71011 77.3723 209.096 307.564 307.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 0.000128 1024 350 864 123904 13.3561 6.83088 167.483 209.127 396.953 397.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.000128 2048 440 7008 119296 23.6392 14.3524 2288.3 421.022 2747.45 2747.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 3.2e-05 4096 440 5184 556032 206.672 123.917 16539.3 3722.34 20592.6 20592.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 690 0.000256 2048 80 1200 66304 5.81261 7.03626 126.367 209.214 348.513 348.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1420 3.2e-05 2048 50 2688 611072 46.6959 55.9681 2706.18 1675.54 4484.46 4484.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 0.001024 4096 430 816 13312 2.71933 31.5086 132.145 166.417 166.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 560 0.000512 4096 112 5760 26752 6.61248 432.945 209.437 649.037 649.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1550 0.001024 1024 280 1296 17280 0.69008 15.7476 30.425 46.905 46.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 6.4e-05 512 390 384 258048 14.3485 6.7031 49.5986 208.965 279.806 279.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 0.000128 1024 350 864 122880 13.4819 6.83523 108.112 209.055 337.643 337.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.000128 2048 440 7008 118784 23.5837 14.4087 1444.08 417.9 1900.11 1900.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 3.2e-05 4096 440 5184 556032 206.715 123.856 10647.9 3722.25 14701 14701.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 690 0.000256 2048 80 1200 66048 5.80954 7.0144 105.562 208.87 327.338 327.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1420 3.2e-05 2048 50 2688 610944 46.6755 56.03 2257.36 1677.41 4037.55 4037.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 0.001024 4096 430 816 13248 2.71974 27.0915 135.432 165.286 165.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 560 0.000512 4096 112 5760 26688 6.61405 359.933 210.137 576.728 576.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1550 0.001024 1024 280 1296 17280 0.694368 12.8717 31.5861 45.1984 45.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 6.4e-05 512 390 384 251904 14.2735 6.60909 40.9558 206.436 268.456 268.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 0.000128 1024 350 864 119808 13.4245 6.79731 88.6827 206.553 315.615 315.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.000128 2048 440 7008 118272 23.5428 14.3272 1178.52 417.204 1633.73 1633.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 3.2e-05 4096 440 5184 554496 206.598 123.783 8901.91 3721.01 12953.6 12953.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 690 0.000256 2048 80 1200 66048 5.83552 7.05101 93.0782 209.73 315.775 315.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1420 3.2e-05 2048 50 2688 610816 46.6821 55.9973 1987.46 1677.24 3767.46 3767.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 0.001024 4096 430 816 13056 2.70746 23.0543 133.651 159.455 159.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 560 0.000512 4096 112 5760 26624 6.61622 317.168 209.618 533.445 533.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1550 0.001024 1024 280 1296 17152 0.69552 11.3009 30.4418 42.4811 42.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 6.4e-05 512 390 384 253952 14.5827 6.71018 36.0877 209.228 266.793 266.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 0.000128 1024 350 864 122880 13.5081 6.83264 79.0949 209.388 308.982 309.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.000128 2048 440 7008 118784 23.6107 14.3349 1043.29 418.635 1500 1500.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 3.2e-05 4096 440 5184 555008 207.201 123.929 7827.98 3732.9 11892.3 11892.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 690 0.000256 2048 80 1200 66528 5.85718 7.06944 188.797 209.822 411.629 411.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1420 3.2e-05 2048 50 2688 611280 46.807 56.1456 4125.45 1677.08 5905.56 5905.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 0.001024 4096 430 816 13392 2.72512 48.2015 130.636 181.61 181.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 560 0.000512 4096 112 5760 26784 6.61197 677.827 209.464 893.95 894.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1550 0.001024 1024 280 1296 17424 0.69696 25.0855 31.6996 57.5262 57.5809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 6.4e-05 512 390 384 260352 14.1885 6.71539 75.8526 217.312 314.256 314.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 0.000128 1024 350 864 124416 13.3569 6.84768 164.405 208.944 393.711 393.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.000128 2048 440 7008 119232 23.6923 14.4365 2320.76 419.265 2778.3 2778.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 3.2e-05 4096 440 5184 555840 207.156 124.187 16608.4 3723.36 20663.4 20663.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 690 0.000256 2048 80 1200 66240 5.81152 7.0656 131.937 209.083 353.975 354.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1420 3.2e-05 2048 50 2688 611136 46.7272 56.0445 2859.98 1675.63 4638.46 4638.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 0.001024 4096 430 816 13248 2.7153 33.4861 133.986 170.232 170.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 560 0.000512 4096 112 5760 26640 6.5913 464.895 208.923 680.454 680.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1550 0.001024 1024 280 1296 17280 0.694176 17.1887 30.4067 48.3324 48.3885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 6.4e-05 512 390 384 258048 14.0748 6.65802 51.8958 207.256 280.066 280.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 0.000128 1024 350 864 122112 13.3495 6.8216 112.644 207.354 340.33 340.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.000128 2048 440 7008 118656 23.5647 14.3559 1601.92 417.589 2057.56 2057.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 3.2e-05 4096 440 5184 555264 207.044 124.069 11447.6 3721.48 15500.4 15500.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 690 0.000256 2048 80 1200 66096 5.84266 7.05187 111.585 209.437 333.997 334.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1420 3.2e-05 2048 50 2688 610848 46.8239 56.1295 2424.34 1677.25 4204.62 4204.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 0.001024 4096 430 816 13176 2.71578 28.8549 131.963 163.578 163.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 560 0.000512 4096 112 5760 26568 6.6047 396.661 209.075 612.385 612.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1550 0.001024 1024 280 1296 17280 0.698272 14.6252 26.2978 41.6642 41.7217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 6.4e-05 512 390 384 255744 14.5081 6.71824 44.1843 209.003 274.602 274.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 0.000128 1024 350 864 124416 13.3932 6.84861 97.9387 209.143 327.483 327.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.000128 2048 440 7008 117504 23.755 14.3649 1348.94 418.103 1805.29 1805.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 3.2e-05 4096 440 5184 554688 207.689 124.057 9679.07 3721.92 13733 13733.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 690 0.000256 2048 80 1200 66240 5.82246 7.1353 112.303 209.624 334.965 335.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1420 3.2e-05 2048 50 2688 610560 46.6552 55.9716 2429.19 1676.46 4208.35 4208.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 0.001024 4096 430 816 12960 2.70099 28.94 132.206 163.89 163.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 560 0.000512 4096 112 5760 26496 6.59635 395.602 209.068 611.309 611.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1550 0.001024 1024 280 1296 16992 0.68864 14.5461 30.2364 45.5119 45.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 6.4e-05 512 390 384 248832 14.1793 6.57424 42.8274 204.415 268.177 268.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 0.000128 1024 350 864 119808 13.2146 6.7752 94.6848 204.596 319.427 319.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.000128 2048 440 7008 117504 23.4554 14.3337 1354.73 415.194 1807.85 1807.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 3.2e-05 4096 440 5184 555264 207.245 123.961 9681.61 3725.59 13738.7 13738.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 690 0.000256 2048 80 1200 66400 5.83066 7.07331 187.169 209.495 409.649 409.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1420 3.2e-05 2048 50 2688 611200 46.7083 56.0947 4072.6 1677.24 5852.72 5852.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 0.001024 4096 430 816 13360 2.72707 47.4715 135.718 185.96 186.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 560 0.000512 4096 112 5760 26800 6.61101 670.897 209.587 887.141 887.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1550 0.001024 1024 280 1296 17440 0.69824 24.6024 31.6887 57.0321 57.0894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 6.4e-05 512 390 384 261120 14.2521 6.71949 74.3477 209.771 305.278 305.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 0.000128 1024 350 864 124160 13.4546 6.84275 161.366 209.818 391.642 391.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.000128 2048 440 7008 119040 23.6518 14.3502 2285.73 419.441 2743.31 2743.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 3.2e-05 4096 440 5184 556160 206.741 124.097 16424 3729.23 20484.4 20484.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 690 0.000256 2048 80 1200 66240 5.80742 7.03693 133.964 209.303 356.193 356.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1420 3.2e-05 2048 50 2688 610880 46.6476 55.9783 2916.62 1676.97 4696.3 4696.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 0.001024 4096 430 816 13280 2.71894 33.9129 135.552 172.227 172.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 560 0.000512 4096 112 5760 26720 6.61709 476.655 209.606 692.922 692.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1550 0.001024 1024 280 1296 17280 0.693984 17.3528 31.5417 49.6327 49.6886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 6.4e-05 512 390 384 261120 14.2374 6.7113 53.4131 209.851 284.398 284.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 0.000128 1024 350 864 120320 13.3609 6.80333 113.323 206.509 340.156 340.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.000128 2048 440 7008 117760 23.5157 14.2952 1625.3 416.327 2079.58 2079.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 3.2e-05 4096 440 5184 555520 206.734 123.867 11606.2 3726.04 15663.1 15663.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 690 0.000256 2048 80 1200 66240 5.82525 7.04291 111.517 209.493 333.959 334.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1420 3.2e-05 2048 50 2688 610560 46.7642 56.064 2403.86 1676.56 4183.33 4183.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 0.001024 4096 430 816 13200 2.72794 27.9468 133.23 163.948 164.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 560 0.000512 4096 112 5760 26640 6.62067 396.341 209.69 612.696 612.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1550 0.001024 1024 280 1296 17280 0.696384 14.528 31.6453 46.9119 46.9688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 6.4e-05 512 390 384 253440 14.1909 6.62323 43.1617 206.44 270.6 270.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 0.000128 1024 350 864 119040 13.4896 6.8096 93.1668 206.59 320.209 320.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.000128 2048 440 7008 117120 23.7486 14.3645 1336.32 418.215 1792.78 1792.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 3.2e-05 4096 440 5184 554880 206.745 124.127 9614.13 3727.35 13672.6 13672.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 690 0.000256 2048 80 1200 65920 5.80403 7.0159 103.803 208.682 325.386 325.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1420 3.2e-05 2048 50 2688 610560 46.6679 55.9958 2240.51 1675.89 4019.15 4019.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 0.001024 4096 430 816 13120 2.72381 27.1903 133.238 163.195 163.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 560 0.000512 4096 112 5760 26560 6.6153 363.644 209.419 579.724 579.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1550 0.001024 1024 280 1296 16960 0.689088 13.6315 31.3037 45.6686 45.7253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 6.4e-05 512 390 384 256000 14.0645 6.61834 40.6971 206.33 267.894 268.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 0.000128 1024 350 864 117760 13.5672 6.92109 85.7669 206.53 312.944 313.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.000128 2048 440 7008 115200 23.5406 14.2991 1218.64 412.952 1669.57 1669.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 3.2e-05 4096 440 5184 555520 206.953 123.907 8873.15 3725.33 12929.6 12929.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 690 0.000256 2048 80 1200 66496 5.8327 7.10653 170.213 209.611 392.847 392.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1420 3.2e-05 2048 50 2650 611712 46.6884 55.9862 3558.41 1675.88 5337.05 5337.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 0.001024 4096 430 800 13568 2.72979 42.3712 130.086 175.23 175.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 560 0.000512 4096 112 5750 26880 6.62112 594.641 209.461 810.769 810.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1550 0.001024 1024 280 1300 17472 0.698368 21.789 30.7357 53.2673 53.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 6.4e-05 512 390 400 260096 14.2965 6.71539 67.8367 209.56 298.594 298.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 0.000128 1024 350 850 126464 13.2384 6.82806 141.414 209.563 371.202 371.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 0.000128 2048 440 7000 119296 23.5951 14.3387 2033.17 418.939 2490.18 2490.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 3.2e-05 4096 440 5200 557056 206.007 123.783 14624.1 3715.57 18669.8 18670
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 690 0.000256 2048 80 1200 66304 5.8409 7.12493 276.664 209.43 499.14 499.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1420 3.2e-05 2048 50 2650 611584 46.7289 55.9998 2286.3 1676.27 4065.37 4065.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1150 0.001024 4096 430 800 13504 2.72179 75.6017 130.957 209.324 209.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 560 0.000512 4096 112 5750 26816 6.62208 378.341 209.351 594.358 594.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1550 0.001024 1024 280 1300 17408 0.696832 14.0206 31.6218 46.3818 46.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1560 6.4e-05 512 390 400 258048 14.3213 6.7072 44.2189 208.957 274.384 274.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 0.000128 1024 350 850 125952 13.2179 6.82976 90.1013 208.985 319.287 319.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1310 0.000128 2048 440 7000 119296 23.6412 14.3381 1297.53 419.151 1754.8 1754.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 3.2e-05 4096 440 5200 556544 206.291 123.739 9235 3720.31 13285.6 13285.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 690 0.000256 2048 80 1200 66240 5.82861 7.04845 274.432 209.467 496.855 496.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1420 3.2e-05 2048 50 2650 611520 46.629 55.9694 1867.28 1675.76 3645.72 3645.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1150 0.001024 4096 430 800 13440 2.72128 75.3173 132.367 210.449 210.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 560 0.000512 4096 112 5750 26784 6.61718 307.562 209.455 523.676 523.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1550 0.001024 1024 280 1300 17376 0.692224 11.5633 32.4095 44.7076 44.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1560 6.4e-05 512 390 400 258048 14.1952 6.6767 47.5828 208.315 276.957 277.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 0.000128 1024 350 850 124416 13.2582 6.82397 73.4994 208.422 302.16 302.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1310 0.000128 2048 440 7000 119040 23.5703 14.3399 1060.24 418.489 1516.78 1516.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 3.2e-05 4096 440 5200 556032 206.028 123.759 7550.33 3716.78 11597.2 11597.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 690 0.000256 2048 80 1200 66480 5.86154 7.06874 156.336 209.664 379.011 379.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1420 3.2e-05 2048 50 2650 611680 46.9357 56.1288 3342.84 1676.13 5122.11 5122.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 0.001024 4096 430 800 13560 2.72794 38.9407 133.508 175.219 175.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 560 0.000512 4096 112 5750 26880 6.62938 553.006 209.537 769.217 769.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1550 0.001024 1024 280 1300 17480 0.699904 20.3494 33.067 54.1587 54.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 6.4e-05 512 390 400 259840 14.3498 6.73178 63.33 210.218 294.819 294.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 0.000128 1024 350 850 126080 13.3331 6.84394 131.469 209.606 361.412 361.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.000128 2048 440 7000 119360 23.7164 14.3721 1902.19 419.025 2359.44 2359.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 3.2e-05 4096 440 5200 557120 206.899 124.068 13525 3716.53 17572.8 17573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 690 0.000256 2048 80 1200 66240 5.8368 7.08211 100.486 209.537 323.024 323.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1420 3.2e-05 2048 50 2650 611520 46.7316 56.1757 2145.64 1677.37 3926 3926.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 0.001024 4096 430 800 13520 2.72179 25.233 131.76 159.759 159.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 560 0.000512 4096 112 5750 26800 6.61872 354.335 209.516 570.517 570.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1550 0.001024 1024 280 1300 17440 0.69888 13.1686 31.6211 45.5316 45.5889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 6.4e-05 512 390 400 258560 14.4232 6.72563 40.8077 209.811 271.957 272.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 0.000128 1024 350 850 125440 13.3585 6.84317 84.52 209.856 314.734 314.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.000128 2048 440 7000 119040 23.6632 14.4795 1216.86 419.652 1674.79 1674.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 3.2e-05 4096 440 5200 556800 206.521 123.882 8669.02 3737.44 12737.2 12737.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 690 0.000256 2048 80 1200 66240 5.86211 7.07219 84.0751 209.668 306.759 306.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1420 3.2e-05 2048 50 2650 611280 46.8167 56.1766 1789.44 1675.71 3568.22 3568.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 0.001024 4096 430 800 13440 2.71664 21.3381 134.607 158.704 158.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 560 0.000512 4096 112 5750 26760 6.61728 295.638 209.328 511.625 511.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1550 0.001024 1024 280 1300 17400 0.695776 11.0638 32.646 44.449 44.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 6.4e-05 512 390 400 257280 14.4087 6.72173 34.3783 208.791 264.486 264.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 0.000128 1024 350 850 124800 13.3374 6.84374 70.6825 208.862 299.881 300.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 0.000128 2048 440 7000 118080 23.6787 14.4138 1007.16 417.532 1462.91 1463.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 3.2e-05 4096 440 5200 555840 206.987 124.008 7224.13 3715.94 11271.3 11271.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 690 0.000256 2048 80 1200 65920 5.83754 7.24378 244.488 209.276 466.927 467.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1420 3.2e-05 2048 50 2650 611200 46.7172 55.9986 1538.03 1676.98 3317.8 3317.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1150 0.001024 4096 430 800 13440 2.72179 66.0295 126.477 195.271 195.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 560 0.000512 4096 112 5750 26720 6.6089 253.417 209.567 469.636 469.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1550 0.001024 1024 280 1300 17280 0.69152 9.56298 31.5609 41.8581 41.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1560 6.4e-05 512 390 400 256000 14.5283 6.71456 29.8885 209.873 261.183 261.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 0.000128 1024 350 850 122880 13.1583 6.80141 59.5655 207.137 286.821 286.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1310 0.000128 2048 440 7000 117760 23.5132 14.3191 861.327 416.21 1315.5 1315.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 3.2e-05 4096 440 5200 556800 206.05 123.646 6252.27 3721.51 10303.7 10304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 690 0.000256 2048 80 1200 66432 5.83872 7.05722 212.813 209.572 435.364 435.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1420 3.2e-05 2048 50 2650 611616 46.6906 56.1541 4557.93 1675.65 6336.5 6336.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 0.001024 4096 430 800 13536 2.71987 52.8833 128.405 184.052 184.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 560 0.000512 4096 112 5750 26880 6.62243 750.221 209.546 966.435 966.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1550 0.001024 1024 280 1300 17472 0.69456 28.1604 31.633 60.5309 60.5867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 6.4e-05 512 390 400 259584 14.2994 6.71933 85.2909 209.224 315.725 315.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 0.000128 1024 350 850 125952 13.27 6.83875 181.141 209.244 410.654 410.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.000128 2048 440 7000 119040 23.6001 14.352 2584.53 418.314 3040.94 3041.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 3.2e-05 4096 440 5200 556800 206.442 123.945 18362 3715.8 22408.5 22408.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 690 0.000256 2048 80 1200 66240 5.82243 7.0457 132.849 209.754 355.556 355.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1420 3.2e-05 2048 50 2650 611520 46.6452 56.0087 2826.49 1677.16 4606.38 4606.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 0.001024 4096 430 800 13440 2.71398 32.6267 129.302 164.686 164.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 560 0.000512 4096 112 5750 26784 6.61962 466.288 209.494 682.447 682.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1550 0.001024 1024 280 1300 17376 0.694272 17.4408 31.5561 49.7332 49.7875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 6.4e-05 512 390 400 258048 14.192 6.67853 54.3452 208.429 283.83 283.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 0.000128 1024 350 850 124416 13.2476 6.82429 110.954 208.491 339.674 339.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.000128 2048 440 7000 119040 23.5688 14.3876 1604.58 418.84 2061.51 2061.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 3.2e-05 4096 440 5200 556032 206.081 123.755 11356.5 3719.81 15406.4 15406.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 690 0.000256 2048 80 1200 65952 5.81018 7.07584 107.286 209.231 329.481 329.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1420 3.2e-05 2048 50 2650 611424 46.7104 56.0388 2306.95 1676.81 4086.59 4086.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 0.001024 4096 430 800 13392 2.71974 26.7002 129.291 158.76 158.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 560 0.000512 4096 112 5750 26784 6.63142 381.61 209.726 598.009 598.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1550 0.001024 1024 280 1300 17280 0.693664 14.0308 30.4719 45.2385 45.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 6.4e-05 512 390 400 253440 14.3509 6.65834 43.796 207.404 272.392 272.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 0.000128 1024 350 850 124416 13.1908 6.81872 91.033 207.485 318.69 318.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.000128 2048 440 7000 118656 23.5557 14.3528 1309.86 417.95 1765.85 1765.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 3.2e-05 4096 440 5200 556416 206.601 123.887 9334.93 3720.23 13385.9 13386.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 690 0.000256 2048 80 1200 65664 5.79552 7.01642 91.2818 208.876 313.048 313.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1420 3.2e-05 2048 50 2650 611328 46.6527 56.0312 1968.91 1677.45 3749.12 3749.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 0.001024 4096 430 800 13248 2.70336 23.1242 128.797 154.667 154.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 560 0.000512 4096 112 5750 26688 6.60902 324.479 209.507 540.642 540.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1550 0.001024 1024 280 1300 17280 0.694272 12.1295 31.5568 44.4225 44.4803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 6.4e-05 512 390 400 251904 14.2807 6.61709 37.5424 206.435 265.057 265.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 0.000128 1024 350 850 122880 13.1873 6.79571 76.9356 207.274 304.354 304.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.000128 2048 440 7000 118272 23.5626 14.3574 1114.93 417.099 1570.08 1570.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 3.2e-05 4096 440 5200 554496 206.604 123.781 7922.18 3738.73 11991.6 11991.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 690 0.000256 2048 80 1200 66416 5.86826 7.07754 195.553 209.843 418.427 418.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1420 3.2e-05 2048 50 2650 611520 46.8193 56.1687 4186.02 1677.28 5966.37 5966.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 0.001024 4096 430 800 13552 2.72384 48.1221 130.736 181.628 181.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 560 0.000512 4096 112 5750 26880 6.6153 684.487 209.801 900.95 901.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1550 0.001024 1024 280 1300 17416 0.693632 25.6369 31.5907 57.9679 58.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 6.4e-05 512 390 400 259840 14.3149 6.73194 79.0267 209.436 309.695 309.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 0.000128 1024 350 850 125440 13.3277 6.84058 166.337 209.462 396.129 396.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.000128 2048 440 7000 118720 23.7245 14.4003 2368.26 418.733 2825.26 2825.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 3.2e-05 4096 440 5200 556416 207.101 124.023 16855.5 3722.1 20909 20909.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 690 0.000256 2048 80 1200 66304 5.84115 7.08176 124.381 209.508 346.894 346.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1420 3.2e-05 2048 50 2650 611296 46.7082 56.1275 2653.13 1675.7 4431.74 4431.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 0.001024 4096 430 800 13440 2.71514 31.3577 128.233 162.348 162.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 560 0.000512 4096 112 5750 26768 6.6089 437.568 209.317 653.538 653.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1550 0.001024 1024 280 1300 17360 0.695904 16.4398 30.4763 47.6564 47.7124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 6.4e-05 512 390 400 258048 14.4077 6.72154 52.4108 209.291 283.018 283.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 0.000128 1024 350 850 125440 13.3053 6.83571 105.711 209.359 335.37 335.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.000128 2048 440 7000 118272 23.6739 14.3512 1500.96 418.73 1957.85 1957.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 3.2e-05 4096 440 5200 556416 206.41 123.909 10690.4 3719.97 14740.9 14741.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 690 0.000256 2048 80 1200 66192 5.86262 7.09222 102.599 209.863 325.498 325.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1420 3.2e-05 2048 50 2650 611184 46.7927 56.1381 2175.78 1677.15 3955.94 3956.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 0.001024 4096 430 800 13440 2.72282 25.4177 130.711 158.896 158.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 560 0.000512 4096 112 5750 26712 6.62099 359.415 209.519 575.598 575.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1550 0.001024 1024 280 1300 17304 0.694592 13.4184 31.615 45.7722 45.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 6.4e-05 512 390 400 258048 14.4646 6.73184 42.4856 209.537 273.403 273.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 0.000128 1024 350 850 123648 13.5075 6.84323 85.7835 209.629 315.92 316.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.000128 2048 440 7000 118272 23.7499 14.3706 1227.53 419.202 1684.98 1685.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 3.2e-05 4096 440 5200 555072 207.214 124.002 8747.9 3721.41 12800.8 12801.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 690 0.000256 2048 80 1200 65856 5.79965 7.07427 91.6844 208.646 313.282 313.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1420 3.2e-05 2048 50 2650 611072 46.6973 56.0283 1955.3 1675.69 3733.79 3733.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 0.001024 4096 430 800 13216 2.70746 22.4761 128.682 153.906 153.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 560 0.000512 4096 112 5750 26656 6.60925 323.19 209.357 539.202 539.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1550 0.001024 1024 280 1300 17248 0.694752 12.098 30.4866 43.3228 43.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 6.4e-05 512 390 400 250880 14.4712 6.66829 37.3951 207.003 265.724 265.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 0.000128 1024 350 850 121856 13.3434 6.83622 75.3112 207.147 302.794 302.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.000128 2048 440 7000 118272 23.6464 14.3425 1107.62 419.014 1564.76 1564.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 3.2e-05 4096 440 5200 555520 205.789 123.803 7906.67 3717.68 11954.2 11954.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 690 0.000256 2048 80 1200 66304 5.83197 7.05936 193.72 209.417 416.108 416.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1420 3.2e-05 2048 50 2650 611584 46.6636 55.9735 4130.38 1676.27 5909.36 5909.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 0.001024 4096 430 800 13504 2.71974 48.0246 130.464 181.25 181.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 560 0.000512 4096 112 5750 26816 6.60781 672.234 209.355 888.244 888.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1550 0.001024 1024 280 1300 17408 0.693568 24.777 31.537 57.05 57.1046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 6.4e-05 512 390 400 258048 14.3285 6.70704 79.4584 208.954 309.632 309.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 0.000128 1024 350 850 125952 13.2276 6.82781 163.031 209.07 392.307 392.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.000128 2048 440 7000 119296 23.6271 14.3413 2288.93 421.249 2748.28 2748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 3.2e-05 4096 440 5200 556544 206.203 123.728 16579 3730.64 20639.9 20640.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 690 0.000256 2048 80 1200 66048 5.82448 7.03574 125.463 209.202 347.606 347.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1420 3.2e-05 2048 50 2650 611328 46.6932 56.0372 2679 1675.41 4457.22 4457.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 0.001024 4096 430 800 13440 2.71965 31.3938 130.392 164.551 164.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 560 0.000512 4096 112 5750 26752 6.61885 438.886 209.309 654.86 654.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1550 0.001024 1024 280 1300 17280 0.694272 15.9764 31.4427 48.157 48.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 6.4e-05 512 390 400 258048 14.331 6.70925 52.0729 208.954 282.252 282.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 0.000128 1024 350 850 124928 13.3066 6.8297 105.364 209.029 334.691 334.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.000128 2048 440 7000 118784 23.5683 14.3758 1481.19 417.866 1937.14 1937.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 3.2e-05 4096 440 5200 556032 206.589 123.796 10748.8 3726.82 14806.3 14806.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 690 0.000256 2048 80 1200 65664 5.79824 7.03283 106.599 208.894 328.404 328.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1420 3.2e-05 2048 50 2650 611328 46.6613 56.0026 2254.49 1677.64 4034.87 4034.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 0.001024 4096 430 800 13248 2.70099 27.0791 130.906 160.73 160.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 560 0.000512 4096 112 5750 26688 6.61696 367.054 213.884 587.599 587.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1550 0.001024 1024 280 1300 17280 0.694464 13.5077 41.5334 55.7787 55.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 6.4e-05 512 390 400 251904 14.2997 6.61331 42.921 206.458 270.48 270.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 0.000128 1024 350 850 122880 13.174 6.79798 88.7667 206.574 315.472 315.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.000128 2048 440 7000 118272 23.5624 14.3196 1210.2 417.09 1665.31 1665.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 3.2e-05 4096 440 5200 554496 206.65 123.75 9052.74 3724.67 13108.1 13108.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 690 0.000256 2048 80 1200 66048 5.83206 7.04474 95.3037 209.71 317.969 318.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1420 3.2e-05 2048 50 2650 611328 46.6698 56.1241 1996.94 1677.08 3776.89 3776.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 0.001024 4096 430 800 13312 2.71955 24.3324 130.51 157.605 157.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 560 0.000512 4096 112 5750 26624 6.61405 324.4 209.479 540.535 540.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1550 0.001024 1024 280 1300 17152 0.691648 11.4748 30.4742 42.6824 42.7399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 6.4e-05 512 390 400 253952 14.5781 6.70637 38.3211 209.204 268.99 269.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 0.000128 1024 350 850 122880 13.4988 6.82835 78.4799 209.361 308.327 308.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.000128 2048 440 7000 118784 23.605 14.3626 1062.67 418.643 1519.41 1519.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 3.2e-05 4096 440 5200 555008 207.01 123.877 8045.23 3742.72 12119.1 12119.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 690 0.000256 2048 80 1200 66384 5.85318 7.06362 198.83 209.667 421.49 421.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1420 3.2e-05 2048 50 2650 611568 46.8148 56.1476 4229.61 1675.82 6008.47 6008.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 0.001024 4096 430 800 13536 2.72746 49.5008 131.705 183.975 184.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 560 0.000512 4096 112 5750 26856 6.62365 704.042 209.578 920.285 920.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1550 0.001024 1024 280 1300 17424 0.693664 25.8853 30.5524 57.1738 57.2293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 6.4e-05 512 390 400 258048 14.3243 6.71811 80.574 208.752 310.551 310.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 0.000128 1024 350 850 125568 13.2666 6.8473 165.997 208.791 395.055 395.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.000128 2048 440 7000 119232 23.6814 14.3611 2403.54 418.946 2860.66 2860.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 3.2e-05 4096 440 5200 556416 206.867 124.004 17222.5 3716.57 21270.2 21270.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 690 0.000256 2048 80 1200 65952 5.82886 7.04042 140.378 209.285 362.613 362.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1420 3.2e-05 2048 50 2650 611424 46.7096 56.1684 3011.74 1677.25 4791.94 4792.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 0.001024 4096 430 800 13392 2.71558 34.8408 132.467 170.069 170.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 560 0.000512 4096 112 5750 26784 6.62438 501.778 209.783 718.23 718.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1550 0.001024 1024 280 1300 17280 0.692224 18.286 32.5823 51.6055 51.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 6.4e-05 512 390 400 253440 14.3683 6.656 56.4113 207.464 285.088 285.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 0.000128 1024 350 850 124416 13.1824 6.81984 118.114 207.542 345.816 345.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.000128 2048 440 7000 118656 23.5656 14.3585 1709.12 417.991 2165.16 2165.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 3.2e-05 4096 440 5200 556416 206.669 123.86 12223.1 3719.17 16273.1 16273.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 690 0.000256 2048 80 1200 66096 5.84294 7.04547 116.164 209.274 338.404 338.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1420 3.2e-05 2048 50 2650 611280 46.8128 56.3666 2485.99 1675.98 4265.23 4265.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 0.001024 4096 430 800 13392 2.72451 29.2945 132.747 164.81 164.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 560 0.000512 4096 112 5750 26568 6.59472 410.172 208.797 625.605 625.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1550 0.001024 1024 280 1300 17280 0.693152 15.1962 30.4333 46.3667 46.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 6.4e-05 512 390 400 255744 14.5125 6.71718 47.7951 208.85 278.059 278.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 0.000128 1024 350 850 124416 13.3938 6.84605 98.0152 208.987 327.398 327.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1310 0.000128 2048 440 7000 117504 23.748 14.3844 1400.38 417.836 1856.48 1856.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 3.2e-05 4096 440 5200 554688 207.655 124.075 10053.2 3722.9 14108.1 14108.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 690 0.000256 2048 80 1200 65664 5.81008 7.15264 111.104 209.476 333.621 333.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1420 3.2e-05 2048 50 2650 611136 46.6658 56.0128 2349.82 1675.3 4127.87 4127.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 0.001024 4096 430 800 13248 2.71555 27.172 131.281 161.213 161.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 560 0.000512 4096 112 5750 26496 6.59456 384.926 208.813 600.379 600.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1550 0.001024 1024 280 1300 16992 0.687808 14.2356 32.2516 47.2181 47.2727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 6.4e-05 512 390 400 248832 14.1803 6.57366 43.6545 204.272 268.862 269.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 0.000128 1024 350 850 119808 13.2123 6.77344 89.1537 204.454 313.747 313.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.000128 2048 440 7000 117504 23.4588 14.5859 1316.27 414.972 1769.41 1769.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 3.2e-05 4096 440 5200 555264 206.429 123.81 9445.12 3725.36 13501 13501.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 690 0.000256 2048 80 1200 65520 5.85648 7.13114 100.823 209.661 323.551 323.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1420 3.2e-05 2048 50 2650 610560 46.8512 56.1384 2153.28 1675 3931.34 3931.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 0.001024 4096 430 800 12960 2.68288 25.5816 129.042 157.35 157.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 560 0.000512 4096 112 5750 26280 6.5495 351.607 208.026 566.226 566.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1550 0.001024 1024 280 1300 16920 0.684224 12.972 30.1057 43.8051 43.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 6.4e-05 512 390 400 253440 14.6232 6.71818 40.8667 208.936 271.331 271.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 0.000128 1024 350 850 120960 13.6969 6.84413 83.2204 209.171 313.087 313.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.000128 2048 440 7000 118080 23.7681 14.3749 1220.92 418.943 1678.14 1678.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 3.2e-05 4096 440 5200 552960 207.278 123.784 8647.56 3718.88 12697.8 12698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 690 0.000256 2048 80 1200 66240 5.84499 7.07267 191.096 209.49 413.586 413.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1420 3.2e-05 2048 50 2650 611520 46.7231 56.2186 4114.64 1676.99 5894.66 5894.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 0.001024 4096 430 800 13520 2.7336 48.0196 133.255 184.052 184.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 560 0.000512 4096 112 5750 26800 6.62102 680.897 209.471 897.04 897.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1550 0.001024 1024 280 1300 17440 0.69632 25.3398 30.6483 56.7267 56.7842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 6.4e-05 512 390 400 258560 14.4196 6.72301 78.857 212.036 312.224 312.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 0.000128 1024 350 850 125440 13.3469 6.84627 162.735 209.82 392.907 393.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.000128 2048 440 7000 119040 23.6673 14.3492 2339.92 419.43 2797.51 2797.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 3.2e-05 4096 440 5200 556800 206.578 123.886 16680.6 3717.85 20729.2 20729.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 690 0.000256 2048 80 1200 65920 5.80774 7.04717 133.079 209.285 355.295 355.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1420 3.2e-05 2048 50 2650 611200 46.6354 55.9684 2820.1 1676.81 4599.59 4599.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 0.001024 4096 430 800 13440 2.7215 32.9277 134.886 170.58 170.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 560 0.000512 4096 112 5750 26720 6.61469 465.822 209.47 681.953 682.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1550 0.001024 1024 280 1300 17280 0.692704 17.3059 32.5602 50.6017 50.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 6.4e-05 512 390 400 256000 14.5289 6.71024 53.5521 209.829 284.805 284.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 0.000128 1024 350 850 122880 13.1683 6.80442 108.921 206.494 335.545 335.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.000128 2048 440 7000 117760 23.5108 14.3066 1584 416.225 2038.17 2038.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 3.2e-05 4096 440 5200 556800 205.995 123.696 11366 3718.77 15414.7 15415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 690 0.000256 2048 80 1200 65760 5.82397 7.07994 111.968 209.375 334.322 334.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1420 3.2e-05 2048 50 2650 611040 46.7489 56.0375 2398.52 1675.66 4177.05 4177.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 0.001024 4096 430 800 13200 2.70336 27.4693 129.736 159.951 160.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 560 0.000512 4096 112 5750 26640 6.62118 405.635 209.349 621.652 621.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1550 0.001024 1024 280 1300 17280 0.694944 14.772 30.548 46.0602 46.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 6.4e-05 512 390 400 253440 14.185 6.62662 45.3822 206.33 272.706 272.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 0.000128 1024 350 850 122880 13.1778 6.80848 93.5505 206.478 320.167 320.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.000128 2048 440 7000 117120 23.7297 14.3625 1349.44 417.985 1805.65 1805.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 3.2e-05 4096 440 5200 554880 206.876 123.923 9870.54 3720.96 13922.6 13922.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 690 0.000256 2048 80 1200 65280 5.80621 7.01882 102.895 208.701 324.505 324.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1420 3.2e-05 2048 50 2650 611200 46.6856 56.0906 2209.52 1676.03 3988.4 3988.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 0.001024 4096 430 800 13120 2.70998 25.9562 131.867 160.575 160.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 560 0.000512 4096 112 5750 26560 6.61642 366.637 209.32 582.618 582.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1550 0.001024 1024 280 1300 16960 0.690176 13.6293 30.2243 44.5852 44.6406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 6.4e-05 512 390 400 245760 14.6455 6.62118 41.2879 206.411 269.15 269.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 0.000128 1024 350 850 122880 13.1926 6.80096 87.016 206.549 313.718 313.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.000128 2048 440 7000 115200 23.5341 14.2705 1223.04 413.039 1674.02 1674.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 3.2e-05 4096 440 5200 555520 206.855 123.819 8943.01 3737.09 13011.1 13011.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 690 0.000256 2048 80 1200 65600 5.82656 7.11635 99.2995 209.341 321.664 321.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1420 3.2e-05 2048 50 2650 610400 46.7952 56.0497 2118.02 1674.5 3895.45 3895.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 0.001024 4096 430 800 13200 2.72314 24.9098 131.543 159.218 159.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 560 0.000512 4096 112 5750 26400 6.59866 350.454 208.892 565.99 566.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1550 0.001024 1024 280 1300 16800 0.688672 13.1062 31.1296 44.9699 45.0272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 6.4e-05 512 390 400 243200 14.7876 6.63146 39.3062 206.4 267.313 267.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 0.000128 1024 350 850 121600 13.3219 6.81168 82.91 206.656 309.86 309.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.000128 2048 440 7000 115200 23.5566 14.3802 1179.49 413.18 1630.75 1630.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 3.2e-05 4096 440 5200 553600 207.757 124.13 8658.01 3731.12 12721.3 12721.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 690 0.000256 2048 80 1200 66624 5.83626 7.08118 155.52 209.646 378.162 378.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1420 3.2e-05 2048 50 2700 611648 46.6766 56.2924 3355.06 1676.11 5134.22 5134.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 0.001024 4096 430 780 13728 2.72966 38.5947 135.769 177.135 177.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 560 0.000512 4096 112 5760 26880 6.62362 549.511 209.742 765.923 765.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1550 0.001024 1024 280 1320 17440 0.694912 20.2912 33.0608 54.0895 54.1454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 6.4e-05 512 390 420 251904 14.7474 6.71715 64.4657 209.585 295.698 295.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 0.000128 1024 350 840 123904 13.4479 7.8647 127.572 209.597 358.641 358.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 0.000128 2048 440 7020 119296 23.6181 14.4527 1885.34 419.008 2342.56 2342.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 3.2e-05 4096 440 5220 556544 206.269 123.706 13480.5 3722.53 17533.3 17533.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 690 0.000256 2048 80 1200 66432 5.84714 7.04352 249.337 209.414 471.726 471.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1420 3.2e-05 2048 50 2700 611584 46.733 55.9748 2189.93 1676.27 3968.98 3969.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1150 0.001024 4096 430 780 13696 2.72634 65.1348 133.602 201.507 201.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 560 0.000512 4096 112 5760 26816 6.61558 358.08 209.463 574.205 574.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1550 0.001024 1024 280 1320 17408 0.692544 13.3509 31.6103 45.6976 45.7508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1560 6.4e-05 512 390 420 249856 14.7656 6.71104 42.6329 208.956 273.246 273.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 0.000128 1024 350 840 122880 13.4731 6.83126 83.5316 208.989 312.98 313.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1310 0.000128 2048 440 7020 119296 23.6476 14.3412 1230.42 419.271 1687.82 1687.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 3.2e-05 4096 440 5220 556032 206.469 123.742 8761.34 3726.77 12818.6 12818.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 690 0.000256 2048 80 1200 66432 5.83744 7.10032 249.323 209.459 471.802 471.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1420 3.2e-05 2048 50 2700 611328 46.6289 56.1734 1772.25 1675.68 3550.8 3550.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1150 0.001024 4096 430 780 13632 2.71581 65.3983 132.798 200.959 201.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 560 0.000512 4096 112 5760 26784 6.61837 290.645 209.429 506.74 506.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1550 0.001024 1024 280 1320 17376 0.696032 11.0036 31.6088 43.3495 43.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1560 6.4e-05 512 390 420 248832 14.7354 6.68467 46.6856 208.243 276.53 276.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 0.000128 1024 350 840 122880 13.3692 6.82221 68.546 208.303 297.197 297.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1310 0.000128 2048 440 7020 119040 23.5587 14.3449 996.449 418.605 1453.1 1453.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 3.2e-05 4096 440 5220 556032 206.077 123.648 7110.91 3716.61 11157.5 11157.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 690 0.000256 2048 80 1200 66304 5.84246 7.0345 247.643 209.363 469.967 470.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1420 3.2e-05 2048 50 2700 611328 46.6842 56.0742 1536.25 1676.88 3315.96 3316.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1150 0.001024 4096 430 780 13568 2.71974 64.2744 133.763 200.802 200.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 560 0.000512 4096 112 5760 26752 6.61299 251.337 209.582 467.578 467.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1550 0.001024 1024 280 1320 17280 0.693024 9.45827 30.4905 40.6856 40.7433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1560 6.4e-05 512 390 420 249856 14.768 6.70874 42.3712 209.115 273.144 273.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 0.000128 1024 350 840 122880 13.4768 6.82803 59.0785 209.309 288.848 288.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1310 0.000128 2048 440 7020 118784 23.5789 14.3299 859.557 418.245 1315.85 1315.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 3.2e-05 4096 440 5220 556032 206.39 123.773 6183.32 3722.51 10236.3 10236.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 690 0.000256 2048 80 1200 66640 5.86189 7.06829 213.008 209.816 435.836 435.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1420 3.2e-05 2048 50 2700 611680 46.7654 56.1497 4620.26 1677.34 6400.6 6400.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.001024 4096 430 780 13720 2.7265 52.2278 133.092 188.089 188.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 560 0.000512 4096 112 5760 26840 6.61818 750.056 209.584 966.302 966.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1550 0.001024 1024 280 1320 17440 0.694816 28.5778 31.6355 60.9538 61.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 6.4e-05 512 390 420 250880 14.8294 6.72768 87.1408 212.449 321.33 321.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 0.000128 1024 350 840 123520 13.5265 6.84035 178.041 209.763 408.326 408.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.000128 2048 440 7020 119360 23.6992 14.366 2600.03 419.341 3057.57 3057.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 3.2e-05 4096 440 5220 556480 207.156 124.014 18423.3 3727.45 22482.2 22482.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 690 0.000256 2048 80 1200 66400 5.83216 7.07728 132.613 209.515 355.119 355.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1420 3.2e-05 2048 50 2700 611520 46.6903 56.0966 2864.97 1677.21 4645.04 4645.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 0.001024 4096 430 780 13680 2.72602 32.6163 134.156 169.543 169.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 560 0.000512 4096 112 5760 26800 6.61299 467.491 209.603 683.753 683.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1550 0.001024 1024 280 1320 17360 0.691808 17.7057 30.5375 48.9767 49.0319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 6.4e-05 512 390 420 250880 14.8074 6.7223 56.0868 209.791 287.588 287.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 0.000128 1024 350 840 122880 13.5532 6.84317 109.591 209.834 339.981 340.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.000128 2048 440 7020 119040 23.6607 14.3788 1608.84 419.488 2066.51 2066.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 3.2e-05 4096 440 5220 556160 206.512 123.858 11423.2 3725.45 15479.3 15479.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 690 0.000256 2048 80 1200 66480 5.84854 7.12294 108.253 209.862 331.169 331.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1420 3.2e-05 2048 50 2700 611280 46.8236 56.1563 2338.99 1677.28 4119.33 4119.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 0.001024 4096 430 780 13560 2.72506 26.6342 132.651 162.053 162.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 560 0.000512 4096 112 5760 26760 6.61677 381.773 209.629 598.064 598.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1550 0.001024 1024 280 1320 17280 0.691168 14.3494 31.5361 46.6205 46.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 6.4e-05 512 390 420 249600 14.8122 6.71936 45.8904 208.984 276.59 276.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 0.000128 1024 350 840 122880 13.4959 6.84544 89.8555 209.054 319.408 319.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 0.000128 2048 440 7020 118080 23.6945 14.3716 1306.62 417.93 1762.75 1762.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 3.2e-05 4096 440 5220 554880 207.38 123.989 9340.15 3725.87 13397.7 13397.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 690 0.000256 2048 80 1200 66240 5.7952 7.0719 91.655 209.328 313.926 314.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1420 3.2e-05 2048 50 2700 611200 46.6268 55.9798 1984.46 1677.2 3764.34 3764.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 0.001024 4096 430 780 13600 2.72179 23.2152 130.973 156.952 157.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 560 0.000512 4096 112 5760 26720 6.61488 323.494 209.639 539.791 539.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1550 0.001024 1024 280 1320 17280 0.692224 12.1256 31.5919 44.4504 44.5057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 6.4e-05 512 390 420 250880 14.7993 6.7121 39.6976 209.872 271.264 271.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 0.000128 1024 350 840 120320 13.3452 6.79731 75.2772 206.533 302.109 302.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 0.000128 2048 440 7020 117760 23.5211 14.3888 1106.23 416.365 1560.64 1560.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 3.2e-05 4096 440 5220 555520 206.475 123.863 7933.65 3726.49 11990.8 11991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 690 0.000256 2048 80 1200 66528 5.84208 7.06285 194.339 209.76 417.085 417.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1420 3.2e-05 2048 50 2700 611520 46.6928 56.0765 4242.35 1677.14 6022.34 6022.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 0.001024 4096 430 780 13728 2.72643 47.7716 132.127 182.668 182.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 560 0.000512 4096 112 5760 26832 6.62118 687.487 209.584 903.738 903.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1550 0.001024 1024 280 1320 17424 0.6936 26.2041 31.6288 58.5695 58.6235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 6.4e-05 512 390 420 250368 14.7967 6.7161 79.8668 209.409 310.977 311.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 0.000128 1024 350 840 123648 13.4548 6.83939 163.794 209.431 393.678 393.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.000128 2048 440 7020 119040 23.5933 14.4043 2380.09 418.677 2836.9 2837.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 3.2e-05 4096 440 5220 556416 206.607 123.848 16957.4 3721.06 21009.2 21009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 690 0.000256 2048 80 1200 66432 5.81837 7.12682 122.353 209.617 344.999 345.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1420 3.2e-05 2048 50 2700 611328 46.6273 56.0009 2659.58 1676.96 4439.25 4439.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 0.001024 4096 430 780 13632 2.72138 30.6957 133.933 167.394 167.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 560 0.000512 4096 112 5760 26784 6.61766 433.124 209.586 649.375 649.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1550 0.001024 1024 280 1320 17376 0.69648 16.4721 31.6266 48.8369 48.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 6.4e-05 512 390 420 248832 14.7203 6.68074 53.2454 208.406 283.241 283.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 0.000128 1024 350 840 122880 13.3843 6.8263 102.419 208.457 331.244 331.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.000128 2048 440 7020 119040 23.5786 14.3505 1494.8 418.85 1951.73 1951.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 3.2e-05 4096 440 5220 556032 206.103 123.652 10586.2 3731.9 14648.1 14648.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 690 0.000256 2048 80 1200 66240 5.82253 7.04307 100.381 209.088 322.416 322.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1420 3.2e-05 2048 50 2700 611136 46.7286 56.0638 2184.46 1675.65 3962.99 3963.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.001024 4096 430 780 13536 2.71565 24.2868 133.606 160.652 160.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 560 0.000512 4096 112 5760 26640 6.59654 355.203 208.927 570.77 570.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1550 0.001024 1024 280 1320 17280 0.693632 13.3446 31.508 45.589 45.6437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 6.4e-05 512 390 420 244224 14.8608 6.65971 42.3439 207.269 271.324 271.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 0.000128 1024 350 840 122112 13.3395 6.82637 83.5878 207.351 311.261 311.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.000128 2048 440 7020 118656 23.5739 14.3511 1223.73 417.721 1679.51 1679.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 3.2e-05 4096 440 5220 555264 206.778 123.913 8721.58 3723.56 12776.1 12776.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 690 0.000256 2048 80 1200 66048 5.80198 7.05126 91.3039 208.878 313.114 313.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1420 3.2e-05 2048 50 2700 611328 46.6063 56.0131 1966.42 1677.45 3746.57 3746.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.001024 4096 430 780 13440 2.71565 22.8686 132.458 158.085 158.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 560 0.000512 4096 112 5760 26688 6.6145 321.829 209.617 538.104 538.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1550 0.001024 1024 280 1320 17280 0.694272 12.2887 31.6294 44.655 44.7093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 6.4e-05 512 390 420 245760 14.6237 6.6184 38.2196 206.439 266.09 266.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 0.000128 1024 350 840 119808 13.4257 6.79952 74.2721 206.555 301.211 301.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.000128 2048 440 7020 118272 23.5636 14.379 1098.19 417.147 1553.41 1553.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 3.2e-05 4096 440 5220 554496 206.653 123.691 7855.82 3724.23 11910.7 11910.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 690 0.000256 2048 80 1200 66240 5.83731 7.17648 79.3357 209.546 301.978 302.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1420 3.2e-05 2048 50 2700 611040 46.721 56.2134 1703.02 1676.99 3483.03 3483.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 0.001024 4096 430 780 13440 2.70931 18.8396 133.416 155.009 155.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 560 0.000512 4096 112 5760 26640 6.61648 276.017 209.83 492.508 492.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1550 0.001024 1024 280 1320 17040 0.685984 10.1534 31.2001 42.0819 42.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 6.4e-05 512 390 420 245760 14.6448 6.62323 32.9877 206.491 260.929 261.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 0.000128 1024 350 840 119040 13.4742 6.8136 63.5795 206.646 290.668 290.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 0.000128 2048 440 7020 117120 23.7501 14.3594 942.225 418.253 1398.72 1398.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 3.2e-05 4096 440 5220 554880 206.954 123.876 6818.73 3724.83 10874.7 10874.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 690 0.000256 2048 80 1200 66528 5.86144 7.06742 187.051 209.697 409.76 409.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1420 3.2e-05 2048 50 2700 611520 46.8378 56.167 4041.84 1676.11 5821.03 5821.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.001024 4096 430 780 13720 2.72666 45.8752 136.272 184.918 184.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 560 0.000512 4096 112 5760 26824 6.61299 658.926 209.461 875.045 875.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1550 0.001024 1024 280 1320 17416 0.697536 24.8171 31.6127 57.171 57.2268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 6.4e-05 512 390 420 250880 14.8107 6.73139 78.7562 209.287 309.774 309.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 0.000128 1024 350 840 123648 13.4945 6.84544 155.388 209.319 385.202 385.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.000128 2048 440 7020 119168 23.6827 14.3953 2270.41 418.452 2727.07 2727.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 3.2e-05 4096 440 5220 555968 207.397 123.92 16181 3718.63 20231.3 20231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 690 0.000256 2048 80 1200 66304 5.83485 7.07946 119.666 209.66 342.317 342.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1420 3.2e-05 2048 50 2700 611296 46.7025 56.1664 2561.62 1676.89 4341.45 4341.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.001024 4096 430 780 13664 2.73075 29.8165 135.551 168.141 168.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 560 0.000512 4096 112 5760 26768 6.61504 417.881 209.572 634.11 634.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1550 0.001024 1024 280 1320 17360 0.69632 15.9243 31.6266 48.2894 48.3488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 6.4e-05 512 390 420 250880 14.7795 6.72358 50.8873 209.445 282.019 282.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 0.000128 1024 350 840 123648 13.4788 6.84317 99.0986 209.507 329.081 329.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.000128 2048 440 7020 119168 23.579 14.3729 1438.69 418.876 1895.66 1895.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 3.2e-05 4096 440 5220 555520 206.706 123.912 10204.1 3724.58 14259.6 14259.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 690 0.000256 2048 80 1200 66192 5.86579 7.07059 100.099 209.868 322.985 323.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1420 3.2e-05 2048 50 2700 611184 46.7922 56.1265 2153.75 1677.18 3933.93 3934.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.001024 4096 430 780 13608 2.72755 25.1556 133.161 161.088 161.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 560 0.000512 4096 112 5760 26712 6.61709 352.312 209.635 568.607 568.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1550 0.001024 1024 280 1320 17304 0.694848 13.3905 32.6872 46.8171 46.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 6.4e-05 512 390 420 247296 15.0356 6.72685 42.6516 209.539 274.144 274.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 0.000128 1024 350 840 123648 13.5306 7.18387 83.9181 209.633 314.425 314.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.000128 2048 440 7020 118272 23.7534 14.5469 1202.98 419.209 1660.62 1660.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 3.2e-05 4096 440 5220 555072 207.137 123.846 8618.87 3721.37 12671.5 12671.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 690 0.000256 2048 80 1200 65856 5.80179 7.00813 87.7637 208.644 309.301 309.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1420 3.2e-05 2048 50 2700 611072 46.6414 56.2115 1892.74 1675.66 3671.33 3671.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 0.001024 4096 430 780 13440 2.71338 21.7291 132.477 156.962 157.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 560 0.000512 4096 112 5760 26656 6.61722 308.286 209.91 524.86 524.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1550 0.001024 1024 280 1320 17248 0.694272 11.4654 30.5606 42.763 42.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 6.4e-05 512 390 420 243712 14.8358 6.63757 36.1298 206.995 264.788 264.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 0.000128 1024 350 840 121856 13.3223 6.81389 71.8137 207.141 299.245 299.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.000128 2048 440 7020 118272 23.6564 14.3319 1056.78 419.002 1513.91 1514.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 3.2e-05 4096 440 5220 553728 206.627 123.788 7544.63 3728.08 11603.4 11603.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 690 0.000256 2048 80 1200 66080 5.85219 7.05814 78.2192 209.822 301.031 301.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1420 3.2e-05 2048 50 2700 610960 46.8011 56.0845 1667.08 1676.47 3446.51 3446.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 0.001024 4096 430 780 13440 2.71379 20.0623 131.512 154.332 154.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 560 0.000512 4096 112 5760 26600 6.61654 270.039 209.591 486.289 486.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1550 0.001024 1024 280 1320 17080 0.690208 10.009 31.3047 42.0481 42.1043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 6.4e-05 512 390 420 241920 14.6666 6.5919 32.2238 204.749 258.415 258.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 0.000128 1024 350 840 116480 13.5662 6.80643 61.1407 204.925 286.591 286.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.000128 2048 440 7020 116480 23.6945 14.4364 919.073 415.688 1373.02 1373.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 3.2e-05 4096 440 5220 553280 207.314 123.926 6661.64 3718.33 10711.5 10711.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 690 0.000256 2048 80 1200 66432 5.82502 7.12653 176.869 209.419 399.318 399.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1420 3.2e-05 2048 50 2700 611584 46.6598 56.0333 3834.83 1676.27 5613.87 5613.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.001024 4096 430 780 13696 2.72784 43.7764 130.208 176.754 176.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 560 0.000512 4096 112 5760 26816 6.62074 613.56 209.473 829.7 829.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1550 0.001024 1024 280 1320 17408 0.695808 23.0964 30.584 54.419 54.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 6.4e-05 512 390 420 249856 14.7776 6.71104 76.0209 209.017 306.712 306.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 0.000128 1024 350 840 122880 13.4522 6.83062 147.424 208.986 376.845 376.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.000128 2048 440 7020 119296 23.6324 14.336 2079.64 419.169 2536.92 2537.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 3.2e-05 4096 440 5220 556032 206.536 123.759 15202.5 3724.41 19257.5 19257.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 690 0.000256 2048 80 1200 66304 5.81814 7.06538 121.147 209.41 343.52 343.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1420 3.2e-05 2048 50 2700 611328 46.7005 56.1992 2593.32 1677.09 4373.39 4373.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.001024 4096 430 780 13568 2.7136 30.2008 133.782 166.74 166.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 560 0.000512 4096 112 5760 26752 6.616 418.869 210.356 635.886 635.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1550 0.001024 1024 280 1320 17280 0.692224 15.2166 30.4923 46.4429 46.4988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 6.4e-05 512 390 420 249856 14.7753 6.7071 51.6361 209.164 282.47 282.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 0.000128 1024 350 840 122880 13.4676 6.82819 100.438 209.294 330.181 330.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.000128 2048 440 7020 118784 23.5738 14.3594 1376.03 418.284 1832.38 1832.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 3.2e-05 4096 440 5220 556032 206.317 123.733 10324.5 3725.81 14380.7 14380.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 690 0.000256 2048 80 1200 66048 5.80813 7.01645 101.282 208.872 323.059 323.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1420 3.2e-05 2048 50 2700 611328 46.6842 56.0103 2153.73 1677.4 3933.91 3933.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.001024 4096 430 780 13440 2.70832 25.1952 133.476 161.423 161.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 560 0.000512 4096 112 5760 26688 6.61514 345.547 209.601 561.807 561.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1550 0.001024 1024 280 1320 17280 0.694144 12.8246 31.6251 45.186 45.2422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 6.4e-05 512 390 420 245760 14.6328 6.6169 42.3339 206.43 270.198 270.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 0.000128 1024 350 840 119808 13.4382 6.79699 81.7739 206.546 308.715 308.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.000128 2048 440 7020 118272 23.5489 14.326 1135.59 417.04 1590.63 1590.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 3.2e-05 4096 440 5220 554496 206.726 123.718 8577.64 3724.39 12632.7 12633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 690 0.000256 2048 80 1200 66048 5.82762 7.05261 93.7189 209.733 316.411 316.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1420 3.2e-05 2048 50 2700 611328 46.678 56.0108 1980.86 1677.26 3760.89 3760.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.001024 4096 430 780 13312 2.69926 22.1271 131.037 155.906 155.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 560 0.000512 4096 112 5760 26624 6.60829 312.494 209.611 528.761 528.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1550 0.001024 1024 280 1320 17152 0.696064 11.1882 31.5414 43.4667 43.5241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 6.4e-05 512 390 420 245760 15.027 6.70925 39.2228 209.412 270.555 270.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 0.000128 1024 350 840 122880 13.5076 6.83008 77.31 209.385 307.189 307.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.000128 2048 440 7020 118784 23.6075 14.3507 1018.14 418.58 1474.81 1474.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 3.2e-05 4096 440 5220 555008 207.079 123.899 7843.42 3729.81 11904.5 11904.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 690 0.000256 2048 80 1200 65920 5.79462 7.01414 86.1227 208.733 307.744 307.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1420 3.2e-05 2048 50 2700 611200 46.6191 56.0123 1805.17 1676.24 3584.13 3584.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 0.001024 4096 430 780 13440 2.73434 22.4154 136.202 161.398 161.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 560 0.000512 4096 112 5760 26560 6.61347 286.786 209.902 503.346 503.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1550 0.001024 1024 280 1320 16960 0.690432 10.3769 31.2443 42.3542 42.4104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 6.4e-05 512 390 420 245760 14.6466 6.61782 35.7011 206.377 263.522 263.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 0.000128 1024 350 840 117760 13.5849 6.79882 67.3696 206.577 294.486 294.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.000128 2048 440 7020 115200 23.5558 14.4037 906.033 413.039 1357.16 1357.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 3.2e-05 4096 440 5220 555520 206.862 123.804 7175.64 3725.17 11231.8 11232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 690 0.000256 2048 80 1216 66304 5.83898 7.05331 155.322 209.821 378.118 378.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1420 3.2e-05 2048 50 2688 611392 46.6944 56.0375 3317.64 1677.54 5097.98 5098.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 0.001024 4096 430 832 13344 2.73078 39.0697 133.19 175.033 175.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 560 0.000512 4096 112 5760 26880 6.6216 540.51 209.785 756.963 757.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1550 0.001024 1024 280 1280 17504 0.697056 19.4805 31.9382 52.159 52.2157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 6.4e-05 512 390 384 247808 14.9724 6.71261 60.0053 209.767 291.642 291.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 0.000128 1024 350 896 123392 13.4784 6.83053 132.766 209.778 363.009 363.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 0.000128 2048 440 7040 119040 23.62 14.3556 1861.12 419.439 2318.67 2318.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 3.2e-05 4096 440 5184 555520 206.803 123.979 13170.5 3731.38 17233 17233.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 690 0.000256 2048 80 1216 66176 5.84806 7.09254 244.214 209.411 466.649 466.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1420 3.2e-05 2048 50 2688 611328 46.7305 56.066 2126.52 1676.27 3905.66 3905.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1150 0.001024 4096 430 832 13312 2.72384 67.113 132.642 202.521 202.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 560 0.000512 4096 112 5760 26816 6.61504 346.217 209.461 562.337 562.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1550 0.001024 1024 280 1280 17472 0.692544 12.6675 31.6212 45.0245 45.0804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1560 6.4e-05 512 390 384 245760 15.0004 6.7072 39.0257 208.955 269.875 270.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 0.000128 1024 350 896 122880 13.4593 6.83622 85.2855 208.974 314.708 314.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 0.000128 2048 440 7040 118784 23.6756 14.4937 1190.12 419.955 1648.39 1648.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 3.2e-05 4096 440 5184 555008 207.456 123.975 8434.43 3728.54 12494.7 12494.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 690 0.000256 2048 80 1216 66048 5.83456 7.04717 241.996 209.5 464.459 464.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1420 3.2e-05 2048 50 2688 611136 46.6324 55.9821 1751.67 1676 3530.37 3530.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1150 0.001024 4096 430 832 13248 2.7177 67.4181 133.33 203.509 203.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 560 0.000512 4096 112 5760 26784 6.61094 286.12 209.57 502.343 502.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1550 0.001024 1024 280 1280 17376 0.694208 10.6257 32.6647 44.0273 44.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1560 6.4e-05 512 390 384 245760 14.9113 6.67853 44.3107 208.351 274.438 274.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 0.000128 1024 350 896 121344 13.5015 6.82038 70.3453 208.451 299.272 299.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 0.000128 2048 440 7040 118272 23.6239 14.3364 977.396 418.553 1434.05 1434.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 3.2e-05 4096 440 5184 554496 206.715 123.942 6952.79 3725.59 11009.3 11009.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 690 0.000256 2048 80 1216 66048 5.8409 7.03946 241.511 209.416 463.891 463.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1420 3.2e-05 2048 50 2688 611072 46.6966 56.0439 1512.44 1677.11 3292.37 3292.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1150 0.001024 4096 430 832 13184 2.71565 67.1048 133.239 203.102 203.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 560 0.000512 4096 112 5760 26752 6.61299 245.711 210.18 462.546 462.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1550 0.001024 1024 280 1280 17408 0.691904 8.96413 31.4655 41.1655 41.2202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1560 6.4e-05 512 390 384 245760 15.0218 6.70726 40.058 209.168 271.142 271.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 0.000128 1024 350 896 122880 13.4648 6.83008 61.0726 209.24 290.76 290.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 0.000128 2048 440 7040 117760 23.6663 14.5979 840.854 418.296 1297.55 1297.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 3.2e-05 4096 440 5184 555008 207.249 123.924 6030.21 3728.92 10090.6 10090.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 690 0.000256 2048 80 1216 66320 5.86045 7.09968 208.382 209.862 431.283 431.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1420 3.2e-05 2048 50 2688 611360 46.7927 56.1318 4457.34 1677.73 6238.08 6238.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 0.001024 4096 430 832 13320 2.72384 52.1482 133.54 188.455 188.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 560 0.000512 4096 112 5760 26840 6.61664 724.229 209.633 940.522 940.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1550 0.001024 1024 280 1280 17480 0.695424 26.5428 32.6708 59.9506 60.0023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 6.4e-05 512 390 384 247040 15.0578 6.73712 78.905 209.798 310.681 310.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 0.000128 1024 350 896 123520 13.5383 6.8448 180.198 209.818 410.559 410.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.000128 2048 440 7040 119040 23.7218 14.3655 2502.75 419.432 2960.4 2960.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 3.2e-05 4096 440 5184 555520 208.226 124.275 17635 3730.82 21698.6 21698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 690 0.000256 2048 80 1216 66080 5.83475 7.04845 127.259 209.289 349.511 349.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1420 3.2e-05 2048 50 2688 611200 46.7208 56.1395 2716.07 1675.38 4494.39 4494.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 0.001024 4096 430 832 13280 2.72384 31.7561 135.476 169.999 170.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 560 0.000512 4096 112 5760 26800 6.61315 440.338 209.374 656.37 656.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1550 0.001024 1024 280 1280 17440 0.694944 16.3936 31.5895 48.7205 48.7761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 6.4e-05 512 390 384 245760 15.1265 6.72154 50.3913 209.57 281.991 282.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 0.000128 1024 350 896 122880 13.5451 6.84243 110.21 209.62 340.371 340.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.000128 2048 440 7040 119040 23.6573 14.3763 1524.67 419.037 1981.89 1982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 3.2e-05 4096 440 5184 554880 207.595 124.149 10677.9 3728.54 14738.4 14738.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 690 0.000256 2048 80 1216 66240 5.84691 7.08358 105.594 209.863 328.47 328.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1420 3.2e-05 2048 50 2688 611040 46.8014 56.1845 2243.43 1677.25 4023.74 4023.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 0.001024 4096 430 832 13200 2.71974 27.151 134.336 164.25 164.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 560 0.000512 4096 112 5760 26760 6.61846 365.52 209.623 581.804 581.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1550 0.001024 1024 280 1280 17400 0.69632 13.398 31.6803 45.8161 45.8692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 6.4e-05 512 390 384 245760 15.0456 6.72154 41.2223 208.983 272.154 272.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 0.000128 1024 350 896 122880 13.5005 6.84304 90.7707 209.105 320.374 320.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.000128 2048 440 7040 118080 23.7 14.3653 1249.51 417.921 1705.63 1705.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 3.2e-05 4096 440 5184 553920 208.273 124.249 8847.55 3731.91 12912.3 12912.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 690 0.000256 2048 80 1216 65920 5.79952 7.05363 90.6176 209.067 312.618 312.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1420 3.2e-05 2048 50 2688 610880 46.633 55.9904 1927.78 1675.31 3705.79 3705.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 0.001024 4096 430 832 13120 2.70698 22.7044 131.889 157.342 157.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 560 0.000512 4096 112 5760 26720 6.61792 312.908 209.381 528.95 529.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1550 0.001024 1024 280 1280 17280 0.692128 11.4664 30.4266 42.6269 42.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 6.4e-05 512 390 384 245760 15.1029 6.71539 36.1534 209.613 267.761 267.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 0.000128 1024 350 896 120320 13.3605 6.80048 76.9471 206.28 303.538 303.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 0.000128 2048 440 7040 117760 23.4995 14.4232 1072.72 415.803 1526.58 1526.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 3.2e-05 4096 440 5184 554240 207.153 124.061 7598.35 3728.78 11658.6 11658.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 690 0.000256 2048 80 1216 65600 5.83066 7.04102 338.02 208.803 559.774 559.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1420 3.2e-05 2048 50 2688 611200 46.7434 56.2856 1759.74 1676.11 3538.96 3539.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1150 0.001024 4096 430 832 13000 2.70109 90.0129 132.309 225.065 225.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 560 0.000512 4096 112 5760 26600 6.61299 284.316 209.054 500.026 500.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1550 0.001024 1024 280 1280 17200 0.690656 10.5234 31.224 42.4806 42.5371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1560 6.4e-05 512 390 384 236800 15.1795 6.62902 32.1942 206.263 260.448 260.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 0.000128 1024 350 896 118400 13.5887 6.82189 68.9422 206.391 295.897 296.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 0.000128 2048 440 7040 116800 23.773 14.3525 969.625 416.883 1424.77 1424.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 3.2e-05 4096 440 5184 553600 208.238 124.227 6958.56 3726.97 11018.3 11018.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 690 0.000256 2048 80 1216 66240 5.83731 7.0615 190.804 209.603 413.384 413.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1420 3.2e-05 2048 50 2688 611232 46.7087 56.0505 4114.05 1675.89 5892.79 5892.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 0.001024 4096 430 832 13344 2.72998 48.3732 132.521 183.668 183.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 560 0.000512 4096 112 5760 26832 6.61299 664.272 209.432 880.361 880.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1550 0.001024 1024 280 1280 17472 0.695968 24.6946 30.5445 55.9764 56.0332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 6.4e-05 512 390 384 247296 14.9953 6.71862 72.9887 209.253 304.134 304.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 0.000128 1024 350 896 122880 13.5018 6.83978 166.448 209.277 396.219 396.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.000128 2048 440 7040 118656 23.6477 14.3667 2300.78 419.968 2758.89 2759.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 3.2e-05 4096 440 5184 555264 207.629 124.148 16239.4 3724.58 20296 20296.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 690 0.000256 2048 80 1216 66048 5.82541 7.08358 119.427 209.502 341.919 341.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1420 3.2e-05 2048 50 2688 611136 46.6309 55.9813 2574.55 1676.01 4353.25 4353.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 0.001024 4096 430 832 13248 2.71974 30.335 132.274 165.372 165.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 560 0.000512 4096 112 5760 26784 6.61139 417.528 210.145 634.329 634.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1550 0.001024 1024 280 1280 17376 0.694272 15.5525 31.5788 47.8694 47.9232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 6.4e-05 512 390 384 245760 14.8975 6.68672 48.552 208.288 278.605 278.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 0.000128 1024 350 896 121344 13.5127 6.82512 104.368 208.412 333.271 333.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.000128 2048 440 7040 118272 23.6315 14.3503 1436.64 418.549 1893.3 1893.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 3.2e-05 4096 440 5184 554496 206.691 123.914 10133 3727.99 14191.9 14192.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 690 0.000256 2048 80 1216 65952 5.81098 7.04077 98.0439 209.236 320.209 320.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1420 3.2e-05 2048 50 2688 610848 46.7331 56.1746 2115.5 1676.85 3895.34 3895.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 0.001024 4096 430 832 13248 2.7271 24.9656 134.689 162.426 162.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 560 0.000512 4096 112 5760 26640 6.59062 342.527 209.073 558.236 558.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1550 0.001024 1024 280 1280 17280 0.692224 12.6587 31.4492 44.8417 44.8983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 6.4e-05 512 390 384 244224 14.8607 6.65139 38.9914 207.405 268.094 268.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 0.000128 1024 350 896 119808 13.5403 6.82189 83.7801 207.486 311.787 311.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.000128 2048 440 7040 117504 23.659 14.3932 1176.52 418.764 1633.47 1633.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 3.2e-05 4096 440 5184 554112 207.472 124.127 8373.74 3733.67 12439.3 12439.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 690 0.000256 2048 80 1216 65664 5.79978 7.01453 88.1266 208.874 309.895 309.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1420 3.2e-05 2048 50 2688 610944 46.674 55.9824 1870.66 1677.6 3651.01 3651.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 0.001024 4096 430 832 13056 2.70746 21.4201 130.816 154.987 155.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 560 0.000512 4096 112 5760 26688 6.61939 302.981 209.606 519.253 519.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1550 0.001024 1024 280 1280 17280 0.693376 11.1865 31.5548 43.4773 43.5349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 6.4e-05 512 390 384 239616 14.9644 6.61299 33.789 206.436 261.996 262.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 0.000128 1024 350 896 119808 13.4208 6.81837 74.5373 206.554 301.49 301.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.000128 2048 440 7040 116736 23.6778 14.3237 1029.25 417.146 1484.53 1484.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 3.2e-05 4096 440 5184 552960 207.316 123.949 7359.65 3729.11 11420.3 11420.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 690 0.000256 2048 80 1216 65760 5.82861 7.04717 77.0663 209.542 299.567 299.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1420 3.2e-05 2048 50 2688 610560 46.6842 56.3722 1645.63 1676.95 3425.72 3425.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 0.001024 4096 430 832 12960 2.69722 19.3843 131.276 153.4 153.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 560 0.000512 4096 112 5760 26640 6.61414 265.241 209.633 481.532 481.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1550 0.001024 1024 280 1280 17280 0.693856 9.93971 31.4466 42.1229 42.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 6.4e-05 512 390 384 238080 15.0877 6.62483 29.5011 206.487 257.879 258.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 0.000128 1024 350 896 119040 13.4904 6.8096 64.8209 206.634 291.909 292.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.000128 2048 440 7040 117120 23.7381 14.3564 911.505 418.243 1367.97 1368.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 3.2e-05 4096 440 5184 552960 207.854 124.225 6513.56 3738.16 10584.1 10584.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 690 0.000256 2048 80 1216 66304 5.85907 7.0688 180.575 209.662 403.239 403.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1420 3.2e-05 2048 50 2688 611184 46.8206 56.0885 3857.06 1675.83 5635.87 5635.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 0.001024 4096 430 832 13328 2.73046 45.4774 134.573 182.824 182.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 560 0.000512 4096 112 5760 26824 6.61094 626.692 209.439 842.784 842.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1550 0.001024 1024 280 1280 17472 0.694336 22.8852 30.5509 54.1737 54.2289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 6.4e-05 512 390 384 247296 15.0299 6.73005 70.6559 209.256 301.852 301.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 0.000128 1024 350 896 122752 13.5507 6.90586 155.228 209.285 385.125 385.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.000128 2048 440 7040 118720 23.7206 14.3841 2158.73 418.384 2615.35 2615.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 3.2e-05 4096 440 5184 555072 208.223 124.238 15214.1 3733.39 19280.2 19280.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 690 0.000256 2048 80 1216 66080 5.8327 7.05978 115.126 209.538 337.636 337.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1420 3.2e-05 2048 50 2688 611072 46.715 56.2345 2449.4 1675.91 4228.33 4228.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 0.001024 4096 430 832 13216 2.71974 29.0497 134.283 166.095 166.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 560 0.000512 4096 112 5760 26768 6.61709 398.738 209.456 614.854 614.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1550 0.001024 1024 280 1280 17360 0.693664 14.5838 30.4804 45.7998 45.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 6.4e-05 512 390 384 247296 14.9968 6.71949 46.0732 209.32 277.295 277.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 0.000128 1024 350 896 121856 13.5852 6.83315 97.7899 209.387 327.749 327.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.000128 2048 440 7040 118272 23.6662 14.3565 1367.62 418.621 1824.39 1824.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 3.2e-05 4096 440 5184 554624 207.605 124.121 9694.5 3728.63 13755.1 13755.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 690 0.000256 2048 80 1216 66192 5.84902 7.06355 97.9317 209.862 320.784 320.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1420 3.2e-05 2048 50 2688 610848 46.8374 56.318 2074.33 1677.15 3854.72 3854.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 0.001024 4096 430 832 13104 2.7095 24.168 130.927 157.846 157.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 560 0.000512 4096 112 5760 26712 6.61693 337.898 209.641 554.201 554.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1550 0.001024 1024 280 1280 17304 0.690176 12.481 31.5543 44.7686 44.8246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 6.4e-05 512 390 384 247296 15.0391 6.7329 38.8584 209.529 270.34 270.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 0.000128 1024 350 896 120960 13.732 6.84419 83.5655 209.634 313.932 314.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.000128 2048 440 7040 118272 23.753 14.4055 1160.7 419.078 1618.07 1618.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 3.2e-05 4096 440 5184 553728 207.654 124.233 8223.29 3728.18 12283.6 12283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 690 0.000256 2048 80 1216 65408 5.80726 7.01498 85.1886 208.645 306.739 306.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1420 3.2e-05 2048 50 2688 610624 46.6711 56.0425 1816.23 1675.65 3594.68 3594.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 0.001024 4096 430 832 12992 2.71219 22.2142 131.56 156.528 156.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 560 0.000512 4096 112 5760 26656 6.61094 293.294 209.462 509.412 509.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1550 0.001024 1024 280 1280 17248 0.692224 10.7584 30.3824 41.8761 41.9326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 6.4e-05 512 390 384 243712 14.8327 6.636 32.9486 206.996 261.6 261.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 0.000128 1024 350 896 118272 13.6142 6.8192 70.7095 207.137 298.439 298.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.000128 2048 440 7040 118272 23.6552 14.336 1014.9 419.076 1472.11 1472.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 3.2e-05 4096 440 5184 553728 206.942 123.869 7180.23 3732.58 11243.9 11244.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 690 0.000256 2048 80 1216 66080 5.85789 7.08262 76.6978 209.651 299.369 299.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1420 3.2e-05 2048 50 2688 610400 46.7763 56.2627 1609.21 1675.17 3387.49 3387.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 0.001024 4096 430 832 12880 2.69312 18.4101 130.956 152.102 152.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 560 0.000512 4096 112 5760 26600 6.61302 258.995 209.416 475.068 475.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1550 0.001024 1024 280 1280 17080 0.68976 9.15427 31.2062 41.0925 41.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 6.4e-05 512 390 384 232960 15.1625 6.59251 28.7177 204.59 255.249 255.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 0.000128 1024 350 896 116480 13.5656 6.8567 62.1647 204.767 287.507 287.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.000128 2048 440 7040 116480 23.7177 14.3442 885.516 415.362 1339.07 1339.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 3.2e-05 4096 440 5184 553280 207.359 123.922 6379.52 3726.36 10437.4 10437.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 690 0.000256 2048 80 1216 66176 5.8207 7.0615 178.041 209.394 400.399 400.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1420 3.2e-05 2048 50 2688 611328 46.6678 56.1932 3801.95 1676.11 5581 5581.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 0.001024 4096 430 832 13312 2.72883 44.6874 134.586 182.045 182.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 560 0.000512 4096 112 5760 26816 6.60998 608.988 209.453 825.093 825.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1550 0.001024 1024 280 1280 17472 0.695776 22.243 31.617 54.5981 54.6506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 6.4e-05 512 390 384 245760 14.9985 6.70938 70.6115 208.932 301.432 301.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 0.000128 1024 350 896 122880 13.4622 6.83245 154.408 208.966 383.827 383.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.000128 2048 440 7040 118784 23.6404 14.3247 2065.78 419.124 2523 2523.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 3.2e-05 4096 440 5184 555008 207.505 123.987 15001.5 3725.03 19058.3 19058.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 690 0.000256 2048 80 1216 66048 5.81658 7.03555 121.013 209.366 343.31 343.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1420 3.2e-05 2048 50 2688 611072 46.6911 55.9923 2543.27 1676.73 4322.75 4322.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 0.001024 4096 430 832 13184 2.7143 30.2223 133.218 166.199 166.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 560 0.000512 4096 112 5760 26752 6.62029 406.815 209.584 623.062 623.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1550 0.001024 1024 280 1280 17408 0.695968 14.3717 31.6375 46.7469 46.8024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 6.4e-05 512 390 384 245760 15.0049 6.712 47.3621 209.115 278.378 278.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 0.000128 1024 350 896 122880 13.4673 6.8248 104.045 209.251 333.741 333.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.000128 2048 440 7040 117760 23.6656 14.3544 1333.33 418.198 1789.67 1789.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 3.2e-05 4096 440 5184 555008 207.162 123.958 10019.1 3742.44 14092.9 14093.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 690 0.000256 2048 80 1216 65664 5.80403 7.01203 99.9013 208.7 321.496 321.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1420 3.2e-05 2048 50 2688 610944 46.6413 55.9754 2107.75 1676.23 3886.67 3886.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 0.001024 4096 430 832 13056 2.70746 24.4511 130.74 157.943 157.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 560 0.000512 4096 112 5760 26688 6.61802 336.384 209.433 552.479 552.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1550 0.001024 1024 280 1280 17280 0.692288 11.9041 31.533 44.1733 44.2307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 6.4e-05 512 390 384 239616 14.9594 6.61021 38.5507 206.268 266.578 266.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 0.000128 1024 350 896 119808 13.4238 6.80189 84.4652 206.382 311.231 311.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.000128 2048 440 7040 116736 23.6692 14.3463 1085.37 416.796 1540.32 1540.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 3.2e-05 4096 440 5184 552960 207.341 123.932 8275.76 3728.23 12335.6 12335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 690 0.000256 2048 80 1216 66048 5.83008 7.08022 93.2209 209.781 315.992 316.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1420 3.2e-05 2048 50 2688 610816 46.6668 56.1249 1930.92 1677.42 3711.2 3711.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 0.001024 4096 430 832 13056 2.71514 22.8372 129.034 154.628 154.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 560 0.000512 4096 112 5760 26624 6.61299 304.628 209.634 520.919 520.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1550 0.001024 1024 280 1280 17152 0.690304 10.4811 32.5196 43.7319 43.7855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 6.4e-05 512 390 384 245760 15.0296 6.70723 36.3826 209.246 267.549 267.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 0.000128 1024 350 896 122880 13.5076 6.82797 79.2202 209.414 309.128 309.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.000128 2048 440 7040 116736 23.8172 14.3565 972.965 418.726 1430 1430.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 3.2e-05 4096 440 5184 555008 207.173 123.974 7595.61 3731.43 11658.5 11658.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 690 0.000256 2048 80 1216 65280 5.81437 7.01786 83.7919 208.894 305.595 305.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1420 3.2e-05 2048 50 2688 610560 46.6227 55.9789 1773.67 1677.62 3553.97 3554.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 0.001024 4096 430 832 12800 2.688 20.9947 130.932 154.656 154.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 560 0.000512 4096 112 5760 26560 6.61946 278.466 209.634 494.766 494.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1550 0.001024 1024 280 1280 16960 0.68608 9.59405 32.1799 42.5003 42.5559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 6.4e-05 512 390 384 235520 15.2118 6.62118 32.3745 206.541 260.936 261.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 0.000128 1024 350 896 117760 13.5836 6.80202 69.7028 206.745 296.987 297.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.000128 2048 440 7040 115200 23.5452 14.2889 881.466 414.022 1333.45 1333.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 3.2e-05 4096 440 5184 552960 208.319 124.265 6977.31 3759.67 11069.8 11070.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 690 0.000256 2048 80 1216 65280 5.82038 7.04102 80.2521 209.198 302.39 302.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1420 3.2e-05 2048 50 2688 610560 46.6493 56.0292 1673.67 1675.42 3451.83 3451.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 0.001024 4096 430 832 12672 2.67494 20.3394 130.442 153.499 153.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 560 0.000512 4096 112 5760 26496 6.61133 262.031 209.418 478.103 478.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1550 0.001024 1024 280 1280 16896 0.685984 8.62682 31.1008 40.4555 40.5111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 6.4e-05 512 390 384 233472 15.3706 6.61914 30.4544 206.379 259.005 259.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 0.000128 1024 350 896 116736 13.6839 6.80442 65.6066 206.623 292.874 292.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.000128 2048 440 7040 113664 23.6985 14.2868 798.871 413.068 1250.05 1250.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 3.2e-05 4096 440 5184 552960 207.533 123.94 6570.25 3729.85 10631.8 10632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 690 0.000256 2048 80 1280 65856 5.85114 7.05792 273.015 209.601 495.609 495.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1420 3.2e-05 2048 50 2688 610976 46.7434 56.0681 3327.1 1676.05 5106.04 5106.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1150 0.001024 4096 430 896 12896 2.73155 75.829 133.068 211.673 211.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 560 0.000512 4096 112 5760 26896 6.61805 538.554 209.6 754.817 754.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1550 0.001024 1024 280 1280 17520 0.695808 19.0667 30.7651 50.5704 50.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1560 6.4e-05 512 390 384 238080 15.6435 6.72394 103.326 209.576 335.458 335.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1320 0.000128 1024 350 896 120576 13.7815 6.84851 199.943 209.574 430.309 430.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1310 0.000128 2048 440 7040 118528 23.6806 14.3616 1842.35 418.958 2299.49 2299.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 3.2e-05 4096 440 5248 554240 208.01 124.085 13278.6 3757.7 17368.7 17368.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 690 0.000256 2048 80 1280 65856 5.82666 7.0561 180.698 209.597 403.258 403.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1420 3.2e-05 2048 50 2688 610944 46.6019 55.9862 3730.11 1675.73 5508.51 5508.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1150 0.001024 4096 430 896 12864 2.72227 45.5783 135.56 183.904 183.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 560 0.000512 4096 112 5760 26880 6.62288 600.486 209.557 816.709 816.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1550 0.001024 1024 280 1280 17504 0.694656 22.1757 31.6526 54.5674 54.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 6.4e-05 512 390 384 237568 15.551 6.71776 67.7968 209.537 299.78 299.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 0.000128 1024 350 896 120320 13.7218 6.82605 153.226 209.552 383.481 383.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 0.000128 2048 440 7040 118528 23.6555 14.3956 2068.95 418.92 2526.05 2526.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 3.2e-05 4096 440 5248 554240 207.677 123.982 14842.8 3740.69 18915.4 18915.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 690 0.000256 2048 80 1280 65664 5.83082 7.10963 116.852 209.375 339.247 339.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1420 3.2e-05 2048 50 2688 610816 46.672 56.1029 2409.44 1675.93 4188.23 4188.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1150 0.001024 4096 430 896 12800 2.72384 29.5262 134.358 166.653 166.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 560 0.000512 4096 112 5760 26816 6.61046 388.592 209.422 604.669 604.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1550 0.001024 1024 280 1280 17472 0.694848 14.549 31.6161 46.9026 46.9584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 6.4e-05 512 390 384 235520 15.6013 6.70566 45.9045 208.91 277.307 277.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 0.000128 1024 350 896 119808 13.7016 6.82803 99.1132 208.946 328.744 328.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 0.000128 2048 440 7040 118272 23.7027 14.379 1336.55 419.078 1793.84 1793.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 3.2e-05 4096 440 5248 553984 207.92 123.968 9558.53 3740.18 13630.9 13631.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 690 0.000256 2048 80 1280 65664 5.8247 7.05242 96.595 209.637 319.191 319.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1420 3.2e-05 2048 50 2688 610752 46.6452 56.3343 1966.73 1677.16 3746.95 3747.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1150 0.001024 4096 430 896 12768 2.72179 72.396 133.355 208.515 208.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 560 0.000512 4096 112 5760 26784 6.61094 317.643 209.616 533.915 533.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1550 0.001024 1024 280 1280 17376 0.694272 11.7172 30.499 42.9533 43.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 6.4e-05 512 390 384 233472 15.6222 6.68246 37.3949 208.426 268.309 268.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 0.000128 1024 350 896 118272 13.7476 7.07392 80.7654 208.482 310.231 310.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 0.000128 2048 440 7040 118272 23.6387 14.3963 1089.79 418.949 1546.91 1547.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 3.2e-05 4096 440 5248 553728 207.629 123.947 7849.75 3744.67 11926.3 11926.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 690 0.000256 2048 80 1280 65536 5.84416 7.0697 266.32 209.203 488.518 488.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1420 3.2e-05 2048 50 2688 610560 46.6678 56.0252 1753.24 1675.42 3531.44 3531.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1150 0.001024 4096 430 896 12672 2.70541 71.4179 133.701 207.869 207.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 560 0.000512 4096 112 5760 26752 6.61718 281.05 209.428 497.139 497.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1550 0.001024 1024 280 1280 17408 0.69632 10.2491 31.4428 42.4301 42.4884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1560 6.4e-05 512 390 384 233472 15.7222 6.7072 33.5198 208.956 265.094 265.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1320 0.000128 1024 350 896 118784 13.7924 6.83213 71.0652 209.038 300.887 301.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1310 0.000128 2048 440 7040 117760 23.667 14.3545 968.155 417.872 1424.18 1424.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 3.2e-05 4096 440 5248 553984 207.909 123.999 6998.64 3740.72 11071.6 11071.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 690 0.000256 2048 80 1280 65280 5.82221 7.0983 264.164 209.29 486.458 486.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1420 3.2e-05 2048 50 2688 610560 46.6021 55.9999 1606.98 1675.64 3385.3 3385.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1150 0.001024 4096 430 896 12640 2.70483 70.785 133.71 207.243 207.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 560 0.000512 4096 112 5760 26720 6.62118 258.263 209.435 474.361 474.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1550 0.001024 1024 280 1280 17280 0.690368 9.39418 32.3684 42.4949 42.5484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1560 6.4e-05 512 390 384 235520 15.7381 6.71453 47.4013 209.68 279.72 279.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1320 0.000128 1024 350 896 117760 13.5437 6.79578 65.1553 206.341 291.993 292.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1310 0.000128 2048 440 7040 116480 23.6208 14.3073 877.524 415.934 1331.52 1331.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 3.2e-05 4096 440 5248 552960 208.345 124.242 6391.42 3741.27 10465.6 10465.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 690 0.000256 2048 80 1280 65280 5.81792 7.04109 263.871 208.699 485.519 485.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1420 3.2e-05 2048 50 2688 610560 46.6376 56.0596 1485.22 1675.94 3263.94 3264.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1150 0.001024 4096 430 896 12672 2.71155 71.1975 130.923 204.877 204.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 560 0.000512 4096 112 5760 26688 6.61152 238.837 209.48 454.973 455.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1550 0.001024 1024 280 1280 17280 0.691168 9.05862 31.3549 41.1474 41.2043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1560 6.4e-05 512 390 384 227328 15.6989 6.61709 43.8278 206.251 272.585 272.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1320 0.000128 1024 350 896 116736 13.6697 6.79731 59.6296 206.367 286.626 286.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1310 0.000128 2048 440 7040 116736 23.697 14.3182 812.568 416.668 1267.39 1267.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 3.2e-05 4096 440 5248 552960 207.937 123.935 5914.44 3725.93 9972.52 9972.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 690 0.000256 2048 80 1280 64960 5.80813 7.05133 264.115 208.773 485.828 485.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1420 3.2e-05 2048 50 2688 610176 46.6341 56.0394 1394.51 1676.85 3174.12 3174.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1150 0.001024 4096 430 896 12544 2.7008 70.6642 131.464 204.872 204.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 560 0.000512 4096 112 5760 26656 6.61718 223.195 209.586 439.443 439.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1550 0.001024 1024 280 1280 17248 0.692512 8.55264 30.3797 39.6685 39.7244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1560 6.4e-05 512 390 384 229376 15.6695 6.63862 43.0547 207.129 272.673 272.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1320 0.000128 1024 350 896 118272 13.6111 6.8137 56.9703 207.265 284.817 284.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1310 0.000128 2048 440 7040 118272 23.6303 14.3874 771.202 419.203 1228.55 1228.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 3.2e-05 4096 440 5248 551936 208.014 124.068 5534.12 3740.83 9607.31 9607.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 690 0.000256 2048 80 1280 65536 5.84045 7.0472 264.271 209.734 486.971 487.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1420 3.2e-05 2048 50 2688 610304 46.6203 56.2356 1327.28 1677.26 3107.48 3107.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1150 0.001024 4096 430 896 12544 2.70131 70.2558 128.527 201.528 201.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 560 0.000512 4096 112 5760 26624 6.61187 211.617 209.71 427.984 428.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1550 0.001024 1024 280 1280 17152 0.688256 7.6759 30.2438 38.6506 38.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1560 6.4e-05 512 390 384 229376 15.9766 6.7072 41.8162 209.421 274.104 274.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1320 0.000128 1024 350 896 118784 13.8196 6.82803 54.7972 209.387 284.983 285.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1310 0.000128 2048 440 7040 116736 23.8197 14.3285 725.31 418.59 1182.18 1182.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 3.2e-05 4096 440 5248 552960 208.73 124.262 5280.29 3744.7 9358.25 9358.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 690 0.000256 2048 80 1200 65856 5.82042 7.00666 261.838 208.758 483.505 483.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1420 3.2e-05 2048 50 2700 611072 46.7016 56.2361 1273.95 1676.57 3053.53 3053.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1150 0.001024 4096 430 780 13440 2.7136 63.8572 132.548 199.165 199.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 560 0.000512 4096 112 5760 26656 6.62019 207.5 209.669 423.832 423.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1550 0.001024 1024 280 1320 17248 0.694016 7.79328 31.4553 39.9872 40.0541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 6.4e-05 512 390 420 243712 14.8836 6.63901 104.307 207.121 333.142 333.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1320 0.000128 1024 350 840 121856 13.3801 6.8137 165.292 207.25 392.897 393.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1310 0.000128 2048 440 7020 118272 23.6435 14.3332 712.462 419.199 1169.78 1169.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 3.2e-05 4096 440 5220 553728 206.72 123.779 5083.03 3724.8 9138.61 9138.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 690 0.000256 2048 80 1216 65408 5.81946 7.07379 256.18 208.589 477.744 477.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1420 3.2e-05 2048 50 2688 610624 46.6555 56.0774 1252.14 1675.17 3030.13 3030.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1150 0.001024 4096 430 832 12992 2.70531 65.9093 130.482 199.143 199.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 560 0.000512 4096 112 5760 26656 6.61702 203.338 209.396 419.396 419.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1550 0.001024 1024 280 1280 17248 0.692384 7.51821 29.7522 38.0056 38.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 6.4e-05 512 390 384 243712 14.9027 6.63962 94.0479 206.945 322.719 322.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1320 0.000128 1024 350 896 118272 13.651 6.81005 168.02 207.083 395.724 395.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1310 0.000128 2048 440 7040 118272 23.6473 14.3414 701.071 418.782 1157.98 1158.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 3.2e-05 4096 440 5184 553728 206.95 123.83 4972.42 3721.67 9025.15 9025.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 690 0.000256 2048 80 1200 66080 5.87626 7.06918 269.724 209.7 492.454 492.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1420 3.2e-05 2048 50 2650 610960 46.8644 56.2117 1264.29 1675.5 3042.94 3043.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1150 0.001024 4096 430 800 13160 2.70771 64.6341 130.783 198.168 198.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 560 0.000512 4096 112 5750 26600 6.61914 208.162 209.441 424.265 424.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1550 0.001024 1024 280 1300 17080 0.693472 7.8687 30.2221 38.825 38.8896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 6.4e-05 512 390 400 250880 14.1808 6.59389 102.503 205.168 328.635 328.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1320 0.000128 1024 350 850 120960 13.2577 6.79776 172.449 204.812 397.476 397.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1310 0.000128 2048 440 7000 116480 23.7118 14.3388 704.725 415.525 1158.43 1158.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 3.2e-05 4096 440 5200 553280 207.367 123.906 5102.81 3721.91 9156.28 9156.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 690 0.000256 2048 80 1200 66080 5.88602 7.11885 271.277 209.862 494.226 494.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1420 3.2e-05 2048 50 2688 610400 46.855 56.138 1276.17 1676.85 3056.09 3056.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1150 0.001024 4096 430 816 13160 2.71955 65.8657 132.208 200.837 200.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 560 0.000512 4096 112 5760 26600 6.61504 207.112 209.733 423.509 423.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1550 0.001024 1024 280 1296 17080 0.690176 7.79834 30.2037 38.7325 38.8007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 6.4e-05 512 390 384 250880 14.1881 6.59318 100.913 204.803 326.682 326.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1320 0.000128 1024 350 864 120960 13.2659 6.80141 177.341 204.974 402.542 402.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1310 0.000128 2048 440 7008 116480 23.7179 14.3421 701.884 416.581 1156.66 1156.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 3.2e-05 4096 440 5184 553280 207.387 123.91 5056.04 3735.63 9123.24 9123.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 690 0.000256 2048 80 1184 66304 5.84909 7.18029 259.27 209.414 481.794 481.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1420 3.2e-05 2048 50 2656 611328 46.7784 56.0435 1456.35 1677.1 3236.34 3236.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1150 0.001024 4096 430 800 13440 2.72384 65.1239 133.416 201.31 201.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 560 0.000512 4096 112 5760 26752 6.60685 239.458 209.631 455.742 455.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1550 0.001024 1024 280 1280 17408 0.694656 8.72173 31.6159 41.0749 41.1396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 6.4e-05 512 390 384 258048 14.393 6.71027 101.493 209.163 331.951 332.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1320 0.000128 1024 350 864 124928 13.3682 6.8368 177.263 209.24 406.868 406.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1310 0.000128 2048 440 7008 118784 23.5916 14.3566 822.639 418.371 1279.09 1279.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 3.2e-05 4096 440 5184 557056 206.025 123.849 5890.13 3717.92 9938.21 9938.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 690 0.000256 2048 80 1184 65280 5.76429 6.9593 371.916 209.4 594.125 594.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1420 3.2e-05 2048 50 2656 610560 46.6577 56.0577 2194.46 1690.82 3988.08 3988.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1150 0.001024 4096 430 800 12960 2.70042 90.8242 128.526 222.094 222.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 560 0.000512 4096 112 5760 26400 6.61914 358.466 211.448 576.579 576.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1550 0.001024 1024 280 1280 16800 0.688128 12.9161 30.2959 43.9436 44.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1560 6.4e-05 512 390 384 245760 14.6297 6.62528 66.6062 208.476 296.521 296.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1320 0.000128 1024 350 864 122880 13.1944 6.81235 87.4296 208.752 316.346 316.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1310 0.000128 2048 440 7008 115200 23.564 14.379 1206.76 417.32 1662.16 1662.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 3.2e-05 4096 440 5184 552960 206.254 123.708 8763.93 3748.32 12842.5 12842.7
