Detected [rhel7.3i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
design_vision> 4.1
design_vision> analyze -library WORK -format sverilog {/home/msc18h28/ma/RTL/serializer.sv}
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/RTL/serializer.sv
Presto compilation completed successfully.
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
1
design_vision> set TOP_ENTITY {serializer}
serializer
design_vision> elaborate $TOP_ENTITY -architecture verilog -library DEFAULT -update
Warning: Detected use of obsolete/unsupported feature.  The following
	will not be available in a future release of the application:
	elaborate -update. Use plain elaborate instead (CMD-100)
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/RTL/serializer.sv:51: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  /home/msc18h28/ma/RTL/serializer.sv:65: Netlist for always_ff block does not contain a flip-flop. (ELAB-976)
Warning:  /home/msc18h28/ma/RTL/serializer.sv:78: Netlist for always_ff block is empty. (ELAB-984)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'serializer'.
1
Current design is 'serializer'.
design_vision> create_clock clk_i -period ${10}
Error: can't read "10": no such variable
	Use error_info for more info. (CMD-013)
design_vision> compile_ultra
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'serializer'

Loaded alib file './alib/alib-52/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db.alib' (placeholder)
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db.alib' (placeholder)
Loaded alib file './alib/alib-52/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping 0 of 1 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'serializer'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TH' in the library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TH' in the library 'sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIELO_X1M_A9TU' in the library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TU' in the library 'sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:41       0.0      0.00       0.0       0.0                              0.0000
    0:00:41       0.0      0.00       0.0       0.0                              0.0000
    0:00:41       0.0      0.00       0.0       0.0                              0.0000
    0:00:41       0.0      0.00       0.0       0.0                              0.0000

  Beginning WLM Backend Optimization
  --------------------------------------

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:42       0.0      0.00       0.0       0.0                              0.0000

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:47       0.0      0.00       0.0       0.0                              0.0000
    0:00:47       0.0      0.00       0.0       0.0                              0.0000
    0:00:47       0.0      0.00       0.0       0.0                              0.0000
    0:00:47       0.0      0.00       0.0       0.0                              0.0000
    0:00:50       0.0      0.00       0.0       0.0                              0.0000
    0:00:50       0.0      0.00       0.0       0.0                              0.0000
    0:00:50       0.0      0.00       0.0       0.0                              0.0000
    0:00:50       0.0      0.00       0.0       0.0                              0.0000
    0:00:53       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000

  Beginning Delay Optimization
  ----------------------------
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:54       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:55       0.0      0.00       0.0       0.0                              0.0000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:55       0.0      0.00       0.0       0.0                              0.0000
    0:00:56       0.0      0.00       0.0       0.0                              0.0000
    0:00:56       0.0      0.00       0.0       0.0                              0.0000
    0:00:56       0.0      0.00       0.0       0.0                              0.0000
    0:00:57       0.0      0.00       0.0       0.0                              0.0000

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:58       0.0      0.00       0.0       0.0                              0.0000
    0:00:58       0.0      0.00       0.0       0.0                              0.0000
    0:00:58       0.0      0.00       0.0       0.0                              0.0000
    0:00:58       0.0      0.00       0.0       0.0                              0.0000
    0:01:01       0.0      0.00       0.0       0.0                              0.0000
    0:01:01       0.0      0.00       0.0       0.0                              0.0000
    0:01:01       0.0      0.00       0.0       0.0                              0.0000
    0:01:01       0.0      0.00       0.0       0.0                              0.0000
    0:01:05       0.0      0.00       0.0       0.0                              0.0000
    0:01:05       0.0      0.00       0.0       0.0                              0.0000
    0:01:05       0.0      0.00       0.0       0.0                              0.0000
    0:01:05       0.0      0.00       0.0       0.0                              0.0000
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_hvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_uvt_tt_nominal_max_1p00v_25c_mns.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
1
Current design is 'serializer'.
design_vision> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
