                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.0 #6037 (May 26 2011) (Linux)
                              4 ; This file was generated Thu Oct 18 21:21:48 2018
                              5 ;--------------------------------------------------------
                              6 	.module spd_ctrl
                              7 	.optsdcc -mmcs51 --model-small
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; Public variables in this module
                             11 ;--------------------------------------------------------
                             12 	.globl _TF2
                             13 	.globl _TI
                             14 	.globl _RI
                             15 	.globl _EX12
                             16 	.globl _EX11
                             17 	.globl _EX10
                             18 	.globl _EX9
                             19 	.globl _EX8
                             20 	.globl _ES1
                             21 	.globl _PS1
                             22 	.globl _EX6
                             23 	.globl _EX5
                             24 	.globl _EX4
                             25 	.globl _EX3
                             26 	.globl _EX2
                             27 	.globl _EX7
                             28 	.globl _EA
                             29 	.globl _WDT
                             30 	.globl _ET2
                             31 	.globl _ES
                             32 	.globl _ET1
                             33 	.globl _EX1
                             34 	.globl _ET0
                             35 	.globl _EX0
                             36 	.globl _TF1
                             37 	.globl _TR1
                             38 	.globl _TF0
                             39 	.globl _TR0
                             40 	.globl _IE1
                             41 	.globl _IT1
                             42 	.globl _IE0
                             43 	.globl _IT0
                             44 	.globl _P3_7
                             45 	.globl _P3_6
                             46 	.globl _P3_5
                             47 	.globl _P3_4
                             48 	.globl _P3_3
                             49 	.globl _P3_2
                             50 	.globl _P3_1
                             51 	.globl _P3_0
                             52 	.globl _P2_7
                             53 	.globl _P2_6
                             54 	.globl _P2_5
                             55 	.globl _P2_4
                             56 	.globl _P2_3
                             57 	.globl _P2_2
                             58 	.globl _P2_1
                             59 	.globl _P2_0
                             60 	.globl _P1_7
                             61 	.globl _P1_6
                             62 	.globl _P1_5
                             63 	.globl _P1_4
                             64 	.globl _P1_3
                             65 	.globl _P1_2
                             66 	.globl _P1_1
                             67 	.globl _P1_0
                             68 	.globl _P0_7
                             69 	.globl _P0_6
                             70 	.globl _P0_5
                             71 	.globl _P0_4
                             72 	.globl _P0_3
                             73 	.globl _P0_2
                             74 	.globl _P0_1
                             75 	.globl _P0_0
                             76 	.globl _DMAC
                             77 	.globl _DMATA
                             78 	.globl _DMASA
                             79 	.globl _TMR2
                             80 	.globl _TMR1
                             81 	.globl _TMR0
                             82 	.globl _SRST
                             83 	.globl _B
                             84 	.globl _EIE
                             85 	.globl _ACC
                             86 	.globl _ADCON
                             87 	.globl _PSW
                             88 	.globl _TH2
                             89 	.globl _TL2
                             90 	.globl _RCAP2H
                             91 	.globl _RCAP2L
                             92 	.globl _T2CON
                             93 	.globl _CCEN
                             94 	.globl _IRCON
                             95 	.globl _S0RELH
                             96 	.globl _IP1
                             97 	.globl _IEN1
                             98 	.globl _DMAM1
                             99 	.globl _DMAM0
                            100 	.globl _DMASEL
                            101 	.globl _DMAC2
                            102 	.globl _DMAC1
                            103 	.globl _DMAC0
                            104 	.globl _P3
                            105 	.globl _S0RELL
                            106 	.globl _IP0
                            107 	.globl _IEN0
                            108 	.globl _DMAT2
                            109 	.globl _DMAT1
                            110 	.globl _DMAT0
                            111 	.globl _DMAS2
                            112 	.globl _DMAS1
                            113 	.globl _DMAS0
                            114 	.globl _P2
                            115 	.globl _IEN2
                            116 	.globl _SBUF
                            117 	.globl _SCON
                            118 	.globl _PSBANK
                            119 	.globl _DPS
                            120 	.globl _P1
                            121 	.globl _CKCON
                            122 	.globl _TH1
                            123 	.globl _TH0
                            124 	.globl _TL1
                            125 	.globl _TL0
                            126 	.globl _TMOD
                            127 	.globl _TCON
                            128 	.globl _PCON
                            129 	.globl _WDTREL
                            130 	.globl _DPH
                            131 	.globl _DPL
                            132 	.globl _P0
                            133 	.globl _sq_thrs_ratio_tb
                            134 	.globl _train_save_tb
                            135 	.globl _tx_tb
                            136 	.globl _UPHY_ANAREG_REV_0
                            137 	.globl _dfe_sm_save
                            138 	.globl _dfe_sm_dc
                            139 	.globl _dfe_sm
                            140 	.globl _cds28
                            141 	.globl _lnx_calx_align90_gm
                            142 	.globl _lnx_calx_align90_dac
                            143 	.globl _lnx_calx_align90_dummy_clk
                            144 	.globl _lnx_calx_eom_dpher
                            145 	.globl _lnx_calx_vdda_dll_eom_sel
                            146 	.globl _lnx_calx_dll_eom_gmsel
                            147 	.globl _lnx_calx_vdda_dll_sel
                            148 	.globl _lnx_calx_dll_gmsel
                            149 	.globl _lnx_calx_rxdcc_dll_hg
                            150 	.globl _lnx_calx_rxdcc_dll
                            151 	.globl _lnx_calx_txdcc_hg
                            152 	.globl _lnx_calx_txdcc
                            153 	.globl _lnx_calx_txdcc_pdiv_hg
                            154 	.globl _lnx_calx_txdcc_pdiv
                            155 	.globl _lnx_spdoft_tx_preset_index_lane
                            156 	.globl _lnx_cal_sellv_rxeomclk
                            157 	.globl _lnx_cal_sellv_rxsampler
                            158 	.globl _lnx_cal_sellv_txpre
                            159 	.globl _lnx_cal_sellv_rxdataclk
                            160 	.globl _lnx_cal_sellv_txclk
                            161 	.globl _lnx_cal_sellv_txdata
                            162 	.globl _lnx_cal_align90_gm
                            163 	.globl _lnx_cal_align90_dac
                            164 	.globl _lnx_cal_align90_dummy_clk
                            165 	.globl _lnx_cal_eom_dpher
                            166 	.globl _lnx_cal_vdda_dll_eom_sel
                            167 	.globl _lnx_cal_dll_eom_gmsel
                            168 	.globl _lnx_cal_vdda_dll_sel
                            169 	.globl _lnx_cal_dll_gmsel
                            170 	.globl _lnx_cal_rxdcc_eom_hg
                            171 	.globl _lnx_cal_rxdcc_eom
                            172 	.globl _lnx_cal_rxdcc_data_hg
                            173 	.globl _lnx_cal_rxdcc_data
                            174 	.globl _lnx_cal_rxdcc_dll_hg
                            175 	.globl _lnx_cal_rxdcc_dll
                            176 	.globl _lnx_cal_txdcc_hg
                            177 	.globl _lnx_cal_txdcc
                            178 	.globl _lnx_cal_txdcc_pdiv_hg
                            179 	.globl _lnx_cal_txdcc_pdiv
                            180 	.globl _cmx_cal_sllp_dac_fine_ring
                            181 	.globl _cmx_cal_pll_sllp_dac_coarse_ring
                            182 	.globl _cmx_cal_pll_speed_ring
                            183 	.globl _cmx_cal_plldcc
                            184 	.globl _cmx_cal_lccap_lsb
                            185 	.globl _cmx_cal_lccap_msb
                            186 	.globl _cmx_cal_lcvco_dac_msb
                            187 	.globl _cmx_cal_lcvco_dac_lsb
                            188 	.globl _cmx_cal_lcvco_dac
                            189 	.globl _local_tx_preset_tb
                            190 	.globl _train_g0_index
                            191 	.globl _train_g1_index
                            192 	.globl _train_gn1_index
                            193 	.globl _phase_save
                            194 	.globl _txffe_save
                            195 	.globl _rc_save
                            196 	.globl _phy_mode_lane_table
                            197 	.globl _speedtable
                            198 	.globl _min_gen
                            199 	.globl _max_gen
                            200 	.globl _phy_mode_cmn_table
                            201 	.globl _ring_speedtable
                            202 	.globl _lc_speedtable
                            203 	.globl _TXTRAIN_IF_REG0
                            204 	.globl _CDS_READ_MISC1
                            205 	.globl _CDS_READ_MISC0
                            206 	.globl _DFE_READ_F0D_RIGHT_ODD
                            207 	.globl _DFE_READ_F0D_RIGHT_EVEN
                            208 	.globl _DFE_READ_F0D_LEFT_ODD
                            209 	.globl _DFE_READ_F0D_LEFT_EVEN
                            210 	.globl _DFE_READ_F0D_ODD
                            211 	.globl _DFE_READ_F0D_EVEN
                            212 	.globl _DFE_READ_F0B_ODD
                            213 	.globl _DFE_READ_F0B_EVEN
                            214 	.globl _DFE_READ_F0A_ODD
                            215 	.globl _DFE_READ_F0A_EVEN
                            216 	.globl _DFE_READ_ODD_REG8
                            217 	.globl _DFE_READ_EVEN_REG8
                            218 	.globl _DFE_READ_ODD_REG7
                            219 	.globl _DFE_READ_ODD_REG6
                            220 	.globl _DFE_READ_ODD_REG5
                            221 	.globl _DFE_READ_ODD_REG4
                            222 	.globl _DFE_READ_ODD_REG3
                            223 	.globl _DFE_READ_ODD_REG2
                            224 	.globl _DFE_READ_ODD_REG1
                            225 	.globl _DFE_READ_ODD_REG0
                            226 	.globl _DFE_READ_EVEN_REG7
                            227 	.globl _DFE_READ_EVEN_REG6
                            228 	.globl _DFE_READ_EVEN_REG5
                            229 	.globl _DFE_READ_EVEN_REG4
                            230 	.globl _DFE_READ_EVEN_REG3
                            231 	.globl _DFE_READ_EVEN_REG2
                            232 	.globl _DFE_READ_EVEN_REG1
                            233 	.globl _DFE_READ_EVEN_REG0
                            234 	.globl _TX_TRAIN_IF_REG8
                            235 	.globl _TX_TRAIN_CTRL_LANE
                            236 	.globl _TX_TRAIN_IF_REG7
                            237 	.globl _TX_TRAIN_IF_REG6
                            238 	.globl _TX_TRAIN_IF_REG5
                            239 	.globl _TX_TRAIN_IF_REG4
                            240 	.globl _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE
                            241 	.globl _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE
                            242 	.globl _TRX_TRAIN_IF_INTERRUPT_LANE
                            243 	.globl _TX_AMP_CTRL_REG0
                            244 	.globl _TX_DRV_RD_OUT_REG0
                            245 	.globl _LINK_TRAIN_MODE0
                            246 	.globl _TX_EMPH_CTRL_REG0
                            247 	.globl _TX_TRAIN_DEFAULT_REG5
                            248 	.globl _TX_TRAIN_DEFAULT_REG4
                            249 	.globl _TX_TRAIN_DEFAULT_REG3
                            250 	.globl _TX_TRAIN_DEFAULT_REG2
                            251 	.globl _TX_TRAIN_DEFAULT_REG1
                            252 	.globl _TX_TRAIN_DEFAULT_REG0
                            253 	.globl _TX_TRAIN_DRIVER_REG2
                            254 	.globl _TX_TRAIN_DRIVER_REG1
                            255 	.globl _TX_TRAIN_DRIVER_REG0
                            256 	.globl _TX_TRAIN_PATTTERN_REG0
                            257 	.globl _TX_TRAIN_IF_REG3
                            258 	.globl _TX_TRAIN_IF_REG2
                            259 	.globl _TX_TRAIN_IF_REG1
                            260 	.globl _TX_TRAIN_IF_REG0
                            261 	.globl _DME_DEC_REG1
                            262 	.globl _DME_DEC_REG0
                            263 	.globl _DME_ENC_REG2
                            264 	.globl _DME_ENC_REG1
                            265 	.globl _DME_ENC_REG0
                            266 	.globl _END_XDAT_CMN
                            267 	.globl _MCU_INFO_13
                            268 	.globl _MCU_INFO_12
                            269 	.globl _MCU_INFO_5
                            270 	.globl _MCU_INFO_4
                            271 	.globl _SYNC_INFO
                            272 	.globl _CDS_EYE_CLK_THR
                            273 	.globl _TX_SAVE_4
                            274 	.globl _TX_SAVE_3
                            275 	.globl _TX_SAVE_2
                            276 	.globl _TX_SAVE_1
                            277 	.globl _TX_SAVE_0
                            278 	.globl _ETH_PRESET1_TB
                            279 	.globl _ETH_PRESET0_TB
                            280 	.globl _SAS_PRESET2_TB
                            281 	.globl _SAS_PRESET1_TB
                            282 	.globl _SAS_PRESET0_TB
                            283 	.globl _G_SELLV_RXSAMPLER
                            284 	.globl _G_SELLV_RXDATACLK
                            285 	.globl _G_SELLV_RXEOMCLK
                            286 	.globl _G_SELLV_TXPRE
                            287 	.globl _G_SELLV_TXDATA
                            288 	.globl _G_SELLV_TXCLK
                            289 	.globl _TIMER_SEL3
                            290 	.globl _TIMER_SEL2
                            291 	.globl _TIMER_SEL1
                            292 	.globl _MCU_CONFIG1
                            293 	.globl _LOOP_CNTS
                            294 	.globl _CAL_DATA1
                            295 	.globl _MCU_CONFIG
                            296 	.globl _CAL_STATUS_READ
                            297 	.globl _CAL_TIME_OUT_AND_DIS
                            298 	.globl _CON_CAL_STEP_SIZE5
                            299 	.globl _CON_CAL_STEP_SIZE4
                            300 	.globl _CON_CAL_STEP_SIZE3
                            301 	.globl _CON_CAL_STEP_SIZE2
                            302 	.globl _CON_CAL_STEP_SIZE1
                            303 	.globl _CONTROL_CONFIG9
                            304 	.globl _CONTROL_CONFIG8
                            305 	.globl _TRAIN_IF_CONFIG
                            306 	.globl _CAL_DATA0
                            307 	.globl _CONTROL_CONFIG7
                            308 	.globl _CONTROL_CONFIG6
                            309 	.globl _CONTROL_CONFIG5
                            310 	.globl _CONTROL_CONFIG4
                            311 	.globl _CONTROL_CONFIG3
                            312 	.globl _CONTROL_CONFIG2
                            313 	.globl _CONTROL_CONFIG1
                            314 	.globl _CONTROL_CONFIG0
                            315 	.globl _FW_REV
                            316 	.globl _CID_REG1
                            317 	.globl _CID_REG0
                            318 	.globl _CMN_MCU_REG
                            319 	.globl _SET_LANE_ISR
                            320 	.globl _CMN_ISR_MASK_1
                            321 	.globl _CMN_ISR_1
                            322 	.globl _CMN_MCU_TIMER3_CONTROL
                            323 	.globl _CMN_MCU_TIMER2_CONTROL
                            324 	.globl _CMN_MCU_TIMER1_CONTROL
                            325 	.globl _CMN_MCU_TIMER0_CONTROL
                            326 	.globl _CMN_MCU_TIMER_CTRL_5_LANE
                            327 	.globl _CMN_MCU_TIMER_CTRL_4_LANE
                            328 	.globl _CMN_MCU_TIMER_CTRL_3_LANE
                            329 	.globl _CMN_MCU_TIMER_CTRL_2_LANE
                            330 	.globl _CMN_MCU_TIMER_CONTROL
                            331 	.globl _CMN_CACHE_DEBUG1
                            332 	.globl _CMN_MCU_GPIO
                            333 	.globl _CMN_ISR_CLEAR_2
                            334 	.globl _CMN_ISR_MASK_2
                            335 	.globl _CMN_ISR_2
                            336 	.globl _MCU_INT_ADDR
                            337 	.globl _CMN_CACHE_DEBUG0
                            338 	.globl _MCU_SDT_CMN
                            339 	.globl _XDATA_MEM_CHECKSUM_CMN_2
                            340 	.globl _XDATA_MEM_CHECKSUM_CMN_1
                            341 	.globl _XDATA_MEM_CHECKSUM_CMN_0
                            342 	.globl _TEST5
                            343 	.globl _PM_CMN_REG2
                            344 	.globl _INPUT_CMN_PIN_REG3
                            345 	.globl __FIELDNAME_
                            346 	.globl _CMN_CALIBRATION
                            347 	.globl _OUTPUT_CMN_PIN_REG0
                            348 	.globl _SPD_CMN_REG1
                            349 	.globl _CLKGEN_CMN_REG1
                            350 	.globl _PLLCAL_REG1
                            351 	.globl _PLLCAL_REG0
                            352 	.globl _ANA_TSEN_CONTROL
                            353 	.globl _INPUT_CMN_PIN_REG2
                            354 	.globl _INPUT_CMN_PIN_REG1
                            355 	.globl _INPUT_CMN_PIN_REG0
                            356 	.globl _PM_CMN_REG1
                            357 	.globl _SYSTEM
                            358 	.globl _TEST4
                            359 	.globl _TEST3
                            360 	.globl _TEST2
                            361 	.globl _TEST1
                            362 	.globl _TEST0
                            363 	.globl _MCU_SYNC2
                            364 	.globl _MCU_SYNC1
                            365 	.globl _MEM_IRQ_CLEAR
                            366 	.globl _APB_CONTROL_REG
                            367 	.globl _ANA_IF_CMN_REG0
                            368 	.globl _MEM_IRQ_MASK
                            369 	.globl _MEM_IRQ
                            370 	.globl _ANA_IF_CMN_REG1
                            371 	.globl _MEM_CMN_ECC_ERR_ADDRESS0
                            372 	.globl _MCU_INFO_3
                            373 	.globl _MCU_INFO_2
                            374 	.globl _MCU_INFO_1
                            375 	.globl _MCU_INFO_0
                            376 	.globl _MEMORY_CONTROL_4
                            377 	.globl _MEMORY_CONTROL_3
                            378 	.globl _MEMORY_CONTROL_2
                            379 	.globl _MEMORY_CONTROL_1
                            380 	.globl _MEMORY_CONTROL_0
                            381 	.globl _MCU_DEBUG1
                            382 	.globl _MCU_DEBUG0
                            383 	.globl _MCU_CONTROL_4
                            384 	.globl _MCU_CONTROL_3
                            385 	.globl _MCU_CONTROL_2
                            386 	.globl _MCU_CONTROL_1
                            387 	.globl _MCU_CONTROL_0
                            388 	.globl _GLOB_L1_SUBSTATES_CFG
                            389 	.globl _GLOB_PIPE_REVISION
                            390 	.globl _GLOB_BIST_DATA_HI
                            391 	.globl _GLOB_BIST_SEQR_CFG
                            392 	.globl _GLOB_BIST_RESULT
                            393 	.globl _GLOB_BIST_MASK
                            394 	.globl _GLOB_BIST_START
                            395 	.globl _GLOB_BIST_LANE_TYPE
                            396 	.globl _GLOB_BIST_CTRL
                            397 	.globl _GLOB_DP_BAL_CFG4
                            398 	.globl _GLOB_DP_BAL_CFG2
                            399 	.globl _GLOB_DP_BAL_CFG0
                            400 	.globl _GLOB_PM_DP_CTRL
                            401 	.globl _GLOB_COUNTER_HI
                            402 	.globl _GLOB_COUNTER_CTRL
                            403 	.globl _GLOB_PM_CFG0
                            404 	.globl _GLOB_DP_SAL_CFG5
                            405 	.globl _GLOB_DP_SAL_CFG3
                            406 	.globl _GLOB_DP_SAL_CFG1
                            407 	.globl _GLOB_DP_SAL_CFG
                            408 	.globl _GLOB_MISC_CTRL
                            409 	.globl _GLOB_CLK_SRC_HI
                            410 	.globl _GLOB_CLK_SRC_LO
                            411 	.globl _GLOB_RST_CLK_CTRL
                            412 	.globl _DFE_STATIC_REG6
                            413 	.globl _DFE_STATIC_REG5
                            414 	.globl _DFE_STATIC_REG4
                            415 	.globl _DFE_STATIC_REG3
                            416 	.globl _DFE_STATIC_REG1
                            417 	.globl _DFE_STATIC_REG0
                            418 	.globl _RX_CMN_0
                            419 	.globl _SRIS_REG1
                            420 	.globl _SRIS_REG0
                            421 	.globl _DTX_PHY_ALIGN_REG2
                            422 	.globl _DTX_PHY_ALIGN_REG1
                            423 	.globl _DTX_PHY_ALIGN_REG0
                            424 	.globl _DTX_REG4
                            425 	.globl _DTX_REG3
                            426 	.globl _DTX_REG2
                            427 	.globl _DTX_REG1
                            428 	.globl _DTX_REG0
                            429 	.globl _TX_CMN_REG
                            430 	.globl _END_XDAT_LANE
                            431 	.globl _TRAIN_CONTROL_17
                            432 	.globl _TRAIN_CONTROL_16
                            433 	.globl _TRAIN_CONTROL_15
                            434 	.globl _TRAIN_CONTROL_14
                            435 	.globl _TRAIN_CONTROL_13
                            436 	.globl _ESM_ERR_N_CNT_LOW_LANE
                            437 	.globl _ESM_POP_N_CNT_LOW_LANE
                            438 	.globl _TRAIN_CONTROL_12
                            439 	.globl _TRAIN_CONTROL_11
                            440 	.globl _TRAIN_CONTROL_10
                            441 	.globl _TRAIN_CONTROL_9
                            442 	.globl _TRAIN_CONTROL_8
                            443 	.globl _TRAIN_CONTROL_7
                            444 	.globl _TRAIN_CONTROL_6
                            445 	.globl _TRAIN_CONTROL_5
                            446 	.globl _TRAIN_CONTROL_4
                            447 	.globl _TRAIN_CONTROL_3
                            448 	.globl _ESM_ERR_POP_CNT_HIGH_LANE
                            449 	.globl _ESM_ERR_P_CNT_LOW_LANE
                            450 	.globl _ESM_POP_P_CNT_LOW_LANE
                            451 	.globl _CDS_CTRL_REG1
                            452 	.globl _CDS_CTRL_REG0
                            453 	.globl _DFE_CONTROL_11
                            454 	.globl _DFE_CONTROL_10
                            455 	.globl _DFE_CONTROL_9
                            456 	.globl _DFE_CONTROL_8
                            457 	.globl _DFE_CONTROL_7
                            458 	.globl _DFE_TEST_5
                            459 	.globl _DFE_TEST_4
                            460 	.globl _DFE_TEST_1
                            461 	.globl _DFE_TEST_0
                            462 	.globl _DFE_CONTROL_6
                            463 	.globl _TRAIN_PARA_3
                            464 	.globl _TRAIN_PARA_2
                            465 	.globl _TRAIN_PARA_1
                            466 	.globl _TRAIN_PARA_0
                            467 	.globl _DLL_CAL
                            468 	.globl _RPTA_CONFIG_1
                            469 	.globl _RPTA_CONFIG_0
                            470 	.globl _TRAIN_CONTROL_2
                            471 	.globl _TRAIN_CONTROL_1
                            472 	.globl _TRAIN_CONTROL_0
                            473 	.globl _DFE_CONTROL_5
                            474 	.globl _DFE_CONTROL_4
                            475 	.globl _DFE_CONTROL_3
                            476 	.globl _DFE_CONTROL_2
                            477 	.globl _DFE_CONTROL_1
                            478 	.globl _DFE_CONTROL_0
                            479 	.globl _TRX_TRAIN_IF_TIMERS_ENABLE_LANE
                            480 	.globl _TRX_TRAIN_IF_TIMERS2_LANE
                            481 	.globl _TRX_TRAIN_IF_TIMERS1_LANE
                            482 	.globl _PHY_LOCAL_VALUE_LANE
                            483 	.globl _PHY_REMOTE_CTRL_VALUE_LANE
                            484 	.globl _PHY_REMOTE_CTRL_COMMAND_LANE
                            485 	.globl _CAL_SAVE_DATA3_LANE
                            486 	.globl _CAL_SAVE_DATA2_LANE
                            487 	.globl _CAL_SAVE_DATA1_LANE
                            488 	.globl _CAL_CTRL4_LANE
                            489 	.globl _CAL_CTRL3_LANE
                            490 	.globl _CAL_CTRL2_LANE
                            491 	.globl _CAL_CTRL1_LANE
                            492 	.globl _LANE_MARGIN_REG0
                            493 	.globl _EOM_VLD_REG4
                            494 	.globl _EOM_REG0
                            495 	.globl _EOM_ERR_REG3
                            496 	.globl _EOM_ERR_REG2
                            497 	.globl _EOM_ERR_REG1
                            498 	.globl _EOM_ERR_REG0
                            499 	.globl _EOM_VLD_REG3
                            500 	.globl _EOM_VLD_REG2
                            501 	.globl _EOM_VLD_REG1
                            502 	.globl _EOM_VLD_REG0
                            503 	.globl _DFE_STATIC_LANE_REG6
                            504 	.globl _DFE_STATIC_LANE_REG5
                            505 	.globl _DFE_STATIC_LANE_REG4
                            506 	.globl _DFE_STATIC_LANE_REG3
                            507 	.globl _DFE_STATIC_LANE_REG1
                            508 	.globl _DFE_STATIC_LANE_REG0
                            509 	.globl _DFE_DCE_REG0
                            510 	.globl _CAL_OFST_REG2
                            511 	.globl _CAL_OFST_REG1
                            512 	.globl _CAL_OFST_REG0
                            513 	.globl _DFE_READ_ODD_2C_REG8
                            514 	.globl _DFE_READ_EVEN_2C_REG8
                            515 	.globl _DFE_READ_ODD_2C_REG7
                            516 	.globl _DFE_READ_ODD_2C_REG6
                            517 	.globl _DFE_READ_ODD_2C_REG5
                            518 	.globl _DFE_READ_ODD_2C_REG4
                            519 	.globl _DFE_READ_ODD_2C_REG3
                            520 	.globl _DFE_READ_ODD_2C_REG2
                            521 	.globl _DFE_READ_ODD_2C_REG1
                            522 	.globl _DFE_READ_ODD_2C_REG0
                            523 	.globl _DFE_READ_EVEN_2C_REG7
                            524 	.globl _DFE_READ_EVEN_2C_REG6
                            525 	.globl _DFE_READ_EVEN_2C_REG5
                            526 	.globl _DFE_READ_EVEN_2C_REG4
                            527 	.globl _DFE_READ_EVEN_2C_REG3
                            528 	.globl _DFE_READ_EVEN_2C_REG2
                            529 	.globl _DFE_READ_EVEN_2C_REG1
                            530 	.globl _DFE_READ_EVEN_2C_REG0
                            531 	.globl _DFE_READ_ODD_SM_REG8
                            532 	.globl _DFE_READ_EVEN_SM_REG8
                            533 	.globl _DFE_READ_ODD_SM_REG7
                            534 	.globl _DFE_READ_ODD_SM_REG6
                            535 	.globl _DFE_READ_ODD_SM_REG5
                            536 	.globl _DFE_READ_ODD_SM_REG4
                            537 	.globl _DFE_READ_ODD_SM_REG3
                            538 	.globl _DFE_READ_ODD_SM_REG2
                            539 	.globl _DFE_READ_ODD_SM_REG1
                            540 	.globl _DFE_READ_ODD_SM_REG0
                            541 	.globl _DFE_READ_EVEN_SM_REG7
                            542 	.globl _DFE_READ_EVEN_SM_REG6
                            543 	.globl _DFE_READ_EVEN_SM_REG5
                            544 	.globl _DFE_READ_EVEN_SM_REG4
                            545 	.globl _DFE_READ_EVEN_SM_REG3
                            546 	.globl _DFE_READ_EVEN_SM_REG2
                            547 	.globl _DFE_READ_EVEN_SM_REG1
                            548 	.globl _DFE_READ_EVEN_SM_REG0
                            549 	.globl _DFE_FEXT_ODD_REG7
                            550 	.globl _DFE_FEXT_ODD_REG6
                            551 	.globl _DFE_FEXT_ODD_REG5
                            552 	.globl _DFE_FEXT_ODD_REG4
                            553 	.globl _DFE_FEXT_ODD_REG3
                            554 	.globl _DFE_FEXT_ODD_REG2
                            555 	.globl _DFE_FEXT_ODD_REG1
                            556 	.globl _DFE_FEXT_ODD_REG0
                            557 	.globl _DFE_FEXT_EVEN_REG7
                            558 	.globl _DFE_FEXT_EVEN_REG6
                            559 	.globl _DFE_FEXT_EVEN_REG5
                            560 	.globl _DFE_FEXT_EVEN_REG4
                            561 	.globl _DFE_FEXT_EVEN_REG3
                            562 	.globl _DFE_FEXT_EVEN_REG2
                            563 	.globl _DFE_FEXT_EVEN_REG1
                            564 	.globl _DFE_FEXT_EVEN_REG0
                            565 	.globl _DFE_DC_ODD_REG8
                            566 	.globl _DFE_DC_EVEN_REG8
                            567 	.globl _DFE_FEN_ODD_REG
                            568 	.globl _DFE_FEN_EVEN_REG
                            569 	.globl _DFE_STEP_REG1
                            570 	.globl _DFE_STEP_REG0
                            571 	.globl _DFE_ANA_REG1
                            572 	.globl _DFE_ANA_REG0
                            573 	.globl _DFE_CTRL_REG4
                            574 	.globl _RX_EQ_CLK_CTRL
                            575 	.globl _DFE_CTRL_REG3
                            576 	.globl _DFE_CTRL_REG2
                            577 	.globl _DFE_CTRL_REG1
                            578 	.globl _DFE_CTRL_REG0
                            579 	.globl _PT_COUNTER2
                            580 	.globl _PT_COUNTER1
                            581 	.globl _PT_COUNTER0
                            582 	.globl _PT_USER_PATTERN2
                            583 	.globl _PT_USER_PATTERN1
                            584 	.globl _PT_USER_PATTERN0
                            585 	.globl _PT_CONTROL1
                            586 	.globl _PT_CONTROL0
                            587 	.globl _XDATA_MEM_CHECKSUM_LANE1
                            588 	.globl _XDATA_MEM_CHECKSUM_LANE0
                            589 	.globl _MEM_ECC_ERR_ADDRESS0
                            590 	.globl _MCU_COMMAND0
                            591 	.globl _MCU_INT_CONTROL_13
                            592 	.globl _MCU_WDT_LANE
                            593 	.globl _MCU_IRQ_ISR_LANE
                            594 	.globl _ANA_IF_DFEO_REG0
                            595 	.globl _ANA_IF_DFEE_REG0
                            596 	.globl _ANA_IF_TRX_REG0
                            597 	.globl _EXT_INT_CONTROL
                            598 	.globl _MCU_DEBUG_LANE
                            599 	.globl _MCU_DEBUG3_LANE
                            600 	.globl _MCU_DEBUG2_LANE
                            601 	.globl _MCU_DEBUG1_LANE
                            602 	.globl _MCU_DEBUG0_LANE
                            603 	.globl _MCU_TIMER_CTRL_7_LANE
                            604 	.globl _MCU_TIMER_CTRL_6_LANE
                            605 	.globl _MCU_TIMER_CTRL_5_LANE
                            606 	.globl _MCU_TIMER_CTRL_4_LANE
                            607 	.globl _MCU_TIMER_CTRL_3_LANE
                            608 	.globl _MCU_TIMER_CTRL_2_LANE
                            609 	.globl _MCU_TIMER_CTRL_1_LANE
                            610 	.globl _MCU_MEM_REG2_LANE
                            611 	.globl _MCU_MEM_REG1_LANE
                            612 	.globl _MCU_IRQ_MASK_LANE
                            613 	.globl _MCU_IRQ_LANE
                            614 	.globl _MCU_TIMER3_CONTROL
                            615 	.globl _MCU_TIMER2_CONTROL
                            616 	.globl _MCU_TIMER1_CONTROL
                            617 	.globl _MCU_TIMER0_CONTROL
                            618 	.globl _MCU_TIMER_CONTROL
                            619 	.globl _MCU_INT12_CONTROL
                            620 	.globl _MCU_INT11_CONTROL
                            621 	.globl _MCU_INT10_CONTROL
                            622 	.globl _MCU_INT9_CONTROL
                            623 	.globl _MCU_INT8_CONTROL
                            624 	.globl _MCU_INT7_CONTROL
                            625 	.globl _MCU_INT6_CONTROL
                            626 	.globl _MCU_INT5_CONTROL
                            627 	.globl _MCU_INT4_CONTROL
                            628 	.globl _MCU_INT3_CONTROL
                            629 	.globl _MCU_INT2_CONTROL
                            630 	.globl _MCU_INT1_CONTROL
                            631 	.globl _MCU_INT0_CONTROL
                            632 	.globl _MCU_STATUS3_LANE
                            633 	.globl _MCU_STATUS2_LANE
                            634 	.globl _MCU_STATUS1_LANE
                            635 	.globl _MCU_STATUS0_LANE
                            636 	.globl _LANE_SYSTEM0
                            637 	.globl _CACHE_DEBUG1
                            638 	.globl _CACHE_DEBUG0
                            639 	.globl _MCU_GPIO
                            640 	.globl _MCU_CONTROL_LANE
                            641 	.globl _LANE_32G_PRESET_CFG16_LANE
                            642 	.globl _LANE_32G_PRESET_CFG14_LANE
                            643 	.globl _LANE_32G_PRESET_CFG12_LANE
                            644 	.globl _LANE_32G_PRESET_CFG10_LANE
                            645 	.globl _LANE_32G_PRESET_CFG8_LANE
                            646 	.globl _LANE_32G_PRESET_CFG6_LANE
                            647 	.globl _LANE_32G_PRESET_CFG4_LANE
                            648 	.globl _LANE_32G_PRESET_CFG2_LANE
                            649 	.globl _LANE_32G_PRESET_CFG0_LANE
                            650 	.globl _LANE_EQ_32G_CFG0_LANE
                            651 	.globl _LANE_16G_PRESET_CFG16_LANE
                            652 	.globl _LANE_16G_PRESET_CFG14_LANE
                            653 	.globl _LANE_16G_PRESET_CFG12_LANE
                            654 	.globl _LANE_16G_PRESET_CFG10_LANE
                            655 	.globl _LANE_16G_PRESET_CFG8_LANE
                            656 	.globl _LANE_16G_PRESET_CFG6_LANE
                            657 	.globl _LANE_16G_PRESET_CFG4_LANE
                            658 	.globl _LANE_16G_PRESET_CFG2_LANE
                            659 	.globl _LANE_16G_PRESET_CFG0_LANE
                            660 	.globl _LANE_EQ_16G_CFG0_LANE
                            661 	.globl _LANE_REMOTE_SET_LANE
                            662 	.globl _LANE_COEFF_MAX0_LANE
                            663 	.globl _LANE_PRESET_CFG16_LANE
                            664 	.globl _LANE_PRESET_CFG14_LANE
                            665 	.globl _LANE_PRESET_CFG12_LANE
                            666 	.globl _LANE_PRESET_CFG10_LANE
                            667 	.globl _LANE_PRESET_CFG8_LANE
                            668 	.globl _LANE_PRESET_CFG6_LANE
                            669 	.globl _LANE_PRESET_CFG4_LANE
                            670 	.globl _LANE_PRESET_CFG2_LANE
                            671 	.globl _LANE_PRESET_CFG0_LANE
                            672 	.globl _LANE_EQ_CFG1_LANE
                            673 	.globl _LANE_EQ_CFG0_LANE
                            674 	.globl _LANE_USB_DP_CFG2_LANE
                            675 	.globl _LANE_USB_DP_CFG1_LANE
                            676 	.globl _LANE_DP_PIE8_CFG0_LANE
                            677 	.globl _LANE_CFG_STATUS3_LANE
                            678 	.globl _LANE_CFG4
                            679 	.globl _LANE_CFG2_LANE
                            680 	.globl _LANE_CFG_STATUS2_LANE
                            681 	.globl _LANE_STATUS0
                            682 	.globl _LANE_CFG0
                            683 	.globl _SQ_REG0
                            684 	.globl _DTL_REG3
                            685 	.globl _DTL_REG2
                            686 	.globl _DTL_REG1
                            687 	.globl _DTL_REG0
                            688 	.globl _RX_LANE_INTERRUPT_REG1
                            689 	.globl _RX_CALIBRATION_REG
                            690 	.globl _INPUT_RX_PIN_REG3_LANE
                            691 	.globl _RX_DATA_PATH_REG
                            692 	.globl _RX_LANE_INTERRUPT_MASK
                            693 	.globl _RX_LANE_INTERRUPT
                            694 	.globl _CDR_LOCK_REG
                            695 	.globl _FRAME_SYNC_DET_REG6
                            696 	.globl _FRAME_SYNC_DET_REG5
                            697 	.globl _FRAME_SYNC_DET_REG4
                            698 	.globl _FRAME_SYNC_DET_REG3
                            699 	.globl _FRAME_SYNC_DET_REG2
                            700 	.globl _FRAME_SYNC_DET_REG1
                            701 	.globl _FRAME_SYNC_DET_REG0
                            702 	.globl _CLKGEN_RX_LANE_REG1_LANE
                            703 	.globl _DIG_RX_RSVD_REG0
                            704 	.globl _SPD_CTRL_RX_LANE_REG1_LANE
                            705 	.globl _INPUT_RX_PIN_REG2_LANE
                            706 	.globl _INPUT_RX_PIN_REG1_LANE
                            707 	.globl _INPUT_RX_PIN_REG0_LANE
                            708 	.globl _RX_SYSTEM_LANE
                            709 	.globl _PM_CTRL_RX_LANE_REG1_LANE
                            710 	.globl _MON_TOP
                            711 	.globl _ANALOG_TX_REALTIME_REG_1
                            712 	.globl _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE
                            713 	.globl _PM_CTRL_INTERRUPT_ISR_REG1_LANE
                            714 	.globl __FIELDNAME__LANE
                            715 	.globl _INPUT_TX_PIN_REG5_LANE
                            716 	.globl _DIG_TX_RSVD_REG0
                            717 	.globl _TX_CALIBRATION_LANE
                            718 	.globl _INPUT_TX_PIN_REG4_LANE
                            719 	.globl _TX_SYSTEM_LANE
                            720 	.globl _SPD_CTRL_TX_LANE_REG1_LANE
                            721 	.globl _SPD_CTRL_INTERRUPT_REG2
                            722 	.globl _SPD_CTRL_INTERRUPT_REG1_LANE
                            723 	.globl _TX_SPEED_CONVERT_LANE
                            724 	.globl _CLKGEN_TX_LANE_REG1_LANE
                            725 	.globl _PM_CTRL_INTERRUPT_REG2
                            726 	.globl _PM_CTRL_INTERRUPT_REG1_LANE
                            727 	.globl _INPUT_TX_PIN_REG3_LANE
                            728 	.globl _INPUT_TX_PIN_REG2_LANE
                            729 	.globl _INPUT_TX_PIN_REG1_LANE
                            730 	.globl _INPUT_TX_PIN_REG0_LANE
                            731 	.globl _PM_CTRL_TX_LANE_REG2_LANE
                            732 	.globl _PM_CTRL_TX_LANE_REG1_LANE
                            733 	.globl _UPHY14_CMN_ANAREG_TOP_214
                            734 	.globl _UPHY14_CMN_ANAREG_TOP_213
                            735 	.globl _UPHY14_CMN_ANAREG_TOP_212
                            736 	.globl _UPHY14_CMN_ANAREG_TOP_211
                            737 	.globl _UPHY14_CMN_ANAREG_TOP_210
                            738 	.globl _UPHY14_CMN_ANAREG_TOP_209
                            739 	.globl _UPHY14_CMN_ANAREG_TOP_208
                            740 	.globl _UPHY14_CMN_ANAREG_TOP_207
                            741 	.globl _UPHY14_CMN_ANAREG_TOP_206
                            742 	.globl _UPHY14_CMN_ANAREG_TOP_205
                            743 	.globl _UPHY14_CMN_ANAREG_TOP_204
                            744 	.globl _UPHY14_CMN_ANAREG_TOP_203
                            745 	.globl _UPHY14_CMN_ANAREG_TOP_202
                            746 	.globl _UPHY14_CMN_ANAREG_TOP_201
                            747 	.globl _UPHY14_CMN_ANAREG_TOP_200
                            748 	.globl _UPHY14_CMN_ANAREG_TOP_199
                            749 	.globl _UPHY14_CMN_ANAREG_TOP_198
                            750 	.globl _UPHY14_CMN_ANAREG_TOP_197
                            751 	.globl _UPHY14_CMN_ANAREG_TOP_196
                            752 	.globl _UPHY14_CMN_ANAREG_TOP_195
                            753 	.globl _UPHY14_CMN_ANAREG_TOP_194
                            754 	.globl _UPHY14_CMN_ANAREG_TOP_193
                            755 	.globl _UPHY14_CMN_ANAREG_TOP_192
                            756 	.globl _UPHY14_CMN_ANAREG_TOP_191
                            757 	.globl _UPHY14_CMN_ANAREG_TOP_190
                            758 	.globl _UPHY14_CMN_ANAREG_TOP_189
                            759 	.globl _UPHY14_CMN_ANAREG_TOP_188
                            760 	.globl _UPHY14_CMN_ANAREG_TOP_187
                            761 	.globl _UPHY14_CMN_ANAREG_TOP_186
                            762 	.globl _UPHY14_CMN_ANAREG_TOP_185
                            763 	.globl _UPHY14_CMN_ANAREG_TOP_184
                            764 	.globl _UPHY14_CMN_ANAREG_TOP_183
                            765 	.globl _UPHY14_CMN_ANAREG_TOP_182
                            766 	.globl _UPHY14_CMN_ANAREG_TOP_181
                            767 	.globl _UPHY14_CMN_ANAREG_TOP_180
                            768 	.globl _UPHY14_CMN_ANAREG_TOP_179
                            769 	.globl _UPHY14_CMN_ANAREG_TOP_178
                            770 	.globl _UPHY14_CMN_ANAREG_TOP_177
                            771 	.globl _UPHY14_CMN_ANAREG_TOP_176
                            772 	.globl _UPHY14_CMN_ANAREG_TOP_175
                            773 	.globl _UPHY14_CMN_ANAREG_TOP_174
                            774 	.globl _UPHY14_CMN_ANAREG_TOP_173
                            775 	.globl _UPHY14_CMN_ANAREG_TOP_172
                            776 	.globl _UPHY14_CMN_ANAREG_TOP_171
                            777 	.globl _UPHY14_CMN_ANAREG_TOP_170
                            778 	.globl _UPHY14_CMN_ANAREG_TOP_169
                            779 	.globl _UPHY14_CMN_ANAREG_TOP_168
                            780 	.globl _UPHY14_CMN_ANAREG_TOP_167
                            781 	.globl _UPHY14_CMN_ANAREG_TOP_166
                            782 	.globl _UPHY14_CMN_ANAREG_TOP_165
                            783 	.globl _UPHY14_CMN_ANAREG_TOP_164
                            784 	.globl _UPHY14_CMN_ANAREG_TOP_163
                            785 	.globl _UPHY14_CMN_ANAREG_TOP_162
                            786 	.globl _UPHY14_CMN_ANAREG_TOP_161
                            787 	.globl _UPHY14_CMN_ANAREG_TOP_160
                            788 	.globl _UPHY14_CMN_ANAREG_TOP_159
                            789 	.globl _UPHY14_CMN_ANAREG_TOP_158
                            790 	.globl _UPHY14_CMN_ANAREG_TOP_157
                            791 	.globl _UPHY14_CMN_ANAREG_TOP_156
                            792 	.globl _UPHY14_CMN_ANAREG_TOP_155
                            793 	.globl _UPHY14_CMN_ANAREG_TOP_154
                            794 	.globl _UPHY14_CMN_ANAREG_TOP_153
                            795 	.globl _UPHY14_CMN_ANAREG_TOP_152
                            796 	.globl _UPHY14_CMN_ANAREG_TOP_151
                            797 	.globl _UPHY14_CMN_ANAREG_TOP_150
                            798 	.globl _UPHY14_CMN_ANAREG_TOP_149
                            799 	.globl _UPHY14_CMN_ANAREG_TOP_148
                            800 	.globl _UPHY14_CMN_ANAREG_TOP_147
                            801 	.globl _UPHY14_CMN_ANAREG_TOP_146
                            802 	.globl _UPHY14_CMN_ANAREG_TOP_145
                            803 	.globl _UPHY14_CMN_ANAREG_TOP_144
                            804 	.globl _UPHY14_CMN_ANAREG_TOP_143
                            805 	.globl _UPHY14_CMN_ANAREG_TOP_142
                            806 	.globl _UPHY14_CMN_ANAREG_TOP_141
                            807 	.globl _UPHY14_CMN_ANAREG_TOP_140
                            808 	.globl _UPHY14_CMN_ANAREG_TOP_139
                            809 	.globl _UPHY14_CMN_ANAREG_TOP_138
                            810 	.globl _UPHY14_CMN_ANAREG_TOP_137
                            811 	.globl _UPHY14_CMN_ANAREG_TOP_136
                            812 	.globl _UPHY14_CMN_ANAREG_TOP_135
                            813 	.globl _UPHY14_CMN_ANAREG_TOP_134
                            814 	.globl _UPHY14_CMN_ANAREG_TOP_133
                            815 	.globl _UPHY14_CMN_ANAREG_TOP_132
                            816 	.globl _UPHY14_CMN_ANAREG_TOP_131
                            817 	.globl _UPHY14_CMN_ANAREG_TOP_130
                            818 	.globl _UPHY14_CMN_ANAREG_TOP_129
                            819 	.globl _UPHY14_CMN_ANAREG_TOP_128
                            820 	.globl _ANA_DFEO_REG_0B
                            821 	.globl _ANA_DFEO_REG_0A
                            822 	.globl _ANA_DFEO_REG_09
                            823 	.globl _ANA_DFEO_REG_08
                            824 	.globl _ANA_DFEO_REG_07
                            825 	.globl _ANA_DFEO_REG_06
                            826 	.globl _ANA_DFEO_REG_05
                            827 	.globl _ANA_DFEO_REG_04
                            828 	.globl _ANA_DFEO_REG_03
                            829 	.globl _ANA_DFEO_REG_02
                            830 	.globl _ANA_DFEO_REG_01
                            831 	.globl _ANA_DFEO_REG_00
                            832 	.globl _ANA_DFEO_REG_27
                            833 	.globl _ANA_DFEO_REG_26
                            834 	.globl _ANA_DFEO_REG_25
                            835 	.globl _ANA_DFEO_REG_24
                            836 	.globl _ANA_DFEO_REG_23
                            837 	.globl _ANA_DFEO_REG_22
                            838 	.globl _ANA_DFEO_REG_21
                            839 	.globl _ANA_DFEO_REG_20
                            840 	.globl _ANA_DFEO_REG_1F
                            841 	.globl _ANA_DFEO_REG_1E
                            842 	.globl _ANA_DFEO_REG_1D
                            843 	.globl _ANA_DFEO_REG_1C
                            844 	.globl _ANA_DFEO_REG_1B
                            845 	.globl _ANA_DFEO_REG_1A
                            846 	.globl _ANA_DFEO_REG_19
                            847 	.globl _ANA_DFEO_REG_18
                            848 	.globl _ANA_DFEO_REG_17
                            849 	.globl _ANA_DFEO_REG_16
                            850 	.globl _ANA_DFEO_REG_15
                            851 	.globl _ANA_DFEO_REG_14
                            852 	.globl _ANA_DFEO_REG_13
                            853 	.globl _ANA_DFEO_REG_12
                            854 	.globl _ANA_DFEO_REG_11
                            855 	.globl _ANA_DFEO_REG_10
                            856 	.globl _ANA_DFEO_REG_0F
                            857 	.globl _ANA_DFEO_REG_0E
                            858 	.globl _ANA_DFEO_REG_0D
                            859 	.globl _ANA_DFEO_REG_0C
                            860 	.globl _ANA_DFEE_REG_1D
                            861 	.globl _ANA_DFEE_REG_1C
                            862 	.globl _ANA_DFEE_REG_1B
                            863 	.globl _ANA_DFEE_REG_1A
                            864 	.globl _ANA_DFEE_REG_19
                            865 	.globl _ANA_DFEE_REG_18
                            866 	.globl _ANA_DFEE_REG_17
                            867 	.globl _ANA_DFEE_REG_16
                            868 	.globl _ANA_DFEE_REG_15
                            869 	.globl _ANA_DFEE_REG_14
                            870 	.globl _ANA_DFEE_REG_13
                            871 	.globl _ANA_DFEE_REG_12
                            872 	.globl _ANA_DFEE_REG_11
                            873 	.globl _ANA_DFEE_REG_10
                            874 	.globl _ANA_DFEE_REG_0F
                            875 	.globl _ANA_DFEE_REG_0E
                            876 	.globl _ANA_DFEE_REG_0D
                            877 	.globl _ANA_DFEE_REG_0C
                            878 	.globl _ANA_DFEE_REG_0B
                            879 	.globl _ANA_DFEE_REG_0A
                            880 	.globl _ANA_DFEE_REG_09
                            881 	.globl _ANA_DFEE_REG_08
                            882 	.globl _ANA_DFEE_REG_07
                            883 	.globl _ANA_DFEE_REG_06
                            884 	.globl _ANA_DFEE_REG_05
                            885 	.globl _ANA_DFEE_REG_04
                            886 	.globl _ANA_DFEE_REG_03
                            887 	.globl _ANA_DFEE_REG_02
                            888 	.globl _ANA_DFEE_REG_01
                            889 	.globl _ANA_DFEE_REG_00
                            890 	.globl _ANA_DFEE_REG_27
                            891 	.globl _ANA_DFEE_REG_26
                            892 	.globl _ANA_DFEE_REG_25
                            893 	.globl _ANA_DFEE_REG_24
                            894 	.globl _ANA_DFEE_REG_23
                            895 	.globl _ANA_DFEE_REG_22
                            896 	.globl _ANA_DFEE_REG_21
                            897 	.globl _ANA_DFEE_REG_20
                            898 	.globl _ANA_DFEE_REG_1F
                            899 	.globl _ANA_DFEE_REG_1E
                            900 	.globl _UPHY14_TRX_ANAREG_BOT_32
                            901 	.globl _UPHY14_TRX_ANAREG_BOT_31
                            902 	.globl _UPHY14_TRX_ANAREG_BOT_30
                            903 	.globl _UPHY14_TRX_ANAREG_BOT_29
                            904 	.globl _UPHY14_TRX_ANAREG_BOT_28
                            905 	.globl _UPHY14_TRX_ANAREG_BOT_27
                            906 	.globl _UPHY14_TRX_ANAREG_BOT_26
                            907 	.globl _UPHY14_TRX_ANAREG_BOT_25
                            908 	.globl _UPHY14_TRX_ANAREG_BOT_24
                            909 	.globl _UPHY14_TRX_ANAREG_BOT_23
                            910 	.globl _UPHY14_TRX_ANAREG_BOT_22
                            911 	.globl _UPHY14_TRX_ANAREG_BOT_21
                            912 	.globl _UPHY14_TRX_ANAREG_BOT_20
                            913 	.globl _UPHY14_TRX_ANAREG_BOT_19
                            914 	.globl _UPHY14_TRX_ANAREG_BOT_18
                            915 	.globl _UPHY14_TRX_ANAREG_BOT_17
                            916 	.globl _UPHY14_TRX_ANAREG_BOT_16
                            917 	.globl _UPHY14_TRX_ANAREG_BOT_15
                            918 	.globl _UPHY14_TRX_ANAREG_BOT_14
                            919 	.globl _UPHY14_TRX_ANAREG_BOT_13
                            920 	.globl _UPHY14_TRX_ANAREG_BOT_12
                            921 	.globl _UPHY14_TRX_ANAREG_BOT_11
                            922 	.globl _UPHY14_TRX_ANAREG_BOT_10
                            923 	.globl _UPHY14_TRX_ANAREG_BOT_9
                            924 	.globl _UPHY14_TRX_ANAREG_BOT_8
                            925 	.globl _UPHY14_TRX_ANAREG_BOT_7
                            926 	.globl _UPHY14_TRX_ANAREG_BOT_6
                            927 	.globl _UPHY14_TRX_ANAREG_BOT_5
                            928 	.globl _UPHY14_TRX_ANAREG_BOT_4
                            929 	.globl _UPHY14_TRX_ANAREG_BOT_3
                            930 	.globl _UPHY14_TRX_ANAREG_BOT_2
                            931 	.globl _UPHY14_TRX_ANAREG_BOT_1
                            932 	.globl _UPHY14_TRX_ANAREG_BOT_0
                            933 	.globl _UPHY14_TRX_ANAREG_TOP_157
                            934 	.globl _UPHY14_TRX_ANAREG_TOP_156
                            935 	.globl _UPHY14_TRX_ANAREG_TOP_155
                            936 	.globl _UPHY14_TRX_ANAREG_TOP_154
                            937 	.globl _UPHY14_TRX_ANAREG_TOP_153
                            938 	.globl _UPHY14_TRX_ANAREG_TOP_152
                            939 	.globl _UPHY14_TRX_ANAREG_TOP_151
                            940 	.globl _UPHY14_TRX_ANAREG_TOP_150
                            941 	.globl _UPHY14_TRX_ANAREG_TOP_149
                            942 	.globl _UPHY14_TRX_ANAREG_TOP_148
                            943 	.globl _UPHY14_TRX_ANAREG_TOP_147
                            944 	.globl _UPHY14_TRX_ANAREG_TOP_146
                            945 	.globl _UPHY14_TRX_ANAREG_TOP_145
                            946 	.globl _UPHY14_TRX_ANAREG_TOP_144
                            947 	.globl _UPHY14_TRX_ANAREG_TOP_143
                            948 	.globl _UPHY14_TRX_ANAREG_TOP_142
                            949 	.globl _UPHY14_TRX_ANAREG_TOP_141
                            950 	.globl _UPHY14_TRX_ANAREG_TOP_140
                            951 	.globl _UPHY14_TRX_ANAREG_TOP_139
                            952 	.globl _UPHY14_TRX_ANAREG_TOP_138
                            953 	.globl _UPHY14_TRX_ANAREG_TOP_137
                            954 	.globl _UPHY14_TRX_ANAREG_TOP_136
                            955 	.globl _UPHY14_TRX_ANAREG_TOP_135
                            956 	.globl _UPHY14_TRX_ANAREG_TOP_134
                            957 	.globl _UPHY14_TRX_ANAREG_TOP_133
                            958 	.globl _UPHY14_TRX_ANAREG_TOP_132
                            959 	.globl _UPHY14_TRX_ANAREG_TOP_131
                            960 	.globl _UPHY14_TRX_ANAREG_TOP_130
                            961 	.globl _UPHY14_TRX_ANAREG_TOP_129
                            962 	.globl _UPHY14_TRX_ANAREG_TOP_128
                            963 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_143
                            964 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_142
                            965 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_141
                            966 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_140
                            967 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_139
                            968 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_138
                            969 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_137
                            970 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_136
                            971 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_135
                            972 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_134
                            973 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_133
                            974 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_132
                            975 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_131
                            976 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_130
                            977 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_129
                            978 	.globl _UPHY14_TRX_LANEPLL_ANAREG_TOP_128
                            979 	.globl _SpeedChange
                            980 	.globl _sata_speedchange
                            981 	.globl _loadspeedtbl_pll
                            982 	.globl _loadspeedtbl_ringpll
                            983 	.globl _get_gen_memory_index
                            984 	.globl _loadspeedtbl_gen
                            985 	.globl _loadSpeedtbl
                            986 	.globl _loadSpdtbl_4_fcnt
                            987 	.globl _ringloadSpdtbl_4_fcnt
                            988 ;--------------------------------------------------------
                            989 ; special function registers
                            990 ;--------------------------------------------------------
                            991 	.area RSEG    (ABS,DATA)
   0000                     992 	.org 0x0000
                    0080    993 _P0	=	0x0080
                    0082    994 _DPL	=	0x0082
                    0083    995 _DPH	=	0x0083
                    0086    996 _WDTREL	=	0x0086
                    0087    997 _PCON	=	0x0087
                    0088    998 _TCON	=	0x0088
                    0089    999 _TMOD	=	0x0089
                    008A   1000 _TL0	=	0x008a
                    008B   1001 _TL1	=	0x008b
                    008C   1002 _TH0	=	0x008c
                    008D   1003 _TH1	=	0x008d
                    008E   1004 _CKCON	=	0x008e
                    0090   1005 _P1	=	0x0090
                    0092   1006 _DPS	=	0x0092
                    0094   1007 _PSBANK	=	0x0094
                    0098   1008 _SCON	=	0x0098
                    0099   1009 _SBUF	=	0x0099
                    009A   1010 _IEN2	=	0x009a
                    00A0   1011 _P2	=	0x00a0
                    00A1   1012 _DMAS0	=	0x00a1
                    00A2   1013 _DMAS1	=	0x00a2
                    00A3   1014 _DMAS2	=	0x00a3
                    00A4   1015 _DMAT0	=	0x00a4
                    00A5   1016 _DMAT1	=	0x00a5
                    00A6   1017 _DMAT2	=	0x00a6
                    00A8   1018 _IEN0	=	0x00a8
                    00A9   1019 _IP0	=	0x00a9
                    00AA   1020 _S0RELL	=	0x00aa
                    00B0   1021 _P3	=	0x00b0
                    00B1   1022 _DMAC0	=	0x00b1
                    00B2   1023 _DMAC1	=	0x00b2
                    00B3   1024 _DMAC2	=	0x00b3
                    00B4   1025 _DMASEL	=	0x00b4
                    00B5   1026 _DMAM0	=	0x00b5
                    00B6   1027 _DMAM1	=	0x00b6
                    00B8   1028 _IEN1	=	0x00b8
                    00B9   1029 _IP1	=	0x00b9
                    00BA   1030 _S0RELH	=	0x00ba
                    00C0   1031 _IRCON	=	0x00c0
                    00C1   1032 _CCEN	=	0x00c1
                    00C8   1033 _T2CON	=	0x00c8
                    00CA   1034 _RCAP2L	=	0x00ca
                    00CB   1035 _RCAP2H	=	0x00cb
                    00CC   1036 _TL2	=	0x00cc
                    00CD   1037 _TH2	=	0x00cd
                    00D0   1038 _PSW	=	0x00d0
                    00D8   1039 _ADCON	=	0x00d8
                    00E0   1040 _ACC	=	0x00e0
                    00E8   1041 _EIE	=	0x00e8
                    00F0   1042 _B	=	0x00f0
                    00F7   1043 _SRST	=	0x00f7
                    8C8A   1044 _TMR0	=	0x8c8a
                    8D8B   1045 _TMR1	=	0x8d8b
                    CDCC   1046 _TMR2	=	0xcdcc
                    A2A1   1047 _DMASA	=	0xa2a1
                    A5A4   1048 _DMATA	=	0xa5a4
                    B2B1   1049 _DMAC	=	0xb2b1
                           1050 ;--------------------------------------------------------
                           1051 ; special function bits
                           1052 ;--------------------------------------------------------
                           1053 	.area RSEG    (ABS,DATA)
   0000                    1054 	.org 0x0000
                    0080   1055 _P0_0	=	0x0080
                    0081   1056 _P0_1	=	0x0081
                    0082   1057 _P0_2	=	0x0082
                    0083   1058 _P0_3	=	0x0083
                    0084   1059 _P0_4	=	0x0084
                    0085   1060 _P0_5	=	0x0085
                    0086   1061 _P0_6	=	0x0086
                    0087   1062 _P0_7	=	0x0087
                    0090   1063 _P1_0	=	0x0090
                    0091   1064 _P1_1	=	0x0091
                    0092   1065 _P1_2	=	0x0092
                    0093   1066 _P1_3	=	0x0093
                    0094   1067 _P1_4	=	0x0094
                    0095   1068 _P1_5	=	0x0095
                    0096   1069 _P1_6	=	0x0096
                    0097   1070 _P1_7	=	0x0097
                    00A0   1071 _P2_0	=	0x00a0
                    00A1   1072 _P2_1	=	0x00a1
                    00A2   1073 _P2_2	=	0x00a2
                    00A3   1074 _P2_3	=	0x00a3
                    00A4   1075 _P2_4	=	0x00a4
                    00A5   1076 _P2_5	=	0x00a5
                    00A6   1077 _P2_6	=	0x00a6
                    00A7   1078 _P2_7	=	0x00a7
                    00B0   1079 _P3_0	=	0x00b0
                    00B1   1080 _P3_1	=	0x00b1
                    00B2   1081 _P3_2	=	0x00b2
                    00B3   1082 _P3_3	=	0x00b3
                    00B4   1083 _P3_4	=	0x00b4
                    00B5   1084 _P3_5	=	0x00b5
                    00B6   1085 _P3_6	=	0x00b6
                    00B7   1086 _P3_7	=	0x00b7
                    0088   1087 _IT0	=	0x0088
                    0089   1088 _IE0	=	0x0089
                    008A   1089 _IT1	=	0x008a
                    008B   1090 _IE1	=	0x008b
                    008C   1091 _TR0	=	0x008c
                    008D   1092 _TF0	=	0x008d
                    008E   1093 _TR1	=	0x008e
                    008F   1094 _TF1	=	0x008f
                    00A8   1095 _EX0	=	0x00a8
                    00A9   1096 _ET0	=	0x00a9
                    00AA   1097 _EX1	=	0x00aa
                    00AB   1098 _ET1	=	0x00ab
                    00AC   1099 _ES	=	0x00ac
                    00AD   1100 _ET2	=	0x00ad
                    00AE   1101 _WDT	=	0x00ae
                    00AF   1102 _EA	=	0x00af
                    00B8   1103 _EX7	=	0x00b8
                    00B9   1104 _EX2	=	0x00b9
                    00BA   1105 _EX3	=	0x00ba
                    00BB   1106 _EX4	=	0x00bb
                    00BC   1107 _EX5	=	0x00bc
                    00BD   1108 _EX6	=	0x00bd
                    00BE   1109 _PS1	=	0x00be
                    009A   1110 _ES1	=	0x009a
                    009B   1111 _EX8	=	0x009b
                    009C   1112 _EX9	=	0x009c
                    009D   1113 _EX10	=	0x009d
                    009E   1114 _EX11	=	0x009e
                    009F   1115 _EX12	=	0x009f
                    0098   1116 _RI	=	0x0098
                    0099   1117 _TI	=	0x0099
                    00C6   1118 _TF2	=	0x00c6
                           1119 ;--------------------------------------------------------
                           1120 ; overlayable register banks
                           1121 ;--------------------------------------------------------
                           1122 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                    1123 	.ds 8
                           1124 ;--------------------------------------------------------
                           1125 ; overlayable bit register bank
                           1126 ;--------------------------------------------------------
                           1127 	.area BIT_BANK	(REL,OVR,DATA)
   0000                    1128 bits:
   0000                    1129 	.ds 1
                    8000   1130 	b0 = bits[0]
                    8100   1131 	b1 = bits[1]
                    8200   1132 	b2 = bits[2]
                    8300   1133 	b3 = bits[3]
                    8400   1134 	b4 = bits[4]
                    8500   1135 	b5 = bits[5]
                    8600   1136 	b6 = bits[6]
                    8700   1137 	b7 = bits[7]
                           1138 ;--------------------------------------------------------
                           1139 ; internal ram data
                           1140 ;--------------------------------------------------------
                           1141 	.area DSEG    (DATA)
                           1142 ;--------------------------------------------------------
                           1143 ; overlayable items in internal ram 
                           1144 ;--------------------------------------------------------
                           1145 	.area OSEG    (OVR,DATA)
                           1146 ;--------------------------------------------------------
                           1147 ; indirectly addressable internal ram data
                           1148 ;--------------------------------------------------------
                           1149 	.area ISEG    (DATA)
                           1150 ;--------------------------------------------------------
                           1151 ; absolute internal ram data
                           1152 ;--------------------------------------------------------
                           1153 	.area IABS    (ABS,DATA)
                           1154 	.area IABS    (ABS,DATA)
                           1155 ;--------------------------------------------------------
                           1156 ; bit data
                           1157 ;--------------------------------------------------------
                           1158 	.area BSEG    (BIT)
                           1159 ;--------------------------------------------------------
                           1160 ; paged external ram data
                           1161 ;--------------------------------------------------------
                           1162 	.area PSEG    (PAG,XDATA)
                           1163 ;--------------------------------------------------------
                           1164 ; external ram data
                           1165 ;--------------------------------------------------------
                           1166 	.area XSEG    (XDATA)
                    1000   1167 _UPHY14_TRX_LANEPLL_ANAREG_TOP_128	=	0x1000
                    1004   1168 _UPHY14_TRX_LANEPLL_ANAREG_TOP_129	=	0x1004
                    1008   1169 _UPHY14_TRX_LANEPLL_ANAREG_TOP_130	=	0x1008
                    100C   1170 _UPHY14_TRX_LANEPLL_ANAREG_TOP_131	=	0x100c
                    1010   1171 _UPHY14_TRX_LANEPLL_ANAREG_TOP_132	=	0x1010
                    1014   1172 _UPHY14_TRX_LANEPLL_ANAREG_TOP_133	=	0x1014
                    1018   1173 _UPHY14_TRX_LANEPLL_ANAREG_TOP_134	=	0x1018
                    101C   1174 _UPHY14_TRX_LANEPLL_ANAREG_TOP_135	=	0x101c
                    1020   1175 _UPHY14_TRX_LANEPLL_ANAREG_TOP_136	=	0x1020
                    1024   1176 _UPHY14_TRX_LANEPLL_ANAREG_TOP_137	=	0x1024
                    1028   1177 _UPHY14_TRX_LANEPLL_ANAREG_TOP_138	=	0x1028
                    102C   1178 _UPHY14_TRX_LANEPLL_ANAREG_TOP_139	=	0x102c
                    1030   1179 _UPHY14_TRX_LANEPLL_ANAREG_TOP_140	=	0x1030
                    1034   1180 _UPHY14_TRX_LANEPLL_ANAREG_TOP_141	=	0x1034
                    1038   1181 _UPHY14_TRX_LANEPLL_ANAREG_TOP_142	=	0x1038
                    103C   1182 _UPHY14_TRX_LANEPLL_ANAREG_TOP_143	=	0x103c
                    0200   1183 _UPHY14_TRX_ANAREG_TOP_128	=	0x0200
                    0204   1184 _UPHY14_TRX_ANAREG_TOP_129	=	0x0204
                    0208   1185 _UPHY14_TRX_ANAREG_TOP_130	=	0x0208
                    020C   1186 _UPHY14_TRX_ANAREG_TOP_131	=	0x020c
                    0210   1187 _UPHY14_TRX_ANAREG_TOP_132	=	0x0210
                    0214   1188 _UPHY14_TRX_ANAREG_TOP_133	=	0x0214
                    0218   1189 _UPHY14_TRX_ANAREG_TOP_134	=	0x0218
                    021C   1190 _UPHY14_TRX_ANAREG_TOP_135	=	0x021c
                    0220   1191 _UPHY14_TRX_ANAREG_TOP_136	=	0x0220
                    0224   1192 _UPHY14_TRX_ANAREG_TOP_137	=	0x0224
                    0228   1193 _UPHY14_TRX_ANAREG_TOP_138	=	0x0228
                    022C   1194 _UPHY14_TRX_ANAREG_TOP_139	=	0x022c
                    0230   1195 _UPHY14_TRX_ANAREG_TOP_140	=	0x0230
                    0234   1196 _UPHY14_TRX_ANAREG_TOP_141	=	0x0234
                    0238   1197 _UPHY14_TRX_ANAREG_TOP_142	=	0x0238
                    023C   1198 _UPHY14_TRX_ANAREG_TOP_143	=	0x023c
                    0240   1199 _UPHY14_TRX_ANAREG_TOP_144	=	0x0240
                    0244   1200 _UPHY14_TRX_ANAREG_TOP_145	=	0x0244
                    0248   1201 _UPHY14_TRX_ANAREG_TOP_146	=	0x0248
                    024C   1202 _UPHY14_TRX_ANAREG_TOP_147	=	0x024c
                    0250   1203 _UPHY14_TRX_ANAREG_TOP_148	=	0x0250
                    0254   1204 _UPHY14_TRX_ANAREG_TOP_149	=	0x0254
                    0258   1205 _UPHY14_TRX_ANAREG_TOP_150	=	0x0258
                    025C   1206 _UPHY14_TRX_ANAREG_TOP_151	=	0x025c
                    0260   1207 _UPHY14_TRX_ANAREG_TOP_152	=	0x0260
                    0264   1208 _UPHY14_TRX_ANAREG_TOP_153	=	0x0264
                    0268   1209 _UPHY14_TRX_ANAREG_TOP_154	=	0x0268
                    026C   1210 _UPHY14_TRX_ANAREG_TOP_155	=	0x026c
                    0270   1211 _UPHY14_TRX_ANAREG_TOP_156	=	0x0270
                    0274   1212 _UPHY14_TRX_ANAREG_TOP_157	=	0x0274
                    0000   1213 _UPHY14_TRX_ANAREG_BOT_0	=	0x0000
                    0004   1214 _UPHY14_TRX_ANAREG_BOT_1	=	0x0004
                    0008   1215 _UPHY14_TRX_ANAREG_BOT_2	=	0x0008
                    000C   1216 _UPHY14_TRX_ANAREG_BOT_3	=	0x000c
                    0010   1217 _UPHY14_TRX_ANAREG_BOT_4	=	0x0010
                    0014   1218 _UPHY14_TRX_ANAREG_BOT_5	=	0x0014
                    0018   1219 _UPHY14_TRX_ANAREG_BOT_6	=	0x0018
                    001C   1220 _UPHY14_TRX_ANAREG_BOT_7	=	0x001c
                    0020   1221 _UPHY14_TRX_ANAREG_BOT_8	=	0x0020
                    0024   1222 _UPHY14_TRX_ANAREG_BOT_9	=	0x0024
                    0028   1223 _UPHY14_TRX_ANAREG_BOT_10	=	0x0028
                    002C   1224 _UPHY14_TRX_ANAREG_BOT_11	=	0x002c
                    0030   1225 _UPHY14_TRX_ANAREG_BOT_12	=	0x0030
                    0034   1226 _UPHY14_TRX_ANAREG_BOT_13	=	0x0034
                    0038   1227 _UPHY14_TRX_ANAREG_BOT_14	=	0x0038
                    003C   1228 _UPHY14_TRX_ANAREG_BOT_15	=	0x003c
                    0040   1229 _UPHY14_TRX_ANAREG_BOT_16	=	0x0040
                    0044   1230 _UPHY14_TRX_ANAREG_BOT_17	=	0x0044
                    0048   1231 _UPHY14_TRX_ANAREG_BOT_18	=	0x0048
                    004C   1232 _UPHY14_TRX_ANAREG_BOT_19	=	0x004c
                    0050   1233 _UPHY14_TRX_ANAREG_BOT_20	=	0x0050
                    0054   1234 _UPHY14_TRX_ANAREG_BOT_21	=	0x0054
                    0058   1235 _UPHY14_TRX_ANAREG_BOT_22	=	0x0058
                    005C   1236 _UPHY14_TRX_ANAREG_BOT_23	=	0x005c
                    0060   1237 _UPHY14_TRX_ANAREG_BOT_24	=	0x0060
                    0064   1238 _UPHY14_TRX_ANAREG_BOT_25	=	0x0064
                    0068   1239 _UPHY14_TRX_ANAREG_BOT_26	=	0x0068
                    006C   1240 _UPHY14_TRX_ANAREG_BOT_27	=	0x006c
                    0070   1241 _UPHY14_TRX_ANAREG_BOT_28	=	0x0070
                    0074   1242 _UPHY14_TRX_ANAREG_BOT_29	=	0x0074
                    0078   1243 _UPHY14_TRX_ANAREG_BOT_30	=	0x0078
                    007C   1244 _UPHY14_TRX_ANAREG_BOT_31	=	0x007c
                    0080   1245 _UPHY14_TRX_ANAREG_BOT_32	=	0x0080
                    0478   1246 _ANA_DFEE_REG_1E	=	0x0478
                    047C   1247 _ANA_DFEE_REG_1F	=	0x047c
                    0480   1248 _ANA_DFEE_REG_20	=	0x0480
                    0484   1249 _ANA_DFEE_REG_21	=	0x0484
                    0488   1250 _ANA_DFEE_REG_22	=	0x0488
                    048C   1251 _ANA_DFEE_REG_23	=	0x048c
                    0490   1252 _ANA_DFEE_REG_24	=	0x0490
                    0494   1253 _ANA_DFEE_REG_25	=	0x0494
                    0498   1254 _ANA_DFEE_REG_26	=	0x0498
                    049C   1255 _ANA_DFEE_REG_27	=	0x049c
                    0400   1256 _ANA_DFEE_REG_00	=	0x0400
                    0404   1257 _ANA_DFEE_REG_01	=	0x0404
                    0408   1258 _ANA_DFEE_REG_02	=	0x0408
                    040C   1259 _ANA_DFEE_REG_03	=	0x040c
                    0410   1260 _ANA_DFEE_REG_04	=	0x0410
                    0414   1261 _ANA_DFEE_REG_05	=	0x0414
                    0418   1262 _ANA_DFEE_REG_06	=	0x0418
                    041C   1263 _ANA_DFEE_REG_07	=	0x041c
                    0420   1264 _ANA_DFEE_REG_08	=	0x0420
                    0424   1265 _ANA_DFEE_REG_09	=	0x0424
                    0428   1266 _ANA_DFEE_REG_0A	=	0x0428
                    042C   1267 _ANA_DFEE_REG_0B	=	0x042c
                    0430   1268 _ANA_DFEE_REG_0C	=	0x0430
                    0434   1269 _ANA_DFEE_REG_0D	=	0x0434
                    0438   1270 _ANA_DFEE_REG_0E	=	0x0438
                    043C   1271 _ANA_DFEE_REG_0F	=	0x043c
                    0440   1272 _ANA_DFEE_REG_10	=	0x0440
                    0444   1273 _ANA_DFEE_REG_11	=	0x0444
                    0448   1274 _ANA_DFEE_REG_12	=	0x0448
                    044C   1275 _ANA_DFEE_REG_13	=	0x044c
                    0450   1276 _ANA_DFEE_REG_14	=	0x0450
                    0454   1277 _ANA_DFEE_REG_15	=	0x0454
                    0458   1278 _ANA_DFEE_REG_16	=	0x0458
                    045C   1279 _ANA_DFEE_REG_17	=	0x045c
                    0460   1280 _ANA_DFEE_REG_18	=	0x0460
                    0464   1281 _ANA_DFEE_REG_19	=	0x0464
                    0468   1282 _ANA_DFEE_REG_1A	=	0x0468
                    046C   1283 _ANA_DFEE_REG_1B	=	0x046c
                    0470   1284 _ANA_DFEE_REG_1C	=	0x0470
                    0474   1285 _ANA_DFEE_REG_1D	=	0x0474
                    0830   1286 _ANA_DFEO_REG_0C	=	0x0830
                    0834   1287 _ANA_DFEO_REG_0D	=	0x0834
                    0838   1288 _ANA_DFEO_REG_0E	=	0x0838
                    083C   1289 _ANA_DFEO_REG_0F	=	0x083c
                    0840   1290 _ANA_DFEO_REG_10	=	0x0840
                    0844   1291 _ANA_DFEO_REG_11	=	0x0844
                    0848   1292 _ANA_DFEO_REG_12	=	0x0848
                    084C   1293 _ANA_DFEO_REG_13	=	0x084c
                    0850   1294 _ANA_DFEO_REG_14	=	0x0850
                    0854   1295 _ANA_DFEO_REG_15	=	0x0854
                    0858   1296 _ANA_DFEO_REG_16	=	0x0858
                    085C   1297 _ANA_DFEO_REG_17	=	0x085c
                    0860   1298 _ANA_DFEO_REG_18	=	0x0860
                    0864   1299 _ANA_DFEO_REG_19	=	0x0864
                    0868   1300 _ANA_DFEO_REG_1A	=	0x0868
                    086C   1301 _ANA_DFEO_REG_1B	=	0x086c
                    0870   1302 _ANA_DFEO_REG_1C	=	0x0870
                    0874   1303 _ANA_DFEO_REG_1D	=	0x0874
                    0878   1304 _ANA_DFEO_REG_1E	=	0x0878
                    087C   1305 _ANA_DFEO_REG_1F	=	0x087c
                    0880   1306 _ANA_DFEO_REG_20	=	0x0880
                    0884   1307 _ANA_DFEO_REG_21	=	0x0884
                    0888   1308 _ANA_DFEO_REG_22	=	0x0888
                    088C   1309 _ANA_DFEO_REG_23	=	0x088c
                    0890   1310 _ANA_DFEO_REG_24	=	0x0890
                    0894   1311 _ANA_DFEO_REG_25	=	0x0894
                    0898   1312 _ANA_DFEO_REG_26	=	0x0898
                    089C   1313 _ANA_DFEO_REG_27	=	0x089c
                    0800   1314 _ANA_DFEO_REG_00	=	0x0800
                    0804   1315 _ANA_DFEO_REG_01	=	0x0804
                    0808   1316 _ANA_DFEO_REG_02	=	0x0808
                    080C   1317 _ANA_DFEO_REG_03	=	0x080c
                    0810   1318 _ANA_DFEO_REG_04	=	0x0810
                    0814   1319 _ANA_DFEO_REG_05	=	0x0814
                    0818   1320 _ANA_DFEO_REG_06	=	0x0818
                    081C   1321 _ANA_DFEO_REG_07	=	0x081c
                    0820   1322 _ANA_DFEO_REG_08	=	0x0820
                    0824   1323 _ANA_DFEO_REG_09	=	0x0824
                    0828   1324 _ANA_DFEO_REG_0A	=	0x0828
                    082C   1325 _ANA_DFEO_REG_0B	=	0x082c
                    8200   1326 _UPHY14_CMN_ANAREG_TOP_128	=	0x8200
                    8204   1327 _UPHY14_CMN_ANAREG_TOP_129	=	0x8204
                    8208   1328 _UPHY14_CMN_ANAREG_TOP_130	=	0x8208
                    820C   1329 _UPHY14_CMN_ANAREG_TOP_131	=	0x820c
                    8210   1330 _UPHY14_CMN_ANAREG_TOP_132	=	0x8210
                    8214   1331 _UPHY14_CMN_ANAREG_TOP_133	=	0x8214
                    8218   1332 _UPHY14_CMN_ANAREG_TOP_134	=	0x8218
                    821C   1333 _UPHY14_CMN_ANAREG_TOP_135	=	0x821c
                    8220   1334 _UPHY14_CMN_ANAREG_TOP_136	=	0x8220
                    8224   1335 _UPHY14_CMN_ANAREG_TOP_137	=	0x8224
                    8228   1336 _UPHY14_CMN_ANAREG_TOP_138	=	0x8228
                    822C   1337 _UPHY14_CMN_ANAREG_TOP_139	=	0x822c
                    8230   1338 _UPHY14_CMN_ANAREG_TOP_140	=	0x8230
                    8234   1339 _UPHY14_CMN_ANAREG_TOP_141	=	0x8234
                    8238   1340 _UPHY14_CMN_ANAREG_TOP_142	=	0x8238
                    823C   1341 _UPHY14_CMN_ANAREG_TOP_143	=	0x823c
                    8240   1342 _UPHY14_CMN_ANAREG_TOP_144	=	0x8240
                    8244   1343 _UPHY14_CMN_ANAREG_TOP_145	=	0x8244
                    8248   1344 _UPHY14_CMN_ANAREG_TOP_146	=	0x8248
                    824C   1345 _UPHY14_CMN_ANAREG_TOP_147	=	0x824c
                    8250   1346 _UPHY14_CMN_ANAREG_TOP_148	=	0x8250
                    8254   1347 _UPHY14_CMN_ANAREG_TOP_149	=	0x8254
                    8258   1348 _UPHY14_CMN_ANAREG_TOP_150	=	0x8258
                    825C   1349 _UPHY14_CMN_ANAREG_TOP_151	=	0x825c
                    8260   1350 _UPHY14_CMN_ANAREG_TOP_152	=	0x8260
                    8264   1351 _UPHY14_CMN_ANAREG_TOP_153	=	0x8264
                    8268   1352 _UPHY14_CMN_ANAREG_TOP_154	=	0x8268
                    826C   1353 _UPHY14_CMN_ANAREG_TOP_155	=	0x826c
                    8270   1354 _UPHY14_CMN_ANAREG_TOP_156	=	0x8270
                    8274   1355 _UPHY14_CMN_ANAREG_TOP_157	=	0x8274
                    8278   1356 _UPHY14_CMN_ANAREG_TOP_158	=	0x8278
                    827C   1357 _UPHY14_CMN_ANAREG_TOP_159	=	0x827c
                    8280   1358 _UPHY14_CMN_ANAREG_TOP_160	=	0x8280
                    8284   1359 _UPHY14_CMN_ANAREG_TOP_161	=	0x8284
                    8288   1360 _UPHY14_CMN_ANAREG_TOP_162	=	0x8288
                    828C   1361 _UPHY14_CMN_ANAREG_TOP_163	=	0x828c
                    8290   1362 _UPHY14_CMN_ANAREG_TOP_164	=	0x8290
                    8294   1363 _UPHY14_CMN_ANAREG_TOP_165	=	0x8294
                    8298   1364 _UPHY14_CMN_ANAREG_TOP_166	=	0x8298
                    829C   1365 _UPHY14_CMN_ANAREG_TOP_167	=	0x829c
                    82A0   1366 _UPHY14_CMN_ANAREG_TOP_168	=	0x82a0
                    82A4   1367 _UPHY14_CMN_ANAREG_TOP_169	=	0x82a4
                    82A8   1368 _UPHY14_CMN_ANAREG_TOP_170	=	0x82a8
                    82AC   1369 _UPHY14_CMN_ANAREG_TOP_171	=	0x82ac
                    82B0   1370 _UPHY14_CMN_ANAREG_TOP_172	=	0x82b0
                    82B4   1371 _UPHY14_CMN_ANAREG_TOP_173	=	0x82b4
                    82B8   1372 _UPHY14_CMN_ANAREG_TOP_174	=	0x82b8
                    82BC   1373 _UPHY14_CMN_ANAREG_TOP_175	=	0x82bc
                    82C0   1374 _UPHY14_CMN_ANAREG_TOP_176	=	0x82c0
                    82C4   1375 _UPHY14_CMN_ANAREG_TOP_177	=	0x82c4
                    82C8   1376 _UPHY14_CMN_ANAREG_TOP_178	=	0x82c8
                    82CC   1377 _UPHY14_CMN_ANAREG_TOP_179	=	0x82cc
                    82D0   1378 _UPHY14_CMN_ANAREG_TOP_180	=	0x82d0
                    82D4   1379 _UPHY14_CMN_ANAREG_TOP_181	=	0x82d4
                    82D8   1380 _UPHY14_CMN_ANAREG_TOP_182	=	0x82d8
                    82DC   1381 _UPHY14_CMN_ANAREG_TOP_183	=	0x82dc
                    82E0   1382 _UPHY14_CMN_ANAREG_TOP_184	=	0x82e0
                    82E4   1383 _UPHY14_CMN_ANAREG_TOP_185	=	0x82e4
                    82E8   1384 _UPHY14_CMN_ANAREG_TOP_186	=	0x82e8
                    82EC   1385 _UPHY14_CMN_ANAREG_TOP_187	=	0x82ec
                    82F0   1386 _UPHY14_CMN_ANAREG_TOP_188	=	0x82f0
                    82F4   1387 _UPHY14_CMN_ANAREG_TOP_189	=	0x82f4
                    82F8   1388 _UPHY14_CMN_ANAREG_TOP_190	=	0x82f8
                    82FC   1389 _UPHY14_CMN_ANAREG_TOP_191	=	0x82fc
                    8300   1390 _UPHY14_CMN_ANAREG_TOP_192	=	0x8300
                    8304   1391 _UPHY14_CMN_ANAREG_TOP_193	=	0x8304
                    8308   1392 _UPHY14_CMN_ANAREG_TOP_194	=	0x8308
                    830C   1393 _UPHY14_CMN_ANAREG_TOP_195	=	0x830c
                    8310   1394 _UPHY14_CMN_ANAREG_TOP_196	=	0x8310
                    8314   1395 _UPHY14_CMN_ANAREG_TOP_197	=	0x8314
                    8318   1396 _UPHY14_CMN_ANAREG_TOP_198	=	0x8318
                    831C   1397 _UPHY14_CMN_ANAREG_TOP_199	=	0x831c
                    8320   1398 _UPHY14_CMN_ANAREG_TOP_200	=	0x8320
                    8324   1399 _UPHY14_CMN_ANAREG_TOP_201	=	0x8324
                    8328   1400 _UPHY14_CMN_ANAREG_TOP_202	=	0x8328
                    832C   1401 _UPHY14_CMN_ANAREG_TOP_203	=	0x832c
                    8330   1402 _UPHY14_CMN_ANAREG_TOP_204	=	0x8330
                    8334   1403 _UPHY14_CMN_ANAREG_TOP_205	=	0x8334
                    8338   1404 _UPHY14_CMN_ANAREG_TOP_206	=	0x8338
                    833C   1405 _UPHY14_CMN_ANAREG_TOP_207	=	0x833c
                    8340   1406 _UPHY14_CMN_ANAREG_TOP_208	=	0x8340
                    8344   1407 _UPHY14_CMN_ANAREG_TOP_209	=	0x8344
                    8348   1408 _UPHY14_CMN_ANAREG_TOP_210	=	0x8348
                    834C   1409 _UPHY14_CMN_ANAREG_TOP_211	=	0x834c
                    8350   1410 _UPHY14_CMN_ANAREG_TOP_212	=	0x8350
                    8354   1411 _UPHY14_CMN_ANAREG_TOP_213	=	0x8354
                    8358   1412 _UPHY14_CMN_ANAREG_TOP_214	=	0x8358
                    2000   1413 _PM_CTRL_TX_LANE_REG1_LANE	=	0x2000
                    2004   1414 _PM_CTRL_TX_LANE_REG2_LANE	=	0x2004
                    2008   1415 _INPUT_TX_PIN_REG0_LANE	=	0x2008
                    200C   1416 _INPUT_TX_PIN_REG1_LANE	=	0x200c
                    2010   1417 _INPUT_TX_PIN_REG2_LANE	=	0x2010
                    2014   1418 _INPUT_TX_PIN_REG3_LANE	=	0x2014
                    2018   1419 _PM_CTRL_INTERRUPT_REG1_LANE	=	0x2018
                    201C   1420 _PM_CTRL_INTERRUPT_REG2	=	0x201c
                    2020   1421 _CLKGEN_TX_LANE_REG1_LANE	=	0x2020
                    2024   1422 _TX_SPEED_CONVERT_LANE	=	0x2024
                    2028   1423 _SPD_CTRL_INTERRUPT_REG1_LANE	=	0x2028
                    202C   1424 _SPD_CTRL_INTERRUPT_REG2	=	0x202c
                    2030   1425 _SPD_CTRL_TX_LANE_REG1_LANE	=	0x2030
                    2034   1426 _TX_SYSTEM_LANE	=	0x2034
                    203C   1427 _INPUT_TX_PIN_REG4_LANE	=	0x203c
                    2040   1428 _TX_CALIBRATION_LANE	=	0x2040
                    2044   1429 _DIG_TX_RSVD_REG0	=	0x2044
                    2048   1430 _INPUT_TX_PIN_REG5_LANE	=	0x2048
                    204C   1431 __FIELDNAME__LANE	=	0x204c
                    2050   1432 _PM_CTRL_INTERRUPT_ISR_REG1_LANE	=	0x2050
                    2054   1433 _SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE	=	0x2054
                    2058   1434 _ANALOG_TX_REALTIME_REG_1	=	0x2058
                    205C   1435 _MON_TOP	=	0x205c
                    2100   1436 _PM_CTRL_RX_LANE_REG1_LANE	=	0x2100
                    2104   1437 _RX_SYSTEM_LANE	=	0x2104
                    2108   1438 _INPUT_RX_PIN_REG0_LANE	=	0x2108
                    210C   1439 _INPUT_RX_PIN_REG1_LANE	=	0x210c
                    2110   1440 _INPUT_RX_PIN_REG2_LANE	=	0x2110
                    2114   1441 _SPD_CTRL_RX_LANE_REG1_LANE	=	0x2114
                    2118   1442 _DIG_RX_RSVD_REG0	=	0x2118
                    211C   1443 _CLKGEN_RX_LANE_REG1_LANE	=	0x211c
                    2120   1444 _FRAME_SYNC_DET_REG0	=	0x2120
                    2124   1445 _FRAME_SYNC_DET_REG1	=	0x2124
                    2128   1446 _FRAME_SYNC_DET_REG2	=	0x2128
                    212C   1447 _FRAME_SYNC_DET_REG3	=	0x212c
                    2130   1448 _FRAME_SYNC_DET_REG4	=	0x2130
                    2134   1449 _FRAME_SYNC_DET_REG5	=	0x2134
                    2138   1450 _FRAME_SYNC_DET_REG6	=	0x2138
                    213C   1451 _CDR_LOCK_REG	=	0x213c
                    2140   1452 _RX_LANE_INTERRUPT	=	0x2140
                    2144   1453 _RX_LANE_INTERRUPT_MASK	=	0x2144
                    2148   1454 _RX_DATA_PATH_REG	=	0x2148
                    214C   1455 _INPUT_RX_PIN_REG3_LANE	=	0x214c
                    2150   1456 _RX_CALIBRATION_REG	=	0x2150
                    2158   1457 _RX_LANE_INTERRUPT_REG1	=	0x2158
                    2160   1458 _DTL_REG0	=	0x2160
                    2164   1459 _DTL_REG1	=	0x2164
                    2168   1460 _DTL_REG2	=	0x2168
                    216C   1461 _DTL_REG3	=	0x216c
                    2170   1462 _SQ_REG0	=	0x2170
                    4000   1463 _LANE_CFG0	=	0x4000
                    4004   1464 _LANE_STATUS0	=	0x4004
                    4008   1465 _LANE_CFG_STATUS2_LANE	=	0x4008
                    400C   1466 _LANE_CFG2_LANE	=	0x400c
                    4010   1467 _LANE_CFG4	=	0x4010
                    4014   1468 _LANE_CFG_STATUS3_LANE	=	0x4014
                    4018   1469 _LANE_DP_PIE8_CFG0_LANE	=	0x4018
                    401C   1470 _LANE_USB_DP_CFG1_LANE	=	0x401c
                    4020   1471 _LANE_USB_DP_CFG2_LANE	=	0x4020
                    4024   1472 _LANE_EQ_CFG0_LANE	=	0x4024
                    4028   1473 _LANE_EQ_CFG1_LANE	=	0x4028
                    402C   1474 _LANE_PRESET_CFG0_LANE	=	0x402c
                    4030   1475 _LANE_PRESET_CFG2_LANE	=	0x4030
                    4034   1476 _LANE_PRESET_CFG4_LANE	=	0x4034
                    4038   1477 _LANE_PRESET_CFG6_LANE	=	0x4038
                    403C   1478 _LANE_PRESET_CFG8_LANE	=	0x403c
                    4040   1479 _LANE_PRESET_CFG10_LANE	=	0x4040
                    4044   1480 _LANE_PRESET_CFG12_LANE	=	0x4044
                    4048   1481 _LANE_PRESET_CFG14_LANE	=	0x4048
                    404C   1482 _LANE_PRESET_CFG16_LANE	=	0x404c
                    4050   1483 _LANE_COEFF_MAX0_LANE	=	0x4050
                    4054   1484 _LANE_REMOTE_SET_LANE	=	0x4054
                    4058   1485 _LANE_EQ_16G_CFG0_LANE	=	0x4058
                    405C   1486 _LANE_16G_PRESET_CFG0_LANE	=	0x405c
                    4060   1487 _LANE_16G_PRESET_CFG2_LANE	=	0x4060
                    4064   1488 _LANE_16G_PRESET_CFG4_LANE	=	0x4064
                    4068   1489 _LANE_16G_PRESET_CFG6_LANE	=	0x4068
                    406C   1490 _LANE_16G_PRESET_CFG8_LANE	=	0x406c
                    4070   1491 _LANE_16G_PRESET_CFG10_LANE	=	0x4070
                    4074   1492 _LANE_16G_PRESET_CFG12_LANE	=	0x4074
                    4078   1493 _LANE_16G_PRESET_CFG14_LANE	=	0x4078
                    407C   1494 _LANE_16G_PRESET_CFG16_LANE	=	0x407c
                    4080   1495 _LANE_EQ_32G_CFG0_LANE	=	0x4080
                    4084   1496 _LANE_32G_PRESET_CFG0_LANE	=	0x4084
                    4088   1497 _LANE_32G_PRESET_CFG2_LANE	=	0x4088
                    408C   1498 _LANE_32G_PRESET_CFG4_LANE	=	0x408c
                    4090   1499 _LANE_32G_PRESET_CFG6_LANE	=	0x4090
                    4094   1500 _LANE_32G_PRESET_CFG8_LANE	=	0x4094
                    4098   1501 _LANE_32G_PRESET_CFG10_LANE	=	0x4098
                    409C   1502 _LANE_32G_PRESET_CFG12_LANE	=	0x409c
                    40A0   1503 _LANE_32G_PRESET_CFG14_LANE	=	0x40a0
                    40A4   1504 _LANE_32G_PRESET_CFG16_LANE	=	0x40a4
                    2200   1505 _MCU_CONTROL_LANE	=	0x2200
                    2204   1506 _MCU_GPIO	=	0x2204
                    2208   1507 _CACHE_DEBUG0	=	0x2208
                    220C   1508 _CACHE_DEBUG1	=	0x220c
                    2210   1509 _LANE_SYSTEM0	=	0x2210
                    2230   1510 _MCU_STATUS0_LANE	=	0x2230
                    2234   1511 _MCU_STATUS1_LANE	=	0x2234
                    2238   1512 _MCU_STATUS2_LANE	=	0x2238
                    223C   1513 _MCU_STATUS3_LANE	=	0x223c
                    2240   1514 _MCU_INT0_CONTROL	=	0x2240
                    2244   1515 _MCU_INT1_CONTROL	=	0x2244
                    2248   1516 _MCU_INT2_CONTROL	=	0x2248
                    224C   1517 _MCU_INT3_CONTROL	=	0x224c
                    2250   1518 _MCU_INT4_CONTROL	=	0x2250
                    2254   1519 _MCU_INT5_CONTROL	=	0x2254
                    2258   1520 _MCU_INT6_CONTROL	=	0x2258
                    225C   1521 _MCU_INT7_CONTROL	=	0x225c
                    2260   1522 _MCU_INT8_CONTROL	=	0x2260
                    2264   1523 _MCU_INT9_CONTROL	=	0x2264
                    2268   1524 _MCU_INT10_CONTROL	=	0x2268
                    226C   1525 _MCU_INT11_CONTROL	=	0x226c
                    2270   1526 _MCU_INT12_CONTROL	=	0x2270
                    2274   1527 _MCU_TIMER_CONTROL	=	0x2274
                    2278   1528 _MCU_TIMER0_CONTROL	=	0x2278
                    227C   1529 _MCU_TIMER1_CONTROL	=	0x227c
                    2280   1530 _MCU_TIMER2_CONTROL	=	0x2280
                    2284   1531 _MCU_TIMER3_CONTROL	=	0x2284
                    2288   1532 _MCU_IRQ_LANE	=	0x2288
                    228C   1533 _MCU_IRQ_MASK_LANE	=	0x228c
                    2290   1534 _MCU_MEM_REG1_LANE	=	0x2290
                    2294   1535 _MCU_MEM_REG2_LANE	=	0x2294
                    2298   1536 _MCU_TIMER_CTRL_1_LANE	=	0x2298
                    229C   1537 _MCU_TIMER_CTRL_2_LANE	=	0x229c
                    22A0   1538 _MCU_TIMER_CTRL_3_LANE	=	0x22a0
                    22A4   1539 _MCU_TIMER_CTRL_4_LANE	=	0x22a4
                    22A8   1540 _MCU_TIMER_CTRL_5_LANE	=	0x22a8
                    22AC   1541 _MCU_TIMER_CTRL_6_LANE	=	0x22ac
                    22B0   1542 _MCU_TIMER_CTRL_7_LANE	=	0x22b0
                    22B4   1543 _MCU_DEBUG0_LANE	=	0x22b4
                    22B8   1544 _MCU_DEBUG1_LANE	=	0x22b8
                    22BC   1545 _MCU_DEBUG2_LANE	=	0x22bc
                    22C0   1546 _MCU_DEBUG3_LANE	=	0x22c0
                    22C4   1547 _MCU_DEBUG_LANE	=	0x22c4
                    22C8   1548 _EXT_INT_CONTROL	=	0x22c8
                    22CC   1549 _ANA_IF_TRX_REG0	=	0x22cc
                    22D0   1550 _ANA_IF_DFEE_REG0	=	0x22d0
                    22D4   1551 _ANA_IF_DFEO_REG0	=	0x22d4
                    22D8   1552 _MCU_IRQ_ISR_LANE	=	0x22d8
                    22DC   1553 _MCU_WDT_LANE	=	0x22dc
                    22E0   1554 _MCU_INT_CONTROL_13	=	0x22e0
                    22E4   1555 _MCU_COMMAND0	=	0x22e4
                    22F4   1556 _MEM_ECC_ERR_ADDRESS0	=	0x22f4
                    22F8   1557 _XDATA_MEM_CHECKSUM_LANE0	=	0x22f8
                    22FC   1558 _XDATA_MEM_CHECKSUM_LANE1	=	0x22fc
                    2300   1559 _PT_CONTROL0	=	0x2300
                    2304   1560 _PT_CONTROL1	=	0x2304
                    2308   1561 _PT_USER_PATTERN0	=	0x2308
                    230C   1562 _PT_USER_PATTERN1	=	0x230c
                    2310   1563 _PT_USER_PATTERN2	=	0x2310
                    2314   1564 _PT_COUNTER0	=	0x2314
                    2318   1565 _PT_COUNTER1	=	0x2318
                    231C   1566 _PT_COUNTER2	=	0x231c
                    2400   1567 _DFE_CTRL_REG0	=	0x2400
                    2404   1568 _DFE_CTRL_REG1	=	0x2404
                    2408   1569 _DFE_CTRL_REG2	=	0x2408
                    240C   1570 _DFE_CTRL_REG3	=	0x240c
                    2410   1571 _RX_EQ_CLK_CTRL	=	0x2410
                    2414   1572 _DFE_CTRL_REG4	=	0x2414
                    2418   1573 _DFE_ANA_REG0	=	0x2418
                    241C   1574 _DFE_ANA_REG1	=	0x241c
                    2420   1575 _DFE_STEP_REG0	=	0x2420
                    2424   1576 _DFE_STEP_REG1	=	0x2424
                    2430   1577 _DFE_FEN_EVEN_REG	=	0x2430
                    2434   1578 _DFE_FEN_ODD_REG	=	0x2434
                    2438   1579 _DFE_DC_EVEN_REG8	=	0x2438
                    243C   1580 _DFE_DC_ODD_REG8	=	0x243c
                    2440   1581 _DFE_FEXT_EVEN_REG0	=	0x2440
                    2444   1582 _DFE_FEXT_EVEN_REG1	=	0x2444
                    2448   1583 _DFE_FEXT_EVEN_REG2	=	0x2448
                    244C   1584 _DFE_FEXT_EVEN_REG3	=	0x244c
                    2450   1585 _DFE_FEXT_EVEN_REG4	=	0x2450
                    2454   1586 _DFE_FEXT_EVEN_REG5	=	0x2454
                    2458   1587 _DFE_FEXT_EVEN_REG6	=	0x2458
                    245C   1588 _DFE_FEXT_EVEN_REG7	=	0x245c
                    2460   1589 _DFE_FEXT_ODD_REG0	=	0x2460
                    2464   1590 _DFE_FEXT_ODD_REG1	=	0x2464
                    2468   1591 _DFE_FEXT_ODD_REG2	=	0x2468
                    246C   1592 _DFE_FEXT_ODD_REG3	=	0x246c
                    2470   1593 _DFE_FEXT_ODD_REG4	=	0x2470
                    2474   1594 _DFE_FEXT_ODD_REG5	=	0x2474
                    2478   1595 _DFE_FEXT_ODD_REG6	=	0x2478
                    247C   1596 _DFE_FEXT_ODD_REG7	=	0x247c
                    2480   1597 _DFE_READ_EVEN_SM_REG0	=	0x2480
                    2484   1598 _DFE_READ_EVEN_SM_REG1	=	0x2484
                    2488   1599 _DFE_READ_EVEN_SM_REG2	=	0x2488
                    248C   1600 _DFE_READ_EVEN_SM_REG3	=	0x248c
                    2490   1601 _DFE_READ_EVEN_SM_REG4	=	0x2490
                    2494   1602 _DFE_READ_EVEN_SM_REG5	=	0x2494
                    2498   1603 _DFE_READ_EVEN_SM_REG6	=	0x2498
                    249C   1604 _DFE_READ_EVEN_SM_REG7	=	0x249c
                    24A0   1605 _DFE_READ_ODD_SM_REG0	=	0x24a0
                    24A4   1606 _DFE_READ_ODD_SM_REG1	=	0x24a4
                    24A8   1607 _DFE_READ_ODD_SM_REG2	=	0x24a8
                    24AC   1608 _DFE_READ_ODD_SM_REG3	=	0x24ac
                    24B0   1609 _DFE_READ_ODD_SM_REG4	=	0x24b0
                    24B4   1610 _DFE_READ_ODD_SM_REG5	=	0x24b4
                    24B8   1611 _DFE_READ_ODD_SM_REG6	=	0x24b8
                    24BC   1612 _DFE_READ_ODD_SM_REG7	=	0x24bc
                    24C0   1613 _DFE_READ_EVEN_SM_REG8	=	0x24c0
                    24C4   1614 _DFE_READ_ODD_SM_REG8	=	0x24c4
                    24D0   1615 _DFE_READ_EVEN_2C_REG0	=	0x24d0
                    24D4   1616 _DFE_READ_EVEN_2C_REG1	=	0x24d4
                    24D8   1617 _DFE_READ_EVEN_2C_REG2	=	0x24d8
                    24DC   1618 _DFE_READ_EVEN_2C_REG3	=	0x24dc
                    24E0   1619 _DFE_READ_EVEN_2C_REG4	=	0x24e0
                    24E4   1620 _DFE_READ_EVEN_2C_REG5	=	0x24e4
                    24E8   1621 _DFE_READ_EVEN_2C_REG6	=	0x24e8
                    24EC   1622 _DFE_READ_EVEN_2C_REG7	=	0x24ec
                    24F0   1623 _DFE_READ_ODD_2C_REG0	=	0x24f0
                    24F4   1624 _DFE_READ_ODD_2C_REG1	=	0x24f4
                    24F8   1625 _DFE_READ_ODD_2C_REG2	=	0x24f8
                    24FC   1626 _DFE_READ_ODD_2C_REG3	=	0x24fc
                    2500   1627 _DFE_READ_ODD_2C_REG4	=	0x2500
                    2504   1628 _DFE_READ_ODD_2C_REG5	=	0x2504
                    2508   1629 _DFE_READ_ODD_2C_REG6	=	0x2508
                    250C   1630 _DFE_READ_ODD_2C_REG7	=	0x250c
                    2510   1631 _DFE_READ_EVEN_2C_REG8	=	0x2510
                    2514   1632 _DFE_READ_ODD_2C_REG8	=	0x2514
                    2518   1633 _CAL_OFST_REG0	=	0x2518
                    251C   1634 _CAL_OFST_REG1	=	0x251c
                    2520   1635 _CAL_OFST_REG2	=	0x2520
                    2530   1636 _DFE_DCE_REG0	=	0x2530
                    2540   1637 _DFE_STATIC_LANE_REG0	=	0x2540
                    2544   1638 _DFE_STATIC_LANE_REG1	=	0x2544
                    2548   1639 _DFE_STATIC_LANE_REG3	=	0x2548
                    254C   1640 _DFE_STATIC_LANE_REG4	=	0x254c
                    2550   1641 _DFE_STATIC_LANE_REG5	=	0x2550
                    2554   1642 _DFE_STATIC_LANE_REG6	=	0x2554
                    2560   1643 _EOM_VLD_REG0	=	0x2560
                    2564   1644 _EOM_VLD_REG1	=	0x2564
                    2568   1645 _EOM_VLD_REG2	=	0x2568
                    256C   1646 _EOM_VLD_REG3	=	0x256c
                    2570   1647 _EOM_ERR_REG0	=	0x2570
                    2574   1648 _EOM_ERR_REG1	=	0x2574
                    2578   1649 _EOM_ERR_REG2	=	0x2578
                    257C   1650 _EOM_ERR_REG3	=	0x257c
                    2580   1651 _EOM_REG0	=	0x2580
                    25F0   1652 _EOM_VLD_REG4	=	0x25f0
                    25F4   1653 _LANE_MARGIN_REG0	=	0x25f4
                    6000   1654 _CAL_CTRL1_LANE	=	0x6000
                    6004   1655 _CAL_CTRL2_LANE	=	0x6004
                    6008   1656 _CAL_CTRL3_LANE	=	0x6008
                    600C   1657 _CAL_CTRL4_LANE	=	0x600c
                    6010   1658 _CAL_SAVE_DATA1_LANE	=	0x6010
                    6014   1659 _CAL_SAVE_DATA2_LANE	=	0x6014
                    6018   1660 _CAL_SAVE_DATA3_LANE	=	0x6018
                    601C   1661 _PHY_REMOTE_CTRL_COMMAND_LANE	=	0x601c
                    6020   1662 _PHY_REMOTE_CTRL_VALUE_LANE	=	0x6020
                    6024   1663 _PHY_LOCAL_VALUE_LANE	=	0x6024
                    6028   1664 _TRX_TRAIN_IF_TIMERS1_LANE	=	0x6028
                    602C   1665 _TRX_TRAIN_IF_TIMERS2_LANE	=	0x602c
                    6030   1666 _TRX_TRAIN_IF_TIMERS_ENABLE_LANE	=	0x6030
                    6034   1667 _DFE_CONTROL_0	=	0x6034
                    6038   1668 _DFE_CONTROL_1	=	0x6038
                    6040   1669 _DFE_CONTROL_2	=	0x6040
                    6044   1670 _DFE_CONTROL_3	=	0x6044
                    6048   1671 _DFE_CONTROL_4	=	0x6048
                    604C   1672 _DFE_CONTROL_5	=	0x604c
                    6050   1673 _TRAIN_CONTROL_0	=	0x6050
                    6054   1674 _TRAIN_CONTROL_1	=	0x6054
                    6058   1675 _TRAIN_CONTROL_2	=	0x6058
                    605C   1676 _RPTA_CONFIG_0	=	0x605c
                    6060   1677 _RPTA_CONFIG_1	=	0x6060
                    6064   1678 _DLL_CAL	=	0x6064
                    6068   1679 _TRAIN_PARA_0	=	0x6068
                    606C   1680 _TRAIN_PARA_1	=	0x606c
                    6070   1681 _TRAIN_PARA_2	=	0x6070
                    6074   1682 _TRAIN_PARA_3	=	0x6074
                    6078   1683 _DFE_CONTROL_6	=	0x6078
                    607C   1684 _DFE_TEST_0	=	0x607c
                    6080   1685 _DFE_TEST_1	=	0x6080
                    6084   1686 _DFE_TEST_4	=	0x6084
                    6088   1687 _DFE_TEST_5	=	0x6088
                    608C   1688 _DFE_CONTROL_7	=	0x608c
                    6090   1689 _DFE_CONTROL_8	=	0x6090
                    6094   1690 _DFE_CONTROL_9	=	0x6094
                    6098   1691 _DFE_CONTROL_10	=	0x6098
                    609C   1692 _DFE_CONTROL_11	=	0x609c
                    60A0   1693 _CDS_CTRL_REG0	=	0x60a0
                    60A4   1694 _CDS_CTRL_REG1	=	0x60a4
                    60A8   1695 _ESM_POP_P_CNT_LOW_LANE	=	0x60a8
                    60AC   1696 _ESM_ERR_P_CNT_LOW_LANE	=	0x60ac
                    60B0   1697 _ESM_ERR_POP_CNT_HIGH_LANE	=	0x60b0
                    60B4   1698 _TRAIN_CONTROL_3	=	0x60b4
                    60B8   1699 _TRAIN_CONTROL_4	=	0x60b8
                    60BC   1700 _TRAIN_CONTROL_5	=	0x60bc
                    60C0   1701 _TRAIN_CONTROL_6	=	0x60c0
                    60C4   1702 _TRAIN_CONTROL_7	=	0x60c4
                    60C8   1703 _TRAIN_CONTROL_8	=	0x60c8
                    60CC   1704 _TRAIN_CONTROL_9	=	0x60cc
                    60D0   1705 _TRAIN_CONTROL_10	=	0x60d0
                    60D4   1706 _TRAIN_CONTROL_11	=	0x60d4
                    60D8   1707 _TRAIN_CONTROL_12	=	0x60d8
                    60DC   1708 _ESM_POP_N_CNT_LOW_LANE	=	0x60dc
                    60E0   1709 _ESM_ERR_N_CNT_LOW_LANE	=	0x60e0
                    60E4   1710 _TRAIN_CONTROL_13	=	0x60e4
                    60E8   1711 _TRAIN_CONTROL_14	=	0x60e8
                    60EC   1712 _TRAIN_CONTROL_15	=	0x60ec
                    60F0   1713 _TRAIN_CONTROL_16	=	0x60f0
                    60F4   1714 _TRAIN_CONTROL_17	=	0x60f4
                    60F8   1715 _END_XDAT_LANE	=	0x60f8
                    A000   1716 _TX_CMN_REG	=	0xa000
                    A008   1717 _DTX_REG0	=	0xa008
                    A00C   1718 _DTX_REG1	=	0xa00c
                    A010   1719 _DTX_REG2	=	0xa010
                    A014   1720 _DTX_REG3	=	0xa014
                    A018   1721 _DTX_REG4	=	0xa018
                    A01C   1722 _DTX_PHY_ALIGN_REG0	=	0xa01c
                    A024   1723 _DTX_PHY_ALIGN_REG1	=	0xa024
                    A028   1724 _DTX_PHY_ALIGN_REG2	=	0xa028
                    A02C   1725 _SRIS_REG0	=	0xa02c
                    A030   1726 _SRIS_REG1	=	0xa030
                    A100   1727 _RX_CMN_0	=	0xa100
                    A110   1728 _DFE_STATIC_REG0	=	0xa110
                    A114   1729 _DFE_STATIC_REG1	=	0xa114
                    A118   1730 _DFE_STATIC_REG3	=	0xa118
                    A11C   1731 _DFE_STATIC_REG4	=	0xa11c
                    A120   1732 _DFE_STATIC_REG5	=	0xa120
                    A124   1733 _DFE_STATIC_REG6	=	0xa124
                    4200   1734 _GLOB_RST_CLK_CTRL	=	0x4200
                    4204   1735 _GLOB_CLK_SRC_LO	=	0x4204
                    4208   1736 _GLOB_CLK_SRC_HI	=	0x4208
                    420C   1737 _GLOB_MISC_CTRL	=	0x420c
                    4210   1738 _GLOB_DP_SAL_CFG	=	0x4210
                    4214   1739 _GLOB_DP_SAL_CFG1	=	0x4214
                    4218   1740 _GLOB_DP_SAL_CFG3	=	0x4218
                    421C   1741 _GLOB_DP_SAL_CFG5	=	0x421c
                    4220   1742 _GLOB_PM_CFG0	=	0x4220
                    4224   1743 _GLOB_COUNTER_CTRL	=	0x4224
                    4228   1744 _GLOB_COUNTER_HI	=	0x4228
                    422C   1745 _GLOB_PM_DP_CTRL	=	0x422c
                    4230   1746 _GLOB_DP_BAL_CFG0	=	0x4230
                    4234   1747 _GLOB_DP_BAL_CFG2	=	0x4234
                    4238   1748 _GLOB_DP_BAL_CFG4	=	0x4238
                    423C   1749 _GLOB_BIST_CTRL	=	0x423c
                    4240   1750 _GLOB_BIST_LANE_TYPE	=	0x4240
                    4244   1751 _GLOB_BIST_START	=	0x4244
                    4248   1752 _GLOB_BIST_MASK	=	0x4248
                    424C   1753 _GLOB_BIST_RESULT	=	0x424c
                    4250   1754 _GLOB_BIST_SEQR_CFG	=	0x4250
                    4254   1755 _GLOB_BIST_DATA_HI	=	0x4254
                    4258   1756 _GLOB_PIPE_REVISION	=	0x4258
                    425C   1757 _GLOB_L1_SUBSTATES_CFG	=	0x425c
                    A200   1758 _MCU_CONTROL_0	=	0xa200
                    A204   1759 _MCU_CONTROL_1	=	0xa204
                    A208   1760 _MCU_CONTROL_2	=	0xa208
                    A20C   1761 _MCU_CONTROL_3	=	0xa20c
                    A210   1762 _MCU_CONTROL_4	=	0xa210
                    A214   1763 _MCU_DEBUG0	=	0xa214
                    A218   1764 _MCU_DEBUG1	=	0xa218
                    A21C   1765 _MEMORY_CONTROL_0	=	0xa21c
                    A220   1766 _MEMORY_CONTROL_1	=	0xa220
                    A224   1767 _MEMORY_CONTROL_2	=	0xa224
                    A228   1768 _MEMORY_CONTROL_3	=	0xa228
                    A22C   1769 _MEMORY_CONTROL_4	=	0xa22c
                    A234   1770 _MCU_INFO_0	=	0xa234
                    A238   1771 _MCU_INFO_1	=	0xa238
                    A23C   1772 _MCU_INFO_2	=	0xa23c
                    A240   1773 _MCU_INFO_3	=	0xa240
                    A244   1774 _MEM_CMN_ECC_ERR_ADDRESS0	=	0xa244
                    A2E0   1775 _ANA_IF_CMN_REG1	=	0xa2e0
                    A2E4   1776 _MEM_IRQ	=	0xa2e4
                    A2E8   1777 _MEM_IRQ_MASK	=	0xa2e8
                    A2EC   1778 _ANA_IF_CMN_REG0	=	0xa2ec
                    A2F0   1779 _APB_CONTROL_REG	=	0xa2f0
                    A2F4   1780 _MEM_IRQ_CLEAR	=	0xa2f4
                    A2F8   1781 _MCU_SYNC1	=	0xa2f8
                    A2FC   1782 _MCU_SYNC2	=	0xa2fc
                    A300   1783 _TEST0	=	0xa300
                    A304   1784 _TEST1	=	0xa304
                    A308   1785 _TEST2	=	0xa308
                    A30C   1786 _TEST3	=	0xa30c
                    A310   1787 _TEST4	=	0xa310
                    A314   1788 _SYSTEM	=	0xa314
                    A318   1789 _PM_CMN_REG1	=	0xa318
                    A31C   1790 _INPUT_CMN_PIN_REG0	=	0xa31c
                    A320   1791 _INPUT_CMN_PIN_REG1	=	0xa320
                    A324   1792 _INPUT_CMN_PIN_REG2	=	0xa324
                    A328   1793 _ANA_TSEN_CONTROL	=	0xa328
                    A32C   1794 _PLLCAL_REG0	=	0xa32c
                    A330   1795 _PLLCAL_REG1	=	0xa330
                    A334   1796 _CLKGEN_CMN_REG1	=	0xa334
                    A338   1797 _SPD_CMN_REG1	=	0xa338
                    A33C   1798 _OUTPUT_CMN_PIN_REG0	=	0xa33c
                    A340   1799 _CMN_CALIBRATION	=	0xa340
                    A344   1800 __FIELDNAME_	=	0xa344
                    A348   1801 _INPUT_CMN_PIN_REG3	=	0xa348
                    A34C   1802 _PM_CMN_REG2	=	0xa34c
                    A354   1803 _TEST5	=	0xa354
                    A358   1804 _XDATA_MEM_CHECKSUM_CMN_0	=	0xa358
                    A35C   1805 _XDATA_MEM_CHECKSUM_CMN_1	=	0xa35c
                    A360   1806 _XDATA_MEM_CHECKSUM_CMN_2	=	0xa360
                    A364   1807 _MCU_SDT_CMN	=	0xa364
                    A368   1808 _CMN_CACHE_DEBUG0	=	0xa368
                    A36C   1809 _MCU_INT_ADDR	=	0xa36c
                    A370   1810 _CMN_ISR_2	=	0xa370
                    A374   1811 _CMN_ISR_MASK_2	=	0xa374
                    A378   1812 _CMN_ISR_CLEAR_2	=	0xa378
                    A37C   1813 _CMN_MCU_GPIO	=	0xa37c
                    A380   1814 _CMN_CACHE_DEBUG1	=	0xa380
                    A384   1815 _CMN_MCU_TIMER_CONTROL	=	0xa384
                    A388   1816 _CMN_MCU_TIMER_CTRL_2_LANE	=	0xa388
                    A38C   1817 _CMN_MCU_TIMER_CTRL_3_LANE	=	0xa38c
                    A390   1818 _CMN_MCU_TIMER_CTRL_4_LANE	=	0xa390
                    A394   1819 _CMN_MCU_TIMER_CTRL_5_LANE	=	0xa394
                    A398   1820 _CMN_MCU_TIMER0_CONTROL	=	0xa398
                    A39C   1821 _CMN_MCU_TIMER1_CONTROL	=	0xa39c
                    A3A0   1822 _CMN_MCU_TIMER2_CONTROL	=	0xa3a0
                    A3A4   1823 _CMN_MCU_TIMER3_CONTROL	=	0xa3a4
                    A3A8   1824 _CMN_ISR_1	=	0xa3a8
                    A3AC   1825 _CMN_ISR_MASK_1	=	0xa3ac
                    A3B0   1826 _SET_LANE_ISR	=	0xa3b0
                    A3F4   1827 _CMN_MCU_REG	=	0xa3f4
                    A3F8   1828 _CID_REG0	=	0xa3f8
                    A3FC   1829 _CID_REG1	=	0xa3fc
                    E600   1830 _FW_REV	=	0xe600
                    E604   1831 _CONTROL_CONFIG0	=	0xe604
                    E608   1832 _CONTROL_CONFIG1	=	0xe608
                    E60C   1833 _CONTROL_CONFIG2	=	0xe60c
                    E610   1834 _CONTROL_CONFIG3	=	0xe610
                    E614   1835 _CONTROL_CONFIG4	=	0xe614
                    E618   1836 _CONTROL_CONFIG5	=	0xe618
                    E61C   1837 _CONTROL_CONFIG6	=	0xe61c
                    E620   1838 _CONTROL_CONFIG7	=	0xe620
                    E624   1839 _CAL_DATA0	=	0xe624
                    E628   1840 _TRAIN_IF_CONFIG	=	0xe628
                    E62C   1841 _CONTROL_CONFIG8	=	0xe62c
                    E630   1842 _CONTROL_CONFIG9	=	0xe630
                    E634   1843 _CON_CAL_STEP_SIZE1	=	0xe634
                    E638   1844 _CON_CAL_STEP_SIZE2	=	0xe638
                    E63C   1845 _CON_CAL_STEP_SIZE3	=	0xe63c
                    E640   1846 _CON_CAL_STEP_SIZE4	=	0xe640
                    E644   1847 _CON_CAL_STEP_SIZE5	=	0xe644
                    E648   1848 _CAL_TIME_OUT_AND_DIS	=	0xe648
                    E64C   1849 _CAL_STATUS_READ	=	0xe64c
                    E650   1850 _MCU_CONFIG	=	0xe650
                    E654   1851 _CAL_DATA1	=	0xe654
                    E658   1852 _LOOP_CNTS	=	0xe658
                    E65C   1853 _MCU_CONFIG1	=	0xe65c
                    E660   1854 _TIMER_SEL1	=	0xe660
                    E664   1855 _TIMER_SEL2	=	0xe664
                    E668   1856 _TIMER_SEL3	=	0xe668
                    E66C   1857 _G_SELLV_TXCLK	=	0xe66c
                    E670   1858 _G_SELLV_TXDATA	=	0xe670
                    E674   1859 _G_SELLV_TXPRE	=	0xe674
                    E678   1860 _G_SELLV_RXEOMCLK	=	0xe678
                    E67C   1861 _G_SELLV_RXDATACLK	=	0xe67c
                    E680   1862 _G_SELLV_RXSAMPLER	=	0xe680
                    E684   1863 _SAS_PRESET0_TB	=	0xe684
                    E688   1864 _SAS_PRESET1_TB	=	0xe688
                    E68C   1865 _SAS_PRESET2_TB	=	0xe68c
                    E690   1866 _ETH_PRESET0_TB	=	0xe690
                    E694   1867 _ETH_PRESET1_TB	=	0xe694
                    E698   1868 _TX_SAVE_0	=	0xe698
                    E69C   1869 _TX_SAVE_1	=	0xe69c
                    E6A0   1870 _TX_SAVE_2	=	0xe6a0
                    E6A4   1871 _TX_SAVE_3	=	0xe6a4
                    E6A8   1872 _TX_SAVE_4	=	0xe6a8
                    E6AC   1873 _CDS_EYE_CLK_THR	=	0xe6ac
                    E6B0   1874 _SYNC_INFO	=	0xe6b0
                    E6B4   1875 _MCU_INFO_4	=	0xe6b4
                    E6B8   1876 _MCU_INFO_5	=	0xe6b8
                    E6BC   1877 _MCU_INFO_12	=	0xe6bc
                    E6C0   1878 _MCU_INFO_13	=	0xe6c0
                    E6C4   1879 _END_XDAT_CMN	=	0xe6c4
                    2600   1880 _DME_ENC_REG0	=	0x2600
                    2604   1881 _DME_ENC_REG1	=	0x2604
                    2608   1882 _DME_ENC_REG2	=	0x2608
                    260C   1883 _DME_DEC_REG0	=	0x260c
                    2610   1884 _DME_DEC_REG1	=	0x2610
                    2614   1885 _TX_TRAIN_IF_REG0	=	0x2614
                    2618   1886 _TX_TRAIN_IF_REG1	=	0x2618
                    261C   1887 _TX_TRAIN_IF_REG2	=	0x261c
                    2620   1888 _TX_TRAIN_IF_REG3	=	0x2620
                    2624   1889 _TX_TRAIN_PATTTERN_REG0	=	0x2624
                    2628   1890 _TX_TRAIN_DRIVER_REG0	=	0x2628
                    262C   1891 _TX_TRAIN_DRIVER_REG1	=	0x262c
                    2630   1892 _TX_TRAIN_DRIVER_REG2	=	0x2630
                    2634   1893 _TX_TRAIN_DEFAULT_REG0	=	0x2634
                    2638   1894 _TX_TRAIN_DEFAULT_REG1	=	0x2638
                    263C   1895 _TX_TRAIN_DEFAULT_REG2	=	0x263c
                    2640   1896 _TX_TRAIN_DEFAULT_REG3	=	0x2640
                    2644   1897 _TX_TRAIN_DEFAULT_REG4	=	0x2644
                    2648   1898 _TX_TRAIN_DEFAULT_REG5	=	0x2648
                    264C   1899 _TX_EMPH_CTRL_REG0	=	0x264c
                    2650   1900 _LINK_TRAIN_MODE0	=	0x2650
                    2654   1901 _TX_DRV_RD_OUT_REG0	=	0x2654
                    2658   1902 _TX_AMP_CTRL_REG0	=	0x2658
                    265C   1903 _TRX_TRAIN_IF_INTERRUPT_LANE	=	0x265c
                    2660   1904 _TRX_TRAIN_IF_INTERRUPT_MASK0_LANE	=	0x2660
                    2664   1905 _TRX_TRAIN_IF_INTERRUPT_CLEAR_LANE	=	0x2664
                    2668   1906 _TX_TRAIN_IF_REG4	=	0x2668
                    266C   1907 _TX_TRAIN_IF_REG5	=	0x266c
                    2670   1908 _TX_TRAIN_IF_REG6	=	0x2670
                    2674   1909 _TX_TRAIN_IF_REG7	=	0x2674
                    2678   1910 _TX_TRAIN_CTRL_LANE	=	0x2678
                    267C   1911 _TX_TRAIN_IF_REG8	=	0x267c
                    6100   1912 _DFE_READ_EVEN_REG0	=	0x6100
                    6104   1913 _DFE_READ_EVEN_REG1	=	0x6104
                    6108   1914 _DFE_READ_EVEN_REG2	=	0x6108
                    610C   1915 _DFE_READ_EVEN_REG3	=	0x610c
                    6110   1916 _DFE_READ_EVEN_REG4	=	0x6110
                    6114   1917 _DFE_READ_EVEN_REG5	=	0x6114
                    6118   1918 _DFE_READ_EVEN_REG6	=	0x6118
                    611C   1919 _DFE_READ_EVEN_REG7	=	0x611c
                    6120   1920 _DFE_READ_ODD_REG0	=	0x6120
                    6124   1921 _DFE_READ_ODD_REG1	=	0x6124
                    6128   1922 _DFE_READ_ODD_REG2	=	0x6128
                    612C   1923 _DFE_READ_ODD_REG3	=	0x612c
                    6130   1924 _DFE_READ_ODD_REG4	=	0x6130
                    6134   1925 _DFE_READ_ODD_REG5	=	0x6134
                    6138   1926 _DFE_READ_ODD_REG6	=	0x6138
                    613C   1927 _DFE_READ_ODD_REG7	=	0x613c
                    6140   1928 _DFE_READ_EVEN_REG8	=	0x6140
                    6144   1929 _DFE_READ_ODD_REG8	=	0x6144
                    6148   1930 _DFE_READ_F0A_EVEN	=	0x6148
                    614C   1931 _DFE_READ_F0A_ODD	=	0x614c
                    6150   1932 _DFE_READ_F0B_EVEN	=	0x6150
                    6154   1933 _DFE_READ_F0B_ODD	=	0x6154
                    6158   1934 _DFE_READ_F0D_EVEN	=	0x6158
                    615C   1935 _DFE_READ_F0D_ODD	=	0x615c
                    6160   1936 _DFE_READ_F0D_LEFT_EVEN	=	0x6160
                    6164   1937 _DFE_READ_F0D_LEFT_ODD	=	0x6164
                    6168   1938 _DFE_READ_F0D_RIGHT_EVEN	=	0x6168
                    616C   1939 _DFE_READ_F0D_RIGHT_ODD	=	0x616c
                    6170   1940 _CDS_READ_MISC0	=	0x6170
                    6174   1941 _CDS_READ_MISC1	=	0x6174
                    6214   1942 _TXTRAIN_IF_REG0	=	0x6214
                    E000   1943 _lc_speedtable	=	0xe000
                    E1C0   1944 _ring_speedtable	=	0xe1c0
                    E5C0   1945 _phy_mode_cmn_table	=	0xe5c0
                    6300   1946 _max_gen	=	0x6300
                    6301   1947 _min_gen	=	0x6301
                    6304   1948 _speedtable	=	0x6304
                    65D4   1949 _phy_mode_lane_table	=	0x65d4
                    60B4   1950 _rc_save	=	0x60b4
                    60D0   1951 _txffe_save	=	0x60d0
                    60E4   1952 _phase_save	=	0x60e4
                    6030   1953 _train_gn1_index	=	0x6030
                    6031   1954 _train_g1_index	=	0x6031
                    6032   1955 _train_g0_index	=	0x6032
                    E6B0   1956 _local_tx_preset_tb	=	0xe6b0
                    E5C1   1957 _cmx_cal_lcvco_dac	=	0xe5c1
                    E5C1   1958 _cmx_cal_lcvco_dac_lsb	=	0xe5c1
                    E5C4   1959 _cmx_cal_lcvco_dac_msb	=	0xe5c4
                    E5CA   1960 _cmx_cal_lccap_msb	=	0xe5ca
                    E5C8   1961 _cmx_cal_lccap_lsb	=	0xe5c8
                    E5CC   1962 _cmx_cal_plldcc	=	0xe5cc
                    E5D0   1963 _cmx_cal_pll_speed_ring	=	0xe5d0
                    E5D4   1964 _cmx_cal_pll_sllp_dac_coarse_ring	=	0xe5d4
                    E5D8   1965 _cmx_cal_sllp_dac_fine_ring	=	0xe5d8
                    65D4   1966 _lnx_cal_txdcc_pdiv	=	0x65d4
                    65D8   1967 _lnx_cal_txdcc_pdiv_hg	=	0x65d8
                    65DA   1968 _lnx_cal_txdcc	=	0x65da
                    65DE   1969 _lnx_cal_txdcc_hg	=	0x65de
                    65E0   1970 _lnx_cal_rxdcc_dll	=	0x65e0
                    65E4   1971 _lnx_cal_rxdcc_dll_hg	=	0x65e4
                    65E6   1972 _lnx_cal_rxdcc_data	=	0x65e6
                    65F0   1973 _lnx_cal_rxdcc_data_hg	=	0x65f0
                    65F5   1974 _lnx_cal_rxdcc_eom	=	0x65f5
                    65FF   1975 _lnx_cal_rxdcc_eom_hg	=	0x65ff
                    6604   1976 _lnx_cal_dll_gmsel	=	0x6604
                    6606   1977 _lnx_cal_vdda_dll_sel	=	0x6606
                    660A   1978 _lnx_cal_dll_eom_gmsel	=	0x660a
                    660C   1979 _lnx_cal_vdda_dll_eom_sel	=	0x660c
                    6610   1980 _lnx_cal_eom_dpher	=	0x6610
                    6612   1981 _lnx_cal_align90_dummy_clk	=	0x6612
                    661A   1982 _lnx_cal_align90_dac	=	0x661a
                    6622   1983 _lnx_cal_align90_gm	=	0x6622
                    662A   1984 _lnx_cal_sellv_txdata	=	0x662a
                    6634   1985 _lnx_cal_sellv_txclk	=	0x6634
                    663E   1986 _lnx_cal_sellv_rxdataclk	=	0x663e
                    6648   1987 _lnx_cal_sellv_txpre	=	0x6648
                    6652   1988 _lnx_cal_sellv_rxsampler	=	0x6652
                    665C   1989 _lnx_cal_sellv_rxeomclk	=	0x665c
                    6666   1990 _lnx_spdoft_tx_preset_index_lane	=	0x6666
                    6490   1991 _lnx_calx_txdcc_pdiv	=	0x6490
                    6496   1992 _lnx_calx_txdcc_pdiv_hg	=	0x6496
                    6499   1993 _lnx_calx_txdcc	=	0x6499
                    649F   1994 _lnx_calx_txdcc_hg	=	0x649f
                    64A2   1995 _lnx_calx_rxdcc_dll	=	0x64a2
                    64A8   1996 _lnx_calx_rxdcc_dll_hg	=	0x64a8
                    64AB   1997 _lnx_calx_dll_gmsel	=	0x64ab
                    64AE   1998 _lnx_calx_vdda_dll_sel	=	0x64ae
                    64B4   1999 _lnx_calx_dll_eom_gmsel	=	0x64b4
                    64B7   2000 _lnx_calx_vdda_dll_eom_sel	=	0x64b7
                    64BD   2001 _lnx_calx_eom_dpher	=	0x64bd
                    64C0   2002 _lnx_calx_align90_dummy_clk	=	0x64c0
                    64CC   2003 _lnx_calx_align90_dac	=	0x64cc
                    64D8   2004 _lnx_calx_align90_gm	=	0x64d8
                    6100   2005 _cds28	=	0x6100
                    6178   2006 _dfe_sm	=	0x6178
                    61B8   2007 _dfe_sm_dc	=	0x61b8
                    61C0   2008 _dfe_sm_save	=	0x61c0
                    03FC   2009 _UPHY_ANAREG_REV_0	=	0x03fc
                    E684   2010 _tx_tb	=	0xe684
                    E698   2011 _train_save_tb	=	0xe698
                    607C   2012 _sq_thrs_ratio_tb	=	0x607c
                           2013 ;--------------------------------------------------------
                           2014 ; absolute external ram data
                           2015 ;--------------------------------------------------------
                           2016 	.area XABS    (ABS,XDATA)
                           2017 ;--------------------------------------------------------
                           2018 ; external initialized ram data
                           2019 ;--------------------------------------------------------
                           2020 	.area HOME    (CODE)
                           2021 	.area GSINIT0 (CODE)
                           2022 	.area GSINIT1 (CODE)
                           2023 	.area GSINIT2 (CODE)
                           2024 	.area GSINIT3 (CODE)
                           2025 	.area GSINIT4 (CODE)
                           2026 	.area GSINIT5 (CODE)
                           2027 	.area GSINIT  (CODE)
                           2028 	.area GSFINAL (CODE)
                           2029 	.area CSEG    (CODE)
                           2030 ;--------------------------------------------------------
                           2031 ; global & static initialisations
                           2032 ;--------------------------------------------------------
                           2033 	.area HOME    (CODE)
                           2034 	.area GSINIT  (CODE)
                           2035 	.area GSFINAL (CODE)
                           2036 	.area GSINIT  (CODE)
                           2037 ;--------------------------------------------------------
                           2038 ; Home
                           2039 ;--------------------------------------------------------
                           2040 	.area HOME    (CODE)
                           2041 	.area HOME    (CODE)
                           2042 ;--------------------------------------------------------
                           2043 ; code
                           2044 ;--------------------------------------------------------
                           2045 	.area CSEG    (CODE)
                           2046 ;------------------------------------------------------------
                           2047 ;Allocation info for local variables in function 'SpeedChange'
                           2048 ;------------------------------------------------------------
                           2049 ;dtx_off                   Allocated to registers r2 
                           2050 ;------------------------------------------------------------
                           2051 ;	../../shared/src/spd_ctrl.c:26: void SpeedChange(){
                           2052 ;	-----------------------------------------
                           2053 ;	 function SpeedChange
                           2054 ;	-----------------------------------------
   0000                    2055 _SpeedChange:
                    0002   2056 	ar2 = 0x02
                    0003   2057 	ar3 = 0x03
                    0004   2058 	ar4 = 0x04
                    0005   2059 	ar5 = 0x05
                    0006   2060 	ar6 = 0x06
                    0007   2061 	ar7 = 0x07
                    0000   2062 	ar0 = 0x00
                    0001   2063 	ar1 = 0x01
                           2064 ;	../../shared/src/spd_ctrl.c:30: dtx_off = 0;
   0000 7A 00              2065 	mov	r2,#0x00
                           2066 ;	../../shared/src/spd_ctrl.c:32: SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE.BT.B3 = 0xc0;
                           2067 ;	../../shared/src/spd_ctrl.c:33: SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE.BT.B3 = 0;
   0002 90 20 57           2068 	mov	dptr,#(_SPD_CTRL_INTERRUPT_CLEAR_REG1_LANE + 0x0003)
   0005 74 C0              2069 	mov	a,#0xC0
   0007 F0                 2070 	movx	@dptr,a
                           2071 ;	../../shared/src/spd_ctrl.c:35: rxinit_4_spdchg_en = 0;
   0008 E4                 2072 	clr	a
   0009 F0                 2073 	movx	@dptr,a
   000A 90s00r00           2074 	mov	dptr,#_rxinit_4_spdchg_en
   000D F0                 2075 	movx	@dptr,a
                           2076 ;	../../shared/src/spd_ctrl.c:37: new_gen_tx = reg_PIN_PHY_GEN_TX_RD_LANE_3_0; new_gen_tx = (new_gen_tx<cmx_PHY_GEN_MAX_3_0)? new_gen_tx: cmx_PHY_GEN_MAX_3_0;
   000E 90 20 33           2077 	mov	dptr,#(_SPD_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0011 E0                 2078 	movx	a,@dptr
   0012 C4                 2079 	swap	a
   0013 54 0F              2080 	anl	a,#0x0f
   0015 FB                 2081 	mov	r3,a
   0016 90s00r00           2082 	mov	dptr,#_new_gen_tx
   0019 F0                 2083 	movx	@dptr,a
   001A 90 E6 2C           2084 	mov	dptr,#_CONTROL_CONFIG8
   001D E0                 2085 	movx	a,@dptr
   001E 54 0F              2086 	anl	a,#0x0f
   0020 FC                 2087 	mov	r4,a
   0021 8B 05              2088 	mov	ar5,r3
   0023 C3                 2089 	clr	c
   0024 ED                 2090 	mov	a,r5
   0025 64 80              2091 	xrl	a,#0x80
   0027 8C F0              2092 	mov	b,r4
   0029 63 F0 80           2093 	xrl	b,#0x80
   002C 95 F0              2094 	subb	a,b
   002E 50 02              2095 	jnc	00160$
   0030 80 08              2096 	sjmp	00161$
   0032                    2097 00160$:
   0032 90 E6 2C           2098 	mov	dptr,#_CONTROL_CONFIG8
   0035 E0                 2099 	movx	a,@dptr
   0036 54 0F              2100 	anl	a,#0x0f
   0038 FC                 2101 	mov	r4,a
   0039 FB                 2102 	mov	r3,a
   003A                    2103 00161$:
   003A 90s00r00           2104 	mov	dptr,#_new_gen_tx
   003D EB                 2105 	mov	a,r3
   003E F0                 2106 	movx	@dptr,a
                           2107 ;	../../shared/src/spd_ctrl.c:38: new_gen_rx = reg_PIN_PHY_GEN_RX_RD_LANE_3_0; new_gen_rx = (new_gen_rx<cmx_PHY_GEN_MAX_3_0)? new_gen_rx: cmx_PHY_GEN_MAX_3_0;
   003F 90 21 17           2108 	mov	dptr,#(_SPD_CTRL_RX_LANE_REG1_LANE + 0x0003)
   0042 E0                 2109 	movx	a,@dptr
   0043 C4                 2110 	swap	a
   0044 54 0F              2111 	anl	a,#0x0f
   0046 FC                 2112 	mov	r4,a
   0047 90s00r00           2113 	mov	dptr,#_new_gen_rx
   004A F0                 2114 	movx	@dptr,a
   004B 90 E6 2C           2115 	mov	dptr,#_CONTROL_CONFIG8
   004E E0                 2116 	movx	a,@dptr
   004F 54 0F              2117 	anl	a,#0x0f
   0051 FD                 2118 	mov	r5,a
   0052 8C 06              2119 	mov	ar6,r4
   0054 C3                 2120 	clr	c
   0055 EE                 2121 	mov	a,r6
   0056 64 80              2122 	xrl	a,#0x80
   0058 8D F0              2123 	mov	b,r5
   005A 63 F0 80           2124 	xrl	b,#0x80
   005D 95 F0              2125 	subb	a,b
   005F 50 02              2126 	jnc	00162$
   0061 80 08              2127 	sjmp	00163$
   0063                    2128 00162$:
   0063 90 E6 2C           2129 	mov	dptr,#_CONTROL_CONFIG8
   0066 E0                 2130 	movx	a,@dptr
   0067 54 0F              2131 	anl	a,#0x0f
   0069 FD                 2132 	mov	r5,a
   006A FC                 2133 	mov	r4,a
   006B                    2134 00163$:
   006B 90s00r00           2135 	mov	dptr,#_new_gen_rx
   006E EC                 2136 	mov	a,r4
   006F F0                 2137 	movx	@dptr,a
                           2138 ;	../../shared/src/spd_ctrl.c:40: if ((new_gen_tx != gen_tx || new_gen_rx != gen_rx /*|| ( pwrsq_on && phy_mode!=SERDES )*/ ) && phy_mode!=SERDES) {
   0070 90s00r00           2139 	mov	dptr,#_gen_tx
   0073 E0                 2140 	movx	a,@dptr
   0074 FD                 2141 	mov	r5,a
   0075 EB                 2142 	mov	a,r3
   0076 B5 05 0C           2143 	cjne	a,ar5,00152$
   0079 90s00r00           2144 	mov	dptr,#_gen_rx
   007C E0                 2145 	movx	a,@dptr
   007D FD                 2146 	mov	r5,a
   007E EC                 2147 	mov	a,r4
   007F B5 05 03           2148 	cjne	a,ar5,00200$
   0082 02s02rC0           2149 	ljmp	00150$
   0085                    2150 00200$:
   0085                    2151 00152$:
   0085 90 A3 16           2152 	mov	dptr,#(_SYSTEM + 0x0002)
   0088 E0                 2153 	movx	a,@dptr
   0089 54 07              2154 	anl	a,#0x07
   008B FD                 2155 	mov	r5,a
   008C BD 04 03           2156 	cjne	r5,#0x04,00201$
   008F 02s02rC0           2157 	ljmp	00150$
   0092                    2158 00201$:
                           2159 ;	../../shared/src/spd_ctrl.c:42: reg_PIN_PLL_READY_RX_LANE = 0;
   0092 90 21 02           2160 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0095 E0                 2161 	movx	a,@dptr
   0096 54 BF              2162 	anl	a,#0xbf
   0098 F0                 2163 	movx	@dptr,a
                           2164 ;	../../shared/src/spd_ctrl.c:43: reg_PIN_PLL_READY_TX_LANE = 0;
   0099 90 20 02           2165 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   009C E0                 2166 	movx	a,@dptr
   009D 54 FB              2167 	anl	a,#0xfb
   009F F0                 2168 	movx	@dptr,a
                           2169 ;	../../shared/src/spd_ctrl.c:54: gen_tx = new_gen_tx;
   00A0 90s00r00           2170 	mov	dptr,#_gen_tx
   00A3 EB                 2171 	mov	a,r3
   00A4 F0                 2172 	movx	@dptr,a
                           2173 ;	../../shared/src/spd_ctrl.c:55: gen_rx = new_gen_rx;
   00A5 90s00r00           2174 	mov	dptr,#_gen_rx
   00A8 EC                 2175 	mov	a,r4
   00A9 F0                 2176 	movx	@dptr,a
                           2177 ;	../../shared/src/spd_ctrl.c:59: if(phy_mode==SATA) { //SATA must support 1.5G/3G/6G only!! 
   00AA 90 A3 16           2178 	mov	dptr,#(_SYSTEM + 0x0002)
   00AD E0                 2179 	movx	a,@dptr
   00AE 54 07              2180 	anl	a,#0x07
   00B0 70 06              2181 	jnz	00147$
                           2182 ;	../../shared/src/spd_ctrl.c:60: sata_speedchange();
   00B2 12s03r43           2183 	lcall	_sata_speedchange
   00B5 02s02rC0           2184 	ljmp	00150$
   00B8                    2185 00147$:
                           2186 ;	../../shared/src/spd_ctrl.c:63: gen_pll_rate = speedtable[gen_tx][spdoft_pll_rate_sel_tx]; 
   00B8 8B 04              2187 	mov	ar4,r3
   00BA EC                 2188 	mov	a,r4
   00BB 75 F0 50           2189 	mov	b,#0x50
   00BE A4                 2190 	mul	ab
   00BF 24 04              2191 	add	a,#_speedtable
   00C1 F5 82              2192 	mov	dpl,a
   00C3 74 63              2193 	mov	a,#(_speedtable >> 8)
   00C5 35 F0              2194 	addc	a,b
   00C7 F5 83              2195 	mov	dph,a
   00C9 E0                 2196 	movx	a,@dptr
   00CA FC                 2197 	mov	r4,a
   00CB 90s00r00           2198 	mov	dptr,#_gen_pll_rate
   00CE F0                 2199 	movx	@dptr,a
                           2200 ;	../../shared/src/spd_ctrl.c:65: use_ring_pll = speedtable[gen_tx][spdoft_tx_ck_sel_lane];
   00CF EB                 2201 	mov	a,r3
   00D0 75 F0 50           2202 	mov	b,#0x50
   00D3 A4                 2203 	mul	ab
   00D4 24 04              2204 	add	a,#_speedtable
   00D6 FB                 2205 	mov	r3,a
   00D7 74 63              2206 	mov	a,#(_speedtable >> 8)
   00D9 35 F0              2207 	addc	a,b
   00DB FD                 2208 	mov	r5,a
   00DC 8B 82              2209 	mov	dpl,r3
   00DE 8D 83              2210 	mov	dph,r5
   00E0 A3                 2211 	inc	dptr
   00E1 E0                 2212 	movx	a,@dptr
   00E2 24 FF              2213 	add	a,#0xff
   00E4 92*00              2214 	mov	_use_ring_pll,c
                           2215 ;	../../shared/src/spd_ctrl.c:80: if (((!ring_pll_enabled || !lc_pll_used ||
   00E6 30*00 3D           2216 	jnb	_ring_pll_enabled,00113$
   00E9 30*00 3A           2217 	jnb	_lc_pll_used,00113$
                           2218 ;	../../shared/src/spd_ctrl.c:81: (phy_mode==PCIE && (use_ring_pll==1? gen_pll_rate!=pre_ringpll_rate : gen_pll_rate!=pre_lcpll_rate)))
   00EC 90 A3 16           2219 	mov	dptr,#(_SYSTEM + 0x0002)
   00EF E0                 2220 	movx	a,@dptr
   00F0 54 07              2221 	anl	a,#0x07
   00F2 FB                 2222 	mov	r3,a
   00F3 BB 03 6A           2223 	cjne	r3,#0x03,00109$
   00F6 30*00 16           2224 	jnb	_use_ring_pll,00164$
   00F9 90s00r00           2225 	mov	dptr,#_pre_ringpll_rate
   00FC E0                 2226 	movx	a,@dptr
   00FD FB                 2227 	mov	r3,a
   00FE EC                 2228 	mov	a,r4
   00FF B5 03 04           2229 	cjne	a,ar3,00208$
   0102 74 01              2230 	mov	a,#0x01
   0104 80 01              2231 	sjmp	00209$
   0106                    2232 00208$:
   0106 E4                 2233 	clr	a
   0107                    2234 00209$:
   0107 FB                 2235 	mov	r3,a
   0108 B4 01 00           2236 	cjne	a,#0x01,00210$
   010B                    2237 00210$:
   010B 92*00              2238 	mov	b0,c
   010D 80 14              2239 	sjmp	00165$
   010F                    2240 00164$:
   010F 90s00r00           2241 	mov	dptr,#_pre_lcpll_rate
   0112 E0                 2242 	movx	a,@dptr
   0113 FB                 2243 	mov	r3,a
   0114 EC                 2244 	mov	a,r4
   0115 B5 03 04           2245 	cjne	a,ar3,00211$
   0118 74 01              2246 	mov	a,#0x01
   011A 80 01              2247 	sjmp	00212$
   011C                    2248 00211$:
   011C E4                 2249 	clr	a
   011D                    2250 00212$:
   011D FC                 2251 	mov	r4,a
   011E B4 01 00           2252 	cjne	a,#0x01,00213$
   0121                    2253 00213$:
   0121 92*00              2254 	mov	b0,c
   0123                    2255 00165$:
   0123 30*00 3A           2256 	jnb	b0,00109$
   0126                    2257 00113$:
                           2258 ;	../../shared/src/spd_ctrl.c:82: /*|| pwrsq_on*/) && !no_pllspdchg /*&& !force_exit_cal*/) {
   0126 20*00 37           2259 	jb	_no_pllspdchg,00109$
                           2260 ;	../../shared/src/spd_ctrl.c:83: if(mcuid==master_mcu) {
   0129 90 22 00           2261 	mov	dptr,#_MCU_CONTROL_LANE
   012C E0                 2262 	movx	a,@dptr
   012D FB                 2263 	mov	r3,a
   012E 90 E6 50           2264 	mov	dptr,#_MCU_CONFIG
   0131 E0                 2265 	movx	a,@dptr
   0132 FC                 2266 	mov	r4,a
   0133 EB                 2267 	mov	a,r3
   0134 B5 04 0B           2268 	cjne	a,ar4,00102$
                           2269 ;	../../shared/src/spd_ctrl.c:84: pll_clk_ready_all_0();
   0137 78r00              2270 	mov	r0,#_pll_clk_ready_all_0
   0139 79s00              2271 	mov	r1,#(_pll_clk_ready_all_0 >> 8)
   013B 7As00              2272 	mov	r2,#(_pll_clk_ready_all_0 >> 16)
   013D 12s00r00           2273 	lcall	__sdcc_banked_call
                           2274 ;	../../shared/src/spd_ctrl.c:91: while(reg_ANA_PLL_CLK_READY_PRE0==1 || reg_ANA_PLL_CLK_READY_RING==1);
   0140 80 1C              2275 	sjmp	00107$
   0142                    2276 00102$:
   0142 90 A3 4F           2277 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   0145 E0                 2278 	movx	a,@dptr
   0146 03                 2279 	rr	a
   0147 03                 2280 	rr	a
   0148 54 01              2281 	anl	a,#0x01
   014A FB                 2282 	mov	r3,a
   014B BB 01 02           2283 	cjne	r3,#0x01,00218$
   014E 80 F2              2284 	sjmp	00102$
   0150                    2285 00218$:
   0150 90 A3 4E           2286 	mov	dptr,#(_PM_CMN_REG2 + 0x0002)
   0153 E0                 2287 	movx	a,@dptr
   0154 C4                 2288 	swap	a
   0155 03                 2289 	rr	a
   0156 54 01              2290 	anl	a,#0x01
   0158 FB                 2291 	mov	r3,a
   0159 BB 01 02           2292 	cjne	r3,#0x01,00219$
   015C 80 E4              2293 	sjmp	00102$
   015E                    2294 00219$:
   015E                    2295 00107$:
                           2296 ;	../../shared/src/spd_ctrl.c:94: dtx_off = 1;
   015E 7A 01              2297 	mov	r2,#0x01
   0160                    2298 00109$:
                           2299 ;	../../shared/src/spd_ctrl.c:98: DTL_DTX_DFE_clkoff_reset_1(dtx_off);
   0160 8A 82              2300 	mov	dpl,r2
   0162 78r00              2301 	mov	r0,#_DTL_DTX_DFE_clkoff_reset_1
   0164 79s00              2302 	mov	r1,#(_DTL_DTX_DFE_clkoff_reset_1 >> 8)
   0166 7As00              2303 	mov	r2,#(_DTL_DTX_DFE_clkoff_reset_1 >> 16)
   0168 12s00r00           2304 	lcall	__sdcc_banked_call
                           2305 ;	../../shared/src/spd_ctrl.c:100: loadspeedtbl_gen();
   016B 12s0Dr90           2306 	lcall	_loadspeedtbl_gen
                           2307 ;	../../shared/src/spd_ctrl.c:102: reg_MCU_DEBUG0_LANE_7_0 = 0x34;
   016E 90 22 B4           2308 	mov	dptr,#_MCU_DEBUG0_LANE
   0171 74 34              2309 	mov	a,#0x34
   0173 F0                 2310 	movx	@dptr,a
                           2311 ;	../../shared/src/spd_ctrl.c:103: reg_MCU_DEBUG1_LANE_7_0 = gen_tx;
   0174 90s00r00           2312 	mov	dptr,#_gen_tx
   0177 E0                 2313 	movx	a,@dptr
   0178 FA                 2314 	mov	r2,a
   0179 90 22 B5           2315 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   017C EA                 2316 	mov	a,r2
   017D F0                 2317 	movx	@dptr,a
                           2318 ;	../../shared/src/spd_ctrl.c:104: reg_MCU_DEBUG2_LANE_7_0 = lc_pll_used;
   017E A2*00              2319 	mov	c,_lc_pll_used
   0180 E4                 2320 	clr	a
   0181 33                 2321 	rlc	a
   0182 FA                 2322 	mov	r2,a
   0183 90 22 B6           2323 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   0186 EA                 2324 	mov	a,r2
   0187 F0                 2325 	movx	@dptr,a
                           2326 ;	../../shared/src/spd_ctrl.c:105: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   0188 90s00r00           2327 	mov	dptr,#_gen_pll_rate
   018B E0                 2328 	movx	a,@dptr
   018C FA                 2329 	mov	r2,a
   018D 90 22 B7           2330 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   0190 EA                 2331 	mov	a,r2
   0191 F0                 2332 	movx	@dptr,a
                           2333 ;	../../shared/src/spd_ctrl.c:106: reg_MCU_DEBUG4_LANE_7_0 = max_gen;
   0192 90 63 00           2334 	mov	dptr,#_max_gen
   0195 E0                 2335 	movx	a,@dptr
   0196 FB                 2336 	mov	r3,a
   0197 90 22 B8           2337 	mov	dptr,#_MCU_DEBUG1_LANE
   019A EB                 2338 	mov	a,r3
   019B F0                 2339 	movx	@dptr,a
                           2340 ;	../../shared/src/spd_ctrl.c:107: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   019C A2*00              2341 	mov	c,_ring_pll_enabled
   019E E4                 2342 	clr	a
   019F 33                 2343 	rlc	a
   01A0 FB                 2344 	mov	r3,a
   01A1 90 22 B9           2345 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   01A4 EB                 2346 	mov	a,r3
   01A5 F0                 2347 	movx	@dptr,a
                           2348 ;	../../shared/src/spd_ctrl.c:108: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   01A6 A2*00              2349 	mov	c,_use_ring_pll
   01A8 E4                 2350 	clr	a
   01A9 33                 2351 	rlc	a
   01AA FB                 2352 	mov	r3,a
   01AB 90 22 BA           2353 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   01AE EB                 2354 	mov	a,r3
   01AF F0                 2355 	movx	@dptr,a
                           2356 ;	../../shared/src/spd_ctrl.c:109: reg_MCU_DEBUG7_LANE_7_0 = tx_pll_rate;
   01B0 A2*00              2357 	mov	c,_tx_pll_rate
   01B2 E4                 2358 	clr	a
   01B3 33                 2359 	rlc	a
   01B4 FB                 2360 	mov	r3,a
   01B5 90 22 BB           2361 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0003)
   01B8 EB                 2362 	mov	a,r3
   01B9 F0                 2363 	movx	@dptr,a
                           2364 ;	../../shared/src/spd_ctrl.c:110: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   01BA 90s00r00           2365 	mov	dptr,#_ring_lane_sel
   01BD E0                 2366 	movx	a,@dptr
   01BE FB                 2367 	mov	r3,a
   01BF 90 22 BC           2368 	mov	dptr,#_MCU_DEBUG2_LANE
   01C2 EB                 2369 	mov	a,r3
   01C3 F0                 2370 	movx	@dptr,a
                           2371 ;	../../shared/src/spd_ctrl.c:111: reg_MCU_DEBUG9_LANE_7_0 = serdes_ring_lane_en;
   01C4 90s00r00           2372 	mov	dptr,#_serdes_ring_lane_en
   01C7 E0                 2373 	movx	a,@dptr
   01C8 FB                 2374 	mov	r3,a
   01C9 90 22 BD           2375 	mov	dptr,#(_MCU_DEBUG2_LANE + 0x0001)
   01CC EB                 2376 	mov	a,r3
   01CD F0                 2377 	movx	@dptr,a
                           2378 ;	../../shared/src/spd_ctrl.c:112: reg_MCU_DEBUGA_LANE_7_0 = master_mcu;
   01CE 90 E6 50           2379 	mov	dptr,#_MCU_CONFIG
   01D1 E0                 2380 	movx	a,@dptr
   01D2 FB                 2381 	mov	r3,a
   01D3 90 22 BE           2382 	mov	dptr,#(_MCU_DEBUG2_LANE + 0x0002)
   01D6 EB                 2383 	mov	a,r3
   01D7 F0                 2384 	movx	@dptr,a
                           2385 ;	../../shared/src/spd_ctrl.c:115: if (mcuid == master_mcu) {
   01D8 90 22 00           2386 	mov	dptr,#_MCU_CONTROL_LANE
   01DB E0                 2387 	movx	a,@dptr
   01DC FB                 2388 	mov	r3,a
   01DD 90 E6 50           2389 	mov	dptr,#_MCU_CONFIG
   01E0 E0                 2390 	movx	a,@dptr
   01E1 FC                 2391 	mov	r4,a
   01E2 EB                 2392 	mov	a,r3
   01E3 B5 04 63           2393 	cjne	a,ar4,00129$
                           2394 ;	../../shared/src/spd_ctrl.c:139: if((!ring_pll_enabled && !no_pllspdchg ) ||
   01E6 20*00 03           2395 	jb	_ring_pll_enabled,00125$
   01E9 30*00 18           2396 	jnb	_no_pllspdchg,00120$
   01EC                    2397 00125$:
                           2398 ;	../../shared/src/spd_ctrl.c:140: (phy_mode==PCIE && !use_ring_pll && gen_pll_rate!=pre_lcpll_rate)) {
   01EC 90 A3 16           2399 	mov	dptr,#(_SYSTEM + 0x0002)
   01EF E0                 2400 	movx	a,@dptr
   01F0 54 07              2401 	anl	a,#0x07
   01F2 FB                 2402 	mov	r3,a
   01F3 BB 03 43           2403 	cjne	r3,#0x03,00121$
   01F6 20*00 40           2404 	jb	_use_ring_pll,00121$
   01F9 90s00r00           2405 	mov	dptr,#_pre_lcpll_rate
   01FC E0                 2406 	movx	a,@dptr
   01FD FB                 2407 	mov	r3,a
   01FE EA                 2408 	mov	a,r2
   01FF B5 03 02           2409 	cjne	a,ar3,00227$
   0202 80 35              2410 	sjmp	00121$
   0204                    2411 00227$:
   0204                    2412 00120$:
                           2413 ;	../../shared/src/spd_ctrl.c:142: if (phy_mode==PCIE)
   0204 90 A3 16           2414 	mov	dptr,#(_SYSTEM + 0x0002)
   0207 E0                 2415 	movx	a,@dptr
   0208 54 07              2416 	anl	a,#0x07
   020A FB                 2417 	mov	r3,a
   020B BB 03 07           2418 	cjne	r3,#0x03,00115$
                           2419 ;	../../shared/src/spd_ctrl.c:145: loadspeedtbl_pll(gen_pll_rate);
   020E 8A 82              2420 	mov	dpl,r2
   0210 12s03rD5           2421 	lcall	_loadspeedtbl_pll
   0213 80 09              2422 	sjmp	00116$
   0215                    2423 00115$:
                           2424 ;	../../shared/src/spd_ctrl.c:148: loadspeedtbl_pll(tx_pll_rate);
   0215 A2*00              2425 	mov	c,_tx_pll_rate
   0217 E4                 2426 	clr	a
   0218 33                 2427 	rlc	a
   0219 F5 82              2428 	mov	dpl,a
   021B 12s03rD5           2429 	lcall	_loadspeedtbl_pll
   021E                    2430 00116$:
                           2431 ;	../../shared/src/spd_ctrl.c:150: if(slave_phy_on) {
   021E 90s00r00           2432 	mov	dptr,#_slave_phy_on
   0221 E0                 2433 	movx	a,@dptr
   0222 FA                 2434 	mov	r2,a
   0223 60 0B              2435 	jz	00118$
                           2436 ;	../../shared/src/spd_ctrl.c:152: pll_clk_ready_1();
   0225 78r00              2437 	mov	r0,#_pll_clk_ready_1
   0227 79s00              2438 	mov	r1,#(_pll_clk_ready_1 >> 8)
   0229 7As00              2439 	mov	r2,#(_pll_clk_ready_1 >> 16)
   022B 12s00r00           2440 	lcall	__sdcc_banked_call
   022E 80 09              2441 	sjmp	00121$
   0230                    2442 00118$:
                           2443 ;	../../shared/src/spd_ctrl.c:155: spdchg_pll_fast_cal();
   0230 78r00              2444 	mov	r0,#_spdchg_pll_fast_cal
   0232 79s00              2445 	mov	r1,#(_spdchg_pll_fast_cal >> 8)
   0234 7As00              2446 	mov	r2,#(_spdchg_pll_fast_cal >> 16)
   0236 12s00r00           2447 	lcall	__sdcc_banked_call
   0239                    2448 00121$:
                           2449 ;	../../shared/src/spd_ctrl.c:159: if(reg_ANA_PLL_CLK_READY==0) pll_clk_ready_1();
   0239 90 A3 4F           2450 	mov	dptr,#(_PM_CMN_REG2 + 0x0003)
   023C E0                 2451 	movx	a,@dptr
   023D 20 E0 09           2452 	jb	acc.0,00129$
   0240 78r00              2453 	mov	r0,#_pll_clk_ready_1
   0242 79s00              2454 	mov	r1,#(_pll_clk_ready_1 >> 8)
   0244 7As00              2455 	mov	r2,#(_pll_clk_ready_1 >> 16)
   0246 12s00r00           2456 	lcall	__sdcc_banked_call
   0249                    2457 00129$:
                           2458 ;	../../shared/src/spd_ctrl.c:162: if( ring_lane_sel )
   0249 90s00r00           2459 	mov	dptr,#_ring_lane_sel
   024C E0                 2460 	movx	a,@dptr
   024D FA                 2461 	mov	r2,a
   024E 60 54              2462 	jz	00141$
                           2463 ;	../../shared/src/spd_ctrl.c:177: if( !lc_pll_used || (phy_mode==PCIE && use_ring_pll && gen_pll_rate!=pre_ringpll_rate) ) { 
   0250 30*00 1D           2464 	jnb	_lc_pll_used,00133$
   0253 90 A3 16           2465 	mov	dptr,#(_SYSTEM + 0x0002)
   0256 E0                 2466 	movx	a,@dptr
   0257 54 07              2467 	anl	a,#0x07
   0259 FA                 2468 	mov	r2,a
   025A BA 03 37           2469 	cjne	r2,#0x03,00134$
   025D 30*00 34           2470 	jnb	_use_ring_pll,00134$
   0260 90s00r00           2471 	mov	dptr,#_gen_pll_rate
   0263 E0                 2472 	movx	a,@dptr
   0264 FA                 2473 	mov	r2,a
   0265 90s00r00           2474 	mov	dptr,#_pre_ringpll_rate
   0268 E0                 2475 	movx	a,@dptr
   0269 FB                 2476 	mov	r3,a
   026A EA                 2477 	mov	a,r2
   026B B5 03 02           2478 	cjne	a,ar3,00237$
   026E 80 24              2479 	sjmp	00134$
   0270                    2480 00237$:
   0270                    2481 00133$:
                           2482 ;	../../shared/src/spd_ctrl.c:178: loadspeedtbl_ringpll(tx_pll_rate);
   0270 A2*00              2483 	mov	c,_tx_pll_rate
   0272 E4                 2484 	clr	a
   0273 33                 2485 	rlc	a
   0274 F5 82              2486 	mov	dpl,a
   0276 12s07rA8           2487 	lcall	_loadspeedtbl_ringpll
                           2488 ;	../../shared/src/spd_ctrl.c:180: if(slave_phy_on) {
   0279 90s00r00           2489 	mov	dptr,#_slave_phy_on
   027C E0                 2490 	movx	a,@dptr
   027D FA                 2491 	mov	r2,a
   027E 60 0B              2492 	jz	00131$
                           2493 ;	../../shared/src/spd_ctrl.c:182: pll_clk_ready_ring_1();
   0280 78r00              2494 	mov	r0,#_pll_clk_ready_ring_1
   0282 79s00              2495 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   0284 7As00              2496 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   0286 12s00r00           2497 	lcall	__sdcc_banked_call
   0289 80 09              2498 	sjmp	00134$
   028B                    2499 00131$:
                           2500 ;	../../shared/src/spd_ctrl.c:186: ring_pll_fast_cal();
   028B 78r00              2501 	mov	r0,#_ring_pll_fast_cal
   028D 79s00              2502 	mov	r1,#(_ring_pll_fast_cal >> 8)
   028F 7As00              2503 	mov	r2,#(_ring_pll_fast_cal >> 16)
   0291 12s00r00           2504 	lcall	__sdcc_banked_call
   0294                    2505 00134$:
                           2506 ;	../../shared/src/spd_ctrl.c:193: if(reg_ANA_PLL_CLK_READY_RING==0) pll_clk_ready_ring_1();
   0294 90 A3 4E           2507 	mov	dptr,#(_PM_CMN_REG2 + 0x0002)
   0297 E0                 2508 	movx	a,@dptr
   0298 20 E5 09           2509 	jb	acc.5,00141$
   029B 78r00              2510 	mov	r0,#_pll_clk_ready_ring_1
   029D 79s00              2511 	mov	r1,#(_pll_clk_ready_ring_1 >> 8)
   029F 7As00              2512 	mov	r2,#(_pll_clk_ready_ring_1 >> 16)
   02A1 12s00r00           2513 	lcall	__sdcc_banked_call
   02A4                    2514 00141$:
                           2515 ;	../../shared/src/spd_ctrl.c:197: if(serdes_ring_lane_en==0)
   02A4 90s00r00           2516 	mov	dptr,#_serdes_ring_lane_en
   02A7 E0                 2517 	movx	a,@dptr
   02A8 FA                 2518 	mov	r2,a
   02A9 70 09              2519 	jnz	00143$
                           2520 ;	../../shared/src/spd_ctrl.c:198: check_pll_clk_ready();
   02AB 78r00              2521 	mov	r0,#_check_pll_clk_ready
   02AD 79s00              2522 	mov	r1,#(_check_pll_clk_ready >> 8)
   02AF 7As00              2523 	mov	r2,#(_check_pll_clk_ready >> 16)
   02B1 12s00r00           2524 	lcall	__sdcc_banked_call
   02B4                    2525 00143$:
                           2526 ;	../../shared/src/spd_ctrl.c:204: if(!force_exit_cal)
   02B4 20*00 09           2527 	jb	_force_exit_cal,00150$
                           2528 ;	../../shared/src/spd_ctrl.c:205: load_cal_data_all();
   02B7 78r00              2529 	mov	r0,#_load_cal_data_all
   02B9 79s00              2530 	mov	r1,#(_load_cal_data_all >> 8)
   02BB 7As00              2531 	mov	r2,#(_load_cal_data_all >> 16)
   02BD 12s00r00           2532 	lcall	__sdcc_banked_call
   02C0                    2533 00150$:
                           2534 ;	../../shared/src/spd_ctrl.c:217: restore_train();
   02C0 12s00r00           2535 	lcall	_restore_train
                           2536 ;	../../shared/src/spd_ctrl.c:219: DTL_DTX_DFE_clkoff_reset_0();
   02C3 78r00              2537 	mov	r0,#_DTL_DTX_DFE_clkoff_reset_0
   02C5 79s00              2538 	mov	r1,#(_DTL_DTX_DFE_clkoff_reset_0 >> 8)
   02C7 7As00              2539 	mov	r2,#(_DTL_DTX_DFE_clkoff_reset_0 >> 16)
   02C9 12s00r00           2540 	lcall	__sdcc_banked_call
                           2541 ;	../../shared/src/spd_ctrl.c:221: if(phy_mode!=SATA) 
   02CC 90 A3 16           2542 	mov	dptr,#(_SYSTEM + 0x0002)
   02CF E0                 2543 	movx	a,@dptr
   02D0 54 07              2544 	anl	a,#0x07
   02D2 60 0C              2545 	jz	00154$
                           2546 ;	../../shared/src/spd_ctrl.c:222: delay01(90);
   02D4 90 00 5A           2547 	mov	dptr,#0x005A
   02D7 78r00              2548 	mov	r0,#_delay01
   02D9 79s00              2549 	mov	r1,#(_delay01 >> 8)
   02DB 7As00              2550 	mov	r2,#(_delay01 >> 16)
   02DD 12s00r00           2551 	lcall	__sdcc_banked_call
   02E0                    2552 00154$:
                           2553 ;	../../shared/src/spd_ctrl.c:224: lnx_EOM_ALIGN_CAL_DONE_LANE = 0; //moved eom_align_cal to inside train
   02E0 90 60 01           2554 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0001)
   02E3 E0                 2555 	movx	a,@dptr
   02E4 54 FB              2556 	anl	a,#0xfb
   02E6 F0                 2557 	movx	@dptr,a
                           2558 ;	../../shared/src/spd_ctrl.c:228: reg_RST_FRAME_SYNC_DET_CLK_LANE = 1;
   02E7 90 21 1F           2559 	mov	dptr,#(_CLKGEN_RX_LANE_REG1_LANE + 0x0003)
   02EA E0                 2560 	movx	a,@dptr
   02EB 44 04              2561 	orl	a,#0x04
   02ED F0                 2562 	movx	@dptr,a
                           2563 ;	../../shared/src/spd_ctrl.c:229: delay01(10);
   02EE 90 00 0A           2564 	mov	dptr,#0x000A
   02F1 78r00              2565 	mov	r0,#_delay01
   02F3 79s00              2566 	mov	r1,#(_delay01 >> 8)
   02F5 7As00              2567 	mov	r2,#(_delay01 >> 16)
   02F7 12s00r00           2568 	lcall	__sdcc_banked_call
                           2569 ;	../../shared/src/spd_ctrl.c:230: reg_RST_FRAME_SYNC_DET_CLK_LANE = 0;
   02FA 90 21 1F           2570 	mov	dptr,#(_CLKGEN_RX_LANE_REG1_LANE + 0x0003)
   02FD E0                 2571 	movx	a,@dptr
   02FE 54 FB              2572 	anl	a,#0xfb
   0300 F0                 2573 	movx	@dptr,a
                           2574 ;	../../shared/src/spd_ctrl.c:232: PHY_STATUS_INT = IDLE;
   0301 90 22 38           2575 	mov	dptr,#_MCU_STATUS2_LANE
   0304 E4                 2576 	clr	a
   0305 F0                 2577 	movx	@dptr,a
                           2578 ;	../../shared/src/spd_ctrl.c:233: pre_gen_pll_rate = gen_pll_rate;
   0306 90s00r00           2579 	mov	dptr,#_gen_pll_rate
   0309 E0                 2580 	movx	a,@dptr
   030A 90s00r00           2581 	mov	dptr,#_pre_gen_pll_rate
   030D F0                 2582 	movx	@dptr,a
                           2583 ;	../../shared/src/spd_ctrl.c:234: rxinit_4_spdchg_en = 1;
   030E 90s00r00           2584 	mov	dptr,#_rxinit_4_spdchg_en
   0311 74 01              2585 	mov	a,#0x01
   0313 F0                 2586 	movx	@dptr,a
                           2587 ;	../../shared/src/spd_ctrl.c:243: delay01(5); //TXCLK need more time 0.5sec even in bypassed delay
   0314 90 00 05           2588 	mov	dptr,#0x0005
   0317 78r00              2589 	mov	r0,#_delay01
   0319 79s00              2590 	mov	r1,#(_delay01 >> 8)
   031B 7As00              2591 	mov	r2,#(_delay01 >> 16)
   031D 12s00r00           2592 	lcall	__sdcc_banked_call
                           2593 ;	../../shared/src/spd_ctrl.c:245: reg_PIN_PLL_READY_RX_LANE = 1;
   0320 90 21 02           2594 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0323 E0                 2595 	movx	a,@dptr
   0324 44 40              2596 	orl	a,#0x40
   0326 F0                 2597 	movx	@dptr,a
                           2598 ;	../../shared/src/spd_ctrl.c:246: reg_PIN_PLL_READY_TX_LANE = 1;
   0327 90 20 02           2599 	mov	dptr,#(_PM_CTRL_TX_LANE_REG1_LANE + 0x0002)
   032A E0                 2600 	movx	a,@dptr
   032B 44 04              2601 	orl	a,#0x04
   032D F0                 2602 	movx	@dptr,a
                           2603 ;	../../shared/src/spd_ctrl.c:248: if(cmx_AUTO_RX_INIT_EN == 0)
   032E 90 E6 2E           2604 	mov	dptr,#(_CONTROL_CONFIG8 + 0x0002)
   0331 E0                 2605 	movx	a,@dptr
   0332 20 E0 07           2606 	jb	acc.0,00156$
                           2607 ;	../../shared/src/spd_ctrl.c:249: PHY_STATUS = ST_PLLREADY; 
   0335 90 22 30           2608 	mov	dptr,#_MCU_STATUS0_LANE
   0338 74 27              2609 	mov	a,#0x27
   033A F0                 2610 	movx	@dptr,a
   033B 22                 2611 	ret
   033C                    2612 00156$:
                           2613 ;	../../shared/src/spd_ctrl.c:251: PHY_STATUS = ST_DTL;
   033C 90 22 30           2614 	mov	dptr,#_MCU_STATUS0_LANE
   033F 74 2C              2615 	mov	a,#0x2C
   0341 F0                 2616 	movx	@dptr,a
   0342 22                 2617 	ret
                           2618 ;------------------------------------------------------------
                           2619 ;Allocation info for local variables in function 'sata_speedchange'
                           2620 ;------------------------------------------------------------
                           2621 ;------------------------------------------------------------
                           2622 ;	../../shared/src/spd_ctrl.c:255: void sata_speedchange(void) {
                           2623 ;	-----------------------------------------
                           2624 ;	 function sata_speedchange
                           2625 ;	-----------------------------------------
   0343                    2626 _sata_speedchange:
                           2627 ;	../../shared/src/spd_ctrl.c:258: reg_DTL_CLK_OFF_LANE= 1; 
   0343 90 21 02           2628 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0346 E0                 2629 	movx	a,@dptr
   0347 44 10              2630 	orl	a,#0x10
   0349 F0                 2631 	movx	@dptr,a
                           2632 ;	../../shared/src/spd_ctrl.c:259: reg_DFE_CLK_OFF_LANE = 1; 
   034A 90 24 10           2633 	mov	dptr,#_RX_EQ_CLK_CTRL
   034D E0                 2634 	movx	a,@dptr
   034E 44 01              2635 	orl	a,#0x01
   0350 F0                 2636 	movx	@dptr,a
                           2637 ;	../../shared/src/spd_ctrl.c:260: reg_RESET_DTL_LANE = 1;
   0351 90 21 02           2638 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   0354 E0                 2639 	movx	a,@dptr
   0355 44 20              2640 	orl	a,#0x20
   0357 F0                 2641 	movx	@dptr,a
                           2642 ;	../../shared/src/spd_ctrl.c:261: CKCON = 0x07 ;  //MCU WAIT time the slowest
   0358 75 8E 07           2643 	mov	_CKCON,#0x07
                           2644 ;	../../shared/src/spd_ctrl.c:262: reg_RESET_DFE_LANE = 1;
   035B 90 24 10           2645 	mov	dptr,#_RX_EQ_CLK_CTRL
   035E E0                 2646 	movx	a,@dptr
   035F 44 04              2647 	orl	a,#0x04
   0361 F0                 2648 	movx	@dptr,a
                           2649 ;	../../shared/src/spd_ctrl.c:263: CKCON = 0x00 ; //MCU WAIT time setting back to normal.
   0362 75 8E 00           2650 	mov	_CKCON,#0x00
                           2651 ;	../../shared/src/spd_ctrl.c:266: loadspeedtbl_gen();
   0365 12s0Dr90           2652 	lcall	_loadspeedtbl_gen
                           2653 ;	../../shared/src/spd_ctrl.c:269: reg_TXDCCCAL_PDIV_CNT_LANE_5_0 = lnx_cal_txdcc_pdiv[PWR + cmx_TXDCC_PDIV_CAL_CONT_CUR_LOAD_EN][tx_pll_rate];  
   0368 90 E6 32           2654 	mov	dptr,#(_CONTROL_CONFIG9 + 0x0002)
   036B E0                 2655 	movx	a,@dptr
   036C 23                 2656 	rl	a
   036D 23                 2657 	rl	a
   036E 54 01              2658 	anl	a,#0x01
   0370 25 E0              2659 	add	a,acc
   0372 24 D4              2660 	add	a,#_lnx_cal_txdcc_pdiv
   0374 FA                 2661 	mov	r2,a
   0375 E4                 2662 	clr	a
   0376 34 65              2663 	addc	a,#(_lnx_cal_txdcc_pdiv >> 8)
   0378 FB                 2664 	mov	r3,a
   0379 A2*00              2665 	mov	c,_tx_pll_rate
   037B E4                 2666 	clr	a
   037C 33                 2667 	rlc	a
   037D 2A                 2668 	add	a,r2
   037E F5 82              2669 	mov	dpl,a
   0380 E4                 2670 	clr	a
   0381 3B                 2671 	addc	a,r3
   0382 F5 83              2672 	mov	dph,a
   0384 E0                 2673 	movx	a,@dptr
   0385 90 02 5C           2674 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_151
   0388 25 E0              2675 	add	a,acc
   038A 25 E0              2676 	add	a,acc
   038C 54 FC              2677 	anl	a,#0xfc
   038E F5 F0              2678 	mov	b,a
   0390 E0                 2679 	movx	a,@dptr
   0391 54 03              2680 	anl	a,#0x03
   0393 45 F0              2681 	orl	a,b
   0395 F0                 2682 	movx	@dptr,a
                           2683 ;	../../shared/src/spd_ctrl.c:270: reg_TRXDCC_CAL_CLK100KHZ_LANE = 1;
   0396 90 02 20           2684 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   0399 E0                 2685 	movx	a,@dptr
   039A 44 01              2686 	orl	a,#0x01
   039C F0                 2687 	movx	@dptr,a
                           2688 ;	../../shared/src/spd_ctrl.c:271: txdcc_pdiv_step_cnt = TXDCC_PDIV_CAL_STEP_SIZE;    //when speed change, restore the fracition code to middle
   039D 90 E6 3E           2689 	mov	dptr,#(_CON_CAL_STEP_SIZE3 + 0x0002)
   03A0 E0                 2690 	movx	a,@dptr
   03A1 90s00r00           2691 	mov	dptr,#_txdcc_pdiv_step_cnt
   03A4 F0                 2692 	movx	@dptr,a
                           2693 ;	../../shared/src/spd_ctrl.c:272: reg_TRXDCC_CAL_CLK100KHZ_LANE = 0;
   03A5 90 02 20           2694 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_136
   03A8 E0                 2695 	movx	a,@dptr
   03A9 54 FE              2696 	anl	a,#0xfe
   03AB F0                 2697 	movx	@dptr,a
                           2698 ;	../../shared/src/spd_ctrl.c:279: reg_DTL_CLK_OFF_LANE= 0; 
   03AC 90 21 02           2699 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   03AF E0                 2700 	movx	a,@dptr
   03B0 54 EF              2701 	anl	a,#0xef
   03B2 F0                 2702 	movx	@dptr,a
                           2703 ;	../../shared/src/spd_ctrl.c:280: reg_DFE_CLK_OFF_LANE = 0;
   03B3 90 24 10           2704 	mov	dptr,#_RX_EQ_CLK_CTRL
   03B6 E0                 2705 	movx	a,@dptr
   03B7 54 FE              2706 	anl	a,#0xfe
   03B9 F0                 2707 	movx	@dptr,a
                           2708 ;	../../shared/src/spd_ctrl.c:281: delay01(5);
   03BA 90 00 05           2709 	mov	dptr,#0x0005
   03BD 78r00              2710 	mov	r0,#_delay01
   03BF 79s00              2711 	mov	r1,#(_delay01 >> 8)
   03C1 7As00              2712 	mov	r2,#(_delay01 >> 16)
   03C3 12s00r00           2713 	lcall	__sdcc_banked_call
                           2714 ;	../../shared/src/spd_ctrl.c:282: reg_RESET_DTL_LANE = 0;
   03C6 90 21 02           2715 	mov	dptr,#(_PM_CTRL_RX_LANE_REG1_LANE + 0x0002)
   03C9 E0                 2716 	movx	a,@dptr
   03CA 54 DF              2717 	anl	a,#0xdf
   03CC F0                 2718 	movx	@dptr,a
                           2719 ;	../../shared/src/spd_ctrl.c:283: reg_RESET_DFE_LANE = 0;
   03CD 90 24 10           2720 	mov	dptr,#_RX_EQ_CLK_CTRL
   03D0 E0                 2721 	movx	a,@dptr
   03D1 54 FB              2722 	anl	a,#0xfb
   03D3 F0                 2723 	movx	@dptr,a
   03D4 22                 2724 	ret
                           2725 ;------------------------------------------------------------
                           2726 ;Allocation info for local variables in function 'loadspeedtbl_pll'
                           2727 ;------------------------------------------------------------
                           2728 ;rate                      Allocated to registers r2 
                           2729 ;temp                      Allocated to stack - offset 1
                           2730 ;fbck                      Allocated to registers r3 
                           2731 ;rate_no                   Allocated to registers r5 
                           2732 ;------------------------------------------------------------
                           2733 ;	../../shared/src/spd_ctrl.c:287: void loadspeedtbl_pll(uint8_t rate) {
                           2734 ;	-----------------------------------------
                           2735 ;	 function loadspeedtbl_pll
                           2736 ;	-----------------------------------------
   03D5                    2737 _loadspeedtbl_pll:
   03D5 C0*00              2738 	push	_bp
   03D7 85 81*00           2739 	mov	_bp,sp
   03DA 05 81              2740 	inc	sp
   03DC 05 81              2741 	inc	sp
   03DE AA 82              2742 	mov	r2,dpl
                           2743 ;	../../shared/src/spd_ctrl.c:291: fbck = fbck_sel;
   03E0 90 A3 19           2744 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   03E3 E0                 2745 	movx	a,@dptr
   03E4 03                 2746 	rr	a
   03E5 54 01              2747 	anl	a,#0x01
   03E7 FB                 2748 	mov	r3,a
                           2749 ;	../../shared/src/spd_ctrl.c:293: reg_MCU_DEBUG0_LANE_7_0 = 0x35;
   03E8 90 22 B4           2750 	mov	dptr,#_MCU_DEBUG0_LANE
   03EB 74 35              2751 	mov	a,#0x35
   03ED F0                 2752 	movx	@dptr,a
                           2753 ;	../../shared/src/spd_ctrl.c:295: if(phy_mode==SERDES)
   03EE 90 A3 16           2754 	mov	dptr,#(_SYSTEM + 0x0002)
   03F1 E0                 2755 	movx	a,@dptr
   03F2 54 07              2756 	anl	a,#0x07
   03F4 FC                 2757 	mov	r4,a
   03F5 BC 04 05           2758 	cjne	r4,#0x04,00102$
                           2759 ;	../../shared/src/spd_ctrl.c:302: rate = gen_pll_rate;
   03F8 90s00r00           2760 	mov	dptr,#_gen_pll_rate
   03FB E0                 2761 	movx	a,@dptr
   03FC FA                 2762 	mov	r2,a
   03FD                    2763 00102$:
                           2764 ;	../../shared/src/spd_ctrl.c:304: rate_no				= lc_speedtable[fbck][rate][spdoft_pll_rate_sel];
   03FD EB                 2765 	mov	a,r3
   03FE 75 F0 E0           2766 	mov	b,#0xE0
   0401 A4                 2767 	mul	ab
   0402 FB                 2768 	mov	r3,a
   0403 AC F0              2769 	mov	r4,b
   0405 8B 05              2770 	mov	ar5,r3
   0407 74 E0              2771 	mov	a,#(_lc_speedtable >> 8)
   0409 2C                 2772 	add	a,r4
   040A FE                 2773 	mov	r6,a
   040B EA                 2774 	mov	a,r2
   040C C4                 2775 	swap	a
   040D 23                 2776 	rl	a
   040E 54 E0              2777 	anl	a,#0xe0
   0410 FA                 2778 	mov	r2,a
   0411 2D                 2779 	add	a,r5
   0412 FD                 2780 	mov	r5,a
   0413 E4                 2781 	clr	a
   0414 3E                 2782 	addc	a,r6
   0415 FE                 2783 	mov	r6,a
   0416 8D 82              2784 	mov	dpl,r5
   0418 8E 83              2785 	mov	dph,r6
   041A A3                 2786 	inc	dptr
   041B E0                 2787 	movx	a,@dptr
   041C FD                 2788 	mov	r5,a
                           2789 ;	../../shared/src/spd_ctrl.c:305: if(rate_no>1 || phy_mode==SERDES) rate_no = 0;
   041D 74 01              2790 	mov	a,#0x01
   041F B5 05 00           2791 	cjne	a,ar5,00126$
   0422                    2792 00126$:
   0422 40 0A              2793 	jc	00103$
   0424 90 A3 16           2794 	mov	dptr,#(_SYSTEM + 0x0002)
   0427 E0                 2795 	movx	a,@dptr
   0428 54 07              2796 	anl	a,#0x07
   042A FE                 2797 	mov	r6,a
   042B BE 04 02           2798 	cjne	r6,#0x04,00104$
   042E                    2799 00103$:
   042E 7D 00              2800 	mov	r5,#0x00
   0430                    2801 00104$:
                           2802 ;	../../shared/src/spd_ctrl.c:306: PLL_RATE_SEL = rate_no;
   0430 90 E6 1E           2803 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   0433 ED                 2804 	mov	a,r5
   0434 F0                 2805 	movx	@dptr,a
                           2806 ;	../../shared/src/spd_ctrl.c:308: reg_PLL_REG_SEL_2_0		= lc_speedtable[fbck][rate][spdoft_pll_reg_sel];
   0435 8B 05              2807 	mov	ar5,r3
   0437 74 E0              2808 	mov	a,#(_lc_speedtable >> 8)
   0439 2C                 2809 	add	a,r4
   043A FE                 2810 	mov	r6,a
   043B EA                 2811 	mov	a,r2
   043C 2D                 2812 	add	a,r5
   043D F5 82              2813 	mov	dpl,a
   043F E4                 2814 	clr	a
   0440 3E                 2815 	addc	a,r6
   0441 F5 83              2816 	mov	dph,a
   0443 E0                 2817 	movx	a,@dptr
   0444 90 82 DC           2818 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_183
   0447 C4                 2819 	swap	a
   0448 54 70              2820 	anl	a,#(0xf0&0x70)
   044A F5 F0              2821 	mov	b,a
   044C E0                 2822 	movx	a,@dptr
   044D 54 8F              2823 	anl	a,#0x8f
   044F 45 F0              2824 	orl	a,b
   0451 F0                 2825 	movx	@dptr,a
                           2826 ;	../../shared/src/spd_ctrl.c:309: reg_FBDIV_7_0 			= lc_speedtable[fbck][rate][spdoft_fbdiv];
   0452 8B 05              2827 	mov	ar5,r3
   0454 74 E0              2828 	mov	a,#(_lc_speedtable >> 8)
   0456 2C                 2829 	add	a,r4
   0457 FE                 2830 	mov	r6,a
   0458 EA                 2831 	mov	a,r2
   0459 2D                 2832 	add	a,r5
   045A FD                 2833 	mov	r5,a
   045B E4                 2834 	clr	a
   045C 3E                 2835 	addc	a,r6
   045D FE                 2836 	mov	r6,a
   045E 8D 82              2837 	mov	dpl,r5
   0460 8E 83              2838 	mov	dph,r6
   0462 A3                 2839 	inc	dptr
   0463 A3                 2840 	inc	dptr
   0464 E0                 2841 	movx	a,@dptr
   0465 90 82 A4           2842 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_169
   0468 F0                 2843 	movx	@dptr,a
                           2844 ;	../../shared/src/spd_ctrl.c:310: reg_FBDIV_9_8			= lc_speedtable[fbck][rate][spdoft_fbdiv+1];
   0469 8B 05              2845 	mov	ar5,r3
   046B 74 E0              2846 	mov	a,#(_lc_speedtable >> 8)
   046D 2C                 2847 	add	a,r4
   046E FE                 2848 	mov	r6,a
   046F EA                 2849 	mov	a,r2
   0470 2D                 2850 	add	a,r5
   0471 FD                 2851 	mov	r5,a
   0472 E4                 2852 	clr	a
   0473 3E                 2853 	addc	a,r6
   0474 FE                 2854 	mov	r6,a
   0475 8D 82              2855 	mov	dpl,r5
   0477 8E 83              2856 	mov	dph,r6
   0479 A3                 2857 	inc	dptr
   047A A3                 2858 	inc	dptr
   047B A3                 2859 	inc	dptr
   047C E0                 2860 	movx	a,@dptr
   047D 90 82 A0           2861 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_168
   0480 C4                 2862 	swap	a
   0481 54 30              2863 	anl	a,#(0xf0&0x30)
   0483 F5 F0              2864 	mov	b,a
   0485 E0                 2865 	movx	a,@dptr
   0486 54 CF              2866 	anl	a,#0xcf
   0488 45 F0              2867 	orl	a,b
   048A F0                 2868 	movx	@dptr,a
                           2869 ;	../../shared/src/spd_ctrl.c:311: reg_REFDIV_3_0 			= lc_speedtable[fbck][rate][spdoft_refdiv];
   048B 8B 05              2870 	mov	ar5,r3
   048D 74 E0              2871 	mov	a,#(_lc_speedtable >> 8)
   048F 2C                 2872 	add	a,r4
   0490 FE                 2873 	mov	r6,a
   0491 EA                 2874 	mov	a,r2
   0492 2D                 2875 	add	a,r5
   0493 FD                 2876 	mov	r5,a
   0494 E4                 2877 	clr	a
   0495 3E                 2878 	addc	a,r6
   0496 FE                 2879 	mov	r6,a
   0497 74 06              2880 	mov	a,#0x06
   0499 2D                 2881 	add	a,r5
   049A F5 82              2882 	mov	dpl,a
   049C E4                 2883 	clr	a
   049D 3E                 2884 	addc	a,r6
   049E F5 83              2885 	mov	dph,a
   04A0 E0                 2886 	movx	a,@dptr
   04A1 90 82 A8           2887 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   04A4 C4                 2888 	swap	a
   04A5 54 F0              2889 	anl	a,#(0xf0&0xf0)
   04A7 F5 F0              2890 	mov	b,a
   04A9 E0                 2891 	movx	a,@dptr
   04AA 54 0F              2892 	anl	a,#0x0f
   04AC 45 F0              2893 	orl	a,b
   04AE F0                 2894 	movx	@dptr,a
                           2895 ;	../../shared/src/spd_ctrl.c:312: reg_VIND_BAND_SEL 		= lc_speedtable[fbck][rate][spdoft_vind_band_sel];
   04AF 8B 05              2896 	mov	ar5,r3
   04B1 74 E0              2897 	mov	a,#(_lc_speedtable >> 8)
   04B3 2C                 2898 	add	a,r4
   04B4 FE                 2899 	mov	r6,a
   04B5 EA                 2900 	mov	a,r2
   04B6 2D                 2901 	add	a,r5
   04B7 FD                 2902 	mov	r5,a
   04B8 E4                 2903 	clr	a
   04B9 3E                 2904 	addc	a,r6
   04BA FE                 2905 	mov	r6,a
   04BB 74 07              2906 	mov	a,#0x07
   04BD 2D                 2907 	add	a,r5
   04BE F5 82              2908 	mov	dpl,a
   04C0 E4                 2909 	clr	a
   04C1 3E                 2910 	addc	a,r6
   04C2 F5 83              2911 	mov	dph,a
   04C4 E0                 2912 	movx	a,@dptr
   04C5 90 82 9C           2913 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_167
   04C8 13                 2914 	rrc	a
   04C9 E0                 2915 	movx	a,@dptr
   04CA 92 E1              2916 	mov	acc.1,c
   04CC F0                 2917 	movx	@dptr,a
                           2918 ;	../../shared/src/spd_ctrl.c:313: if(reg_RING_REF_DIV_SEL==1) {
   04CD 90 82 D4           2919 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_181
   04D0 E0                 2920 	movx	a,@dptr
   04D1 23                 2921 	rl	a
   04D2 54 01              2922 	anl	a,#0x01
   04D4 FD                 2923 	mov	r5,a
   04D5 BD 01 42           2924 	cjne	r5,#0x01,00107$
                           2925 ;	../../shared/src/spd_ctrl.c:314: reg_DIV_1G_7_0 		= lc_speedtable[fbck][rate][spdoft_div_1g_fbck];
   04D8 8B 05              2926 	mov	ar5,r3
   04DA 74 E0              2927 	mov	a,#(_lc_speedtable >> 8)
   04DC 2C                 2928 	add	a,r4
   04DD FE                 2929 	mov	r6,a
   04DE EA                 2930 	mov	a,r2
   04DF 2D                 2931 	add	a,r5
   04E0 FD                 2932 	mov	r5,a
   04E1 E4                 2933 	clr	a
   04E2 3E                 2934 	addc	a,r6
   04E3 FE                 2935 	mov	r6,a
   04E4 74 0B              2936 	mov	a,#0x0B
   04E6 2D                 2937 	add	a,r5
   04E7 F5 82              2938 	mov	dpl,a
   04E9 E4                 2939 	clr	a
   04EA 3E                 2940 	addc	a,r6
   04EB F5 83              2941 	mov	dph,a
   04ED E0                 2942 	movx	a,@dptr
   04EE 90 82 E8           2943 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_186
   04F1 F0                 2944 	movx	@dptr,a
                           2945 ;	../../shared/src/spd_ctrl.c:315: reg_DIV_1G_9_8 		= lc_speedtable[fbck][rate][spdoft_div_1g_fbck+1];
   04F2 8B 05              2946 	mov	ar5,r3
   04F4 74 E0              2947 	mov	a,#(_lc_speedtable >> 8)
   04F6 2C                 2948 	add	a,r4
   04F7 FE                 2949 	mov	r6,a
   04F8 EA                 2950 	mov	a,r2
   04F9 2D                 2951 	add	a,r5
   04FA FD                 2952 	mov	r5,a
   04FB E4                 2953 	clr	a
   04FC 3E                 2954 	addc	a,r6
   04FD FE                 2955 	mov	r6,a
   04FE 74 0C              2956 	mov	a,#0x0C
   0500 2D                 2957 	add	a,r5
   0501 F5 82              2958 	mov	dpl,a
   0503 E4                 2959 	clr	a
   0504 3E                 2960 	addc	a,r6
   0505 F5 83              2961 	mov	dph,a
   0507 E0                 2962 	movx	a,@dptr
   0508 FD                 2963 	mov	r5,a
   0509 90 82 E4           2964 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_185
   050C 03                 2965 	rr	a
   050D 03                 2966 	rr	a
   050E 54 C0              2967 	anl	a,#(0xc0&0xc0)
   0510 F5 F0              2968 	mov	b,a
   0512 E0                 2969 	movx	a,@dptr
   0513 54 3F              2970 	anl	a,#0x3f
   0515 45 F0              2971 	orl	a,b
   0517 F0                 2972 	movx	@dptr,a
   0518 80 40              2973 	sjmp	00108$
   051A                    2974 00107$:
                           2975 ;	../../shared/src/spd_ctrl.c:318: reg_DIV_1G_7_0 		= lc_speedtable[fbck][rate][spdoft_div_1g];
   051A 8B 05              2976 	mov	ar5,r3
   051C 74 E0              2977 	mov	a,#(_lc_speedtable >> 8)
   051E 2C                 2978 	add	a,r4
   051F FE                 2979 	mov	r6,a
   0520 EA                 2980 	mov	a,r2
   0521 2D                 2981 	add	a,r5
   0522 FD                 2982 	mov	r5,a
   0523 E4                 2983 	clr	a
   0524 3E                 2984 	addc	a,r6
   0525 FE                 2985 	mov	r6,a
   0526 74 09              2986 	mov	a,#0x09
   0528 2D                 2987 	add	a,r5
   0529 F5 82              2988 	mov	dpl,a
   052B E4                 2989 	clr	a
   052C 3E                 2990 	addc	a,r6
   052D F5 83              2991 	mov	dph,a
   052F E0                 2992 	movx	a,@dptr
   0530 90 82 E8           2993 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_186
   0533 F0                 2994 	movx	@dptr,a
                           2995 ;	../../shared/src/spd_ctrl.c:319: reg_DIV_1G_9_8 		= lc_speedtable[fbck][rate][spdoft_div_1g+1];
   0534 8B 05              2996 	mov	ar5,r3
   0536 74 E0              2997 	mov	a,#(_lc_speedtable >> 8)
   0538 2C                 2998 	add	a,r4
   0539 FE                 2999 	mov	r6,a
   053A EA                 3000 	mov	a,r2
   053B 2D                 3001 	add	a,r5
   053C FD                 3002 	mov	r5,a
   053D E4                 3003 	clr	a
   053E 3E                 3004 	addc	a,r6
   053F FE                 3005 	mov	r6,a
   0540 74 0A              3006 	mov	a,#0x0A
   0542 2D                 3007 	add	a,r5
   0543 F5 82              3008 	mov	dpl,a
   0545 E4                 3009 	clr	a
   0546 3E                 3010 	addc	a,r6
   0547 F5 83              3011 	mov	dph,a
   0549 E0                 3012 	movx	a,@dptr
   054A FD                 3013 	mov	r5,a
   054B 90 82 E4           3014 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_185
   054E 03                 3015 	rr	a
   054F 03                 3016 	rr	a
   0550 54 C0              3017 	anl	a,#(0xc0&0xc0)
   0552 F5 F0              3018 	mov	b,a
   0554 E0                 3019 	movx	a,@dptr
   0555 54 3F              3020 	anl	a,#0x3f
   0557 45 F0              3021 	orl	a,b
   0559 F0                 3022 	movx	@dptr,a
   055A                    3023 00108$:
                           3024 ;	../../shared/src/spd_ctrl.c:321: reg_ICP_LC_4_0			= lc_speedtable[fbck][rate][spdoft_icp_lc];
   055A 8B 05              3025 	mov	ar5,r3
   055C 74 E0              3026 	mov	a,#(_lc_speedtable >> 8)
   055E 2C                 3027 	add	a,r4
   055F FE                 3028 	mov	r6,a
   0560 EA                 3029 	mov	a,r2
   0561 2D                 3030 	add	a,r5
   0562 FD                 3031 	mov	r5,a
   0563 E4                 3032 	clr	a
   0564 3E                 3033 	addc	a,r6
   0565 FE                 3034 	mov	r6,a
   0566 74 0D              3035 	mov	a,#0x0D
   0568 2D                 3036 	add	a,r5
   0569 F5 82              3037 	mov	dpl,a
   056B E4                 3038 	clr	a
   056C 3E                 3039 	addc	a,r6
   056D F5 83              3040 	mov	dph,a
   056F E0                 3041 	movx	a,@dptr
   0570 90 83 34           3042 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_205
   0573 54 1F              3043 	anl	a,#0x1f
   0575 F5 F0              3044 	mov	b,a
   0577 E0                 3045 	movx	a,@dptr
   0578 54 E0              3046 	anl	a,#0xe0
   057A 45 F0              3047 	orl	a,b
   057C F0                 3048 	movx	@dptr,a
                           3049 ;	../../shared/src/spd_ctrl.c:322: reg_PLL_LPFR_1_0		= lc_speedtable[fbck][rate][spdoft_pll_lpfr];
   057D 8B 05              3050 	mov	ar5,r3
   057F 74 E0              3051 	mov	a,#(_lc_speedtable >> 8)
   0581 2C                 3052 	add	a,r4
   0582 FE                 3053 	mov	r6,a
   0583 EA                 3054 	mov	a,r2
   0584 2D                 3055 	add	a,r5
   0585 FD                 3056 	mov	r5,a
   0586 E4                 3057 	clr	a
   0587 3E                 3058 	addc	a,r6
   0588 FE                 3059 	mov	r6,a
   0589 74 0E              3060 	mov	a,#0x0E
   058B 2D                 3061 	add	a,r5
   058C F5 82              3062 	mov	dpl,a
   058E E4                 3063 	clr	a
   058F 3E                 3064 	addc	a,r6
   0590 F5 83              3065 	mov	dph,a
   0592 E0                 3066 	movx	a,@dptr
   0593 90 82 A8           3067 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   0596 54 03              3068 	anl	a,#0x03
   0598 F5 F0              3069 	mov	b,a
   059A E0                 3070 	movx	a,@dptr
   059B 54 FC              3071 	anl	a,#0xfc
   059D 45 F0              3072 	orl	a,b
   059F F0                 3073 	movx	@dptr,a
                           3074 ;	../../shared/src/spd_ctrl.c:323: reg_PLL_LPFC_1_0		= lc_speedtable[fbck][rate][spdoft_pll_lpfc];
   05A0 8B 05              3075 	mov	ar5,r3
   05A2 74 E0              3076 	mov	a,#(_lc_speedtable >> 8)
   05A4 2C                 3077 	add	a,r4
   05A5 FE                 3078 	mov	r6,a
   05A6 EA                 3079 	mov	a,r2
   05A7 2D                 3080 	add	a,r5
   05A8 FD                 3081 	mov	r5,a
   05A9 E4                 3082 	clr	a
   05AA 3E                 3083 	addc	a,r6
   05AB FE                 3084 	mov	r6,a
   05AC 74 0F              3085 	mov	a,#0x0F
   05AE 2D                 3086 	add	a,r5
   05AF F5 82              3087 	mov	dpl,a
   05B1 E4                 3088 	clr	a
   05B2 3E                 3089 	addc	a,r6
   05B3 F5 83              3090 	mov	dph,a
   05B5 E0                 3091 	movx	a,@dptr
   05B6 90 82 A8           3092 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_170
   05B9 25 E0              3093 	add	a,acc
   05BB 25 E0              3094 	add	a,acc
   05BD 54 0C              3095 	anl	a,#0x0c
   05BF F5 F0              3096 	mov	b,a
   05C1 E0                 3097 	movx	a,@dptr
   05C2 54 F3              3098 	anl	a,#0xf3
   05C4 45 F0              3099 	orl	a,b
   05C6 F0                 3100 	movx	@dptr,a
                           3101 ;	../../shared/src/spd_ctrl.c:324: cmx_G_INTPI_LCPLL_7_0		= lc_speedtable[fbck][rate][spdoft_intpi_lcpll];
   05C7 8B 05              3102 	mov	ar5,r3
   05C9 74 E0              3103 	mov	a,#(_lc_speedtable >> 8)
   05CB 2C                 3104 	add	a,r4
   05CC FE                 3105 	mov	r6,a
   05CD EA                 3106 	mov	a,r2
   05CE 2D                 3107 	add	a,r5
   05CF FD                 3108 	mov	r5,a
   05D0 E4                 3109 	clr	a
   05D1 3E                 3110 	addc	a,r6
   05D2 FE                 3111 	mov	r6,a
   05D3 74 10              3112 	mov	a,#0x10
   05D5 2D                 3113 	add	a,r5
   05D6 F5 82              3114 	mov	dpl,a
   05D8 E4                 3115 	clr	a
   05D9 3E                 3116 	addc	a,r6
   05DA F5 83              3117 	mov	dph,a
   05DC E0                 3118 	movx	a,@dptr
                           3119 ;	../../shared/src/spd_ctrl.c:325: reg_INTPI_LCPLL_3_0 = cmx_G_INTPI_LCPLL_7_0;
   05DD 90 E6 56           3120 	mov	dptr,#(_CAL_DATA1 + 0x0002)
   05E0 F0                 3121 	movx	@dptr,a
   05E1 E0                 3122 	movx	a,@dptr
   05E2 90 82 0C           3123 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   05E5 C4                 3124 	swap	a
   05E6 54 F0              3125 	anl	a,#(0xf0&0xf0)
   05E8 F5 F0              3126 	mov	b,a
   05EA E0                 3127 	movx	a,@dptr
   05EB 54 0F              3128 	anl	a,#0x0f
   05ED 45 F0              3129 	orl	a,b
   05EF F0                 3130 	movx	@dptr,a
                           3131 ;	../../shared/src/spd_ctrl.c:326: reg_INTPI_RING_3_0 = cmx_G_INTPI_RING_7_0;
   05F0 90 E6 57           3132 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   05F3 E0                 3133 	movx	a,@dptr
   05F4 90 82 0C           3134 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   05F7 54 0F              3135 	anl	a,#0x0f
   05F9 F5 F0              3136 	mov	b,a
   05FB E0                 3137 	movx	a,@dptr
   05FC 54 F0              3138 	anl	a,#0xf0
   05FE 45 F0              3139 	orl	a,b
   0600 F0                 3140 	movx	@dptr,a
                           3141 ;	../../shared/src/spd_ctrl.c:327: reg_TX_INTPR_1_0		= lc_speedtable[fbck][rate][spdoft_tx_intpr];
   0601 8B 05              3142 	mov	ar5,r3
   0603 74 E0              3143 	mov	a,#(_lc_speedtable >> 8)
   0605 2C                 3144 	add	a,r4
   0606 FE                 3145 	mov	r6,a
   0607 EA                 3146 	mov	a,r2
   0608 2D                 3147 	add	a,r5
   0609 FD                 3148 	mov	r5,a
   060A E4                 3149 	clr	a
   060B 3E                 3150 	addc	a,r6
   060C FE                 3151 	mov	r6,a
   060D 74 11              3152 	mov	a,#0x11
   060F 2D                 3153 	add	a,r5
   0610 F5 82              3154 	mov	dpl,a
   0612 E4                 3155 	clr	a
   0613 3E                 3156 	addc	a,r6
   0614 F5 83              3157 	mov	dph,a
   0616 E0                 3158 	movx	a,@dptr
   0617 90 82 EC           3159 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_187
   061A 03                 3160 	rr	a
   061B 03                 3161 	rr	a
   061C 54 C0              3162 	anl	a,#(0xc0&0xc0)
   061E F5 F0              3163 	mov	b,a
   0620 E0                 3164 	movx	a,@dptr
   0621 54 3F              3165 	anl	a,#0x3f
   0623 45 F0              3166 	orl	a,b
   0625 F0                 3167 	movx	@dptr,a
                           3168 ;	../../shared/src/spd_ctrl.c:328: reg_INIT_TXFOFFS_9_0_b0		= lc_speedtable[fbck][rate][spdoft_init_txfoffs]; 
   0626 8B 05              3169 	mov	ar5,r3
   0628 74 E0              3170 	mov	a,#(_lc_speedtable >> 8)
   062A 2C                 3171 	add	a,r4
   062B FE                 3172 	mov	r6,a
   062C EA                 3173 	mov	a,r2
   062D 2D                 3174 	add	a,r5
   062E FD                 3175 	mov	r5,a
   062F E4                 3176 	clr	a
   0630 3E                 3177 	addc	a,r6
   0631 FE                 3178 	mov	r6,a
   0632 74 12              3179 	mov	a,#0x12
   0634 2D                 3180 	add	a,r5
   0635 F5 82              3181 	mov	dpl,a
   0637 E4                 3182 	clr	a
   0638 3E                 3183 	addc	a,r6
   0639 F5 83              3184 	mov	dph,a
   063B E0                 3185 	movx	a,@dptr
   063C 90 A0 08           3186 	mov	dptr,#_DTX_REG0
   063F F0                 3187 	movx	@dptr,a
                           3188 ;	../../shared/src/spd_ctrl.c:329: reg_INIT_TXFOFFS_9_0_b1		= lc_speedtable[fbck][rate][spdoft_init_txfoffs+1];
   0640 8B 05              3189 	mov	ar5,r3
   0642 74 E0              3190 	mov	a,#(_lc_speedtable >> 8)
   0644 2C                 3191 	add	a,r4
   0645 FE                 3192 	mov	r6,a
   0646 EA                 3193 	mov	a,r2
   0647 2D                 3194 	add	a,r5
   0648 FD                 3195 	mov	r5,a
   0649 E4                 3196 	clr	a
   064A 3E                 3197 	addc	a,r6
   064B FE                 3198 	mov	r6,a
   064C 74 13              3199 	mov	a,#0x13
   064E 2D                 3200 	add	a,r5
   064F F5 82              3201 	mov	dpl,a
   0651 E4                 3202 	clr	a
   0652 3E                 3203 	addc	a,r6
   0653 F5 83              3204 	mov	dph,a
   0655 E0                 3205 	movx	a,@dptr
   0656 90 A0 09           3206 	mov	dptr,#(_DTX_REG0 + 0x0001)
   0659 54 03              3207 	anl	a,#0x03
   065B F5 F0              3208 	mov	b,a
   065D E0                 3209 	movx	a,@dptr
   065E 54 FC              3210 	anl	a,#0xfc
   0660 45 F0              3211 	orl	a,b
   0662 F0                 3212 	movx	@dptr,a
                           3213 ;	../../shared/src/spd_ctrl.c:330: temp				= (uint16_t)lc_speedtable[fbck][rate][spdoft_speed_thresh+1]; temp<<=8;
   0663 8B 05              3214 	mov	ar5,r3
   0665 74 E0              3215 	mov	a,#(_lc_speedtable >> 8)
   0667 2C                 3216 	add	a,r4
   0668 FE                 3217 	mov	r6,a
   0669 EA                 3218 	mov	a,r2
   066A 2D                 3219 	add	a,r5
   066B FD                 3220 	mov	r5,a
   066C E4                 3221 	clr	a
   066D 3E                 3222 	addc	a,r6
   066E FE                 3223 	mov	r6,a
   066F 74 15              3224 	mov	a,#0x15
   0671 2D                 3225 	add	a,r5
   0672 F5 82              3226 	mov	dpl,a
   0674 E4                 3227 	clr	a
   0675 3E                 3228 	addc	a,r6
   0676 F5 83              3229 	mov	dph,a
   0678 E0                 3230 	movx	a,@dptr
   0679 FD                 3231 	mov	r5,a
   067A A8*00              3232 	mov	r0,_bp
   067C 08                 3233 	inc	r0
   067D A6 05              3234 	mov	@r0,ar5
   067F 08                 3235 	inc	r0
   0680 76 00              3236 	mov	@r0,#0x00
   0682 A8*00              3237 	mov	r0,_bp
   0684 08                 3238 	inc	r0
   0685 E6                 3239 	mov	a,@r0
   0686 08                 3240 	inc	r0
   0687 F6                 3241 	mov	@r0,a
   0688 18                 3242 	dec	r0
   0689 76 00              3243 	mov	@r0,#0x00
                           3244 ;	../../shared/src/spd_ctrl.c:331: temp				+= (uint16_t)lc_speedtable[fbck][rate][spdoft_speed_thresh];
   068B 8B 07              3245 	mov	ar7,r3
   068D 74 E0              3246 	mov	a,#(_lc_speedtable >> 8)
   068F 2C                 3247 	add	a,r4
   0690 FD                 3248 	mov	r5,a
   0691 EA                 3249 	mov	a,r2
   0692 2F                 3250 	add	a,r7
   0693 FF                 3251 	mov	r7,a
   0694 E4                 3252 	clr	a
   0695 3D                 3253 	addc	a,r5
   0696 FD                 3254 	mov	r5,a
   0697 74 14              3255 	mov	a,#0x14
   0699 2F                 3256 	add	a,r7
   069A F5 82              3257 	mov	dpl,a
   069C E4                 3258 	clr	a
   069D 3D                 3259 	addc	a,r5
   069E F5 83              3260 	mov	dph,a
   06A0 E0                 3261 	movx	a,@dptr
   06A1 FD                 3262 	mov	r5,a
   06A2 7E 00              3263 	mov	r6,#0x00
   06A4 A8*00              3264 	mov	r0,_bp
   06A6 08                 3265 	inc	r0
   06A7 ED                 3266 	mov	a,r5
   06A8 26                 3267 	add	a,@r0
   06A9 F6                 3268 	mov	@r0,a
   06AA EE                 3269 	mov	a,r6
   06AB 08                 3270 	inc	r0
   06AC 36                 3271 	addc	a,@r0
   06AD F6                 3272 	mov	@r0,a
                           3273 ;	../../shared/src/spd_ctrl.c:332: temp <<= FBC_RATIO;
   06AE 90 E6 14           3274 	mov	dptr,#_CONTROL_CONFIG4
   06B1 E0                 3275 	movx	a,@dptr
   06B2 FD                 3276 	mov	r5,a
   06B3 8D F0              3277 	mov	b,r5
   06B5 05 F0              3278 	inc	b
   06B7 A8*00              3279 	mov	r0,_bp
   06B9 08                 3280 	inc	r0
   06BA 80 09              3281 	sjmp	00133$
   06BC                    3282 00132$:
   06BC E6                 3283 	mov	a,@r0
   06BD 25 E0              3284 	add	a,acc
   06BF F6                 3285 	mov	@r0,a
   06C0 08                 3286 	inc	r0
   06C1 E6                 3287 	mov	a,@r0
   06C2 33                 3288 	rlc	a
   06C3 F6                 3289 	mov	@r0,a
   06C4 18                 3290 	dec	r0
   06C5                    3291 00133$:
   06C5 D5 F0 F4           3292 	djnz	b,00132$
                           3293 ;	../../shared/src/spd_ctrl.c:333: cmx_SPEED_THRESH_15_0 = temp;
   06C8 90 E6 1C           3294 	mov	dptr,#_CONTROL_CONFIG6
   06CB A8*00              3295 	mov	r0,_bp
   06CD 08                 3296 	inc	r0
   06CE E6                 3297 	mov	a,@r0
   06CF F0                 3298 	movx	@dptr,a
   06D0 A3                 3299 	inc	dptr
   06D1 08                 3300 	inc	r0
   06D2 E6                 3301 	mov	a,@r0
   06D3 F0                 3302 	movx	@dptr,a
                           3303 ;	../../shared/src/spd_ctrl.c:335: reg_LCCAP_USB			= lc_speedtable[fbck][rate][spdoft_lccap_usb];
   06D4 8B 05              3304 	mov	ar5,r3
   06D6 74 E0              3305 	mov	a,#(_lc_speedtable >> 8)
   06D8 2C                 3306 	add	a,r4
   06D9 FE                 3307 	mov	r6,a
   06DA EA                 3308 	mov	a,r2
   06DB 2D                 3309 	add	a,r5
   06DC FD                 3310 	mov	r5,a
   06DD E4                 3311 	clr	a
   06DE 3E                 3312 	addc	a,r6
   06DF FE                 3313 	mov	r6,a
   06E0 74 16              3314 	mov	a,#0x16
   06E2 2D                 3315 	add	a,r5
   06E3 F5 82              3316 	mov	dpl,a
   06E5 E4                 3317 	clr	a
   06E6 3E                 3318 	addc	a,r6
   06E7 F5 83              3319 	mov	dph,a
   06E9 E0                 3320 	movx	a,@dptr
   06EA 90 82 C0           3321 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_176
   06ED 13                 3322 	rrc	a
   06EE E0                 3323 	movx	a,@dptr
   06EF 92 E4              3324 	mov	acc.4,c
   06F1 F0                 3325 	movx	@dptr,a
                           3326 ;	../../shared/src/spd_ctrl.c:336: reg_SSC_STEP_125PPM_3_0 	= lc_speedtable[fbck][rate][spdoft_ssc_step_125ppm]; 
   06F2 8B 05              3327 	mov	ar5,r3
   06F4 74 E0              3328 	mov	a,#(_lc_speedtable >> 8)
   06F6 2C                 3329 	add	a,r4
   06F7 FE                 3330 	mov	r6,a
   06F8 EA                 3331 	mov	a,r2
   06F9 2D                 3332 	add	a,r5
   06FA FD                 3333 	mov	r5,a
   06FB E4                 3334 	clr	a
   06FC 3E                 3335 	addc	a,r6
   06FD FE                 3336 	mov	r6,a
   06FE 74 18              3337 	mov	a,#0x18
   0700 2D                 3338 	add	a,r5
   0701 F5 82              3339 	mov	dpl,a
   0703 E4                 3340 	clr	a
   0704 3E                 3341 	addc	a,r6
   0705 F5 83              3342 	mov	dph,a
   0707 E0                 3343 	movx	a,@dptr
   0708 90 A0 09           3344 	mov	dptr,#(_DTX_REG0 + 0x0001)
   070B 25 E0              3345 	add	a,acc
   070D 25 E0              3346 	add	a,acc
   070F 54 3C              3347 	anl	a,#0x3c
   0711 F5 F0              3348 	mov	b,a
   0713 E0                 3349 	movx	a,@dptr
   0714 54 C3              3350 	anl	a,#0xc3
   0716 45 F0              3351 	orl	a,b
   0718 F0                 3352 	movx	@dptr,a
                           3353 ;	../../shared/src/spd_ctrl.c:337: reg_SSC_M_12_0_b0		= lc_speedtable[fbck][rate][spdoft_ssc_m];
   0719 8B 05              3354 	mov	ar5,r3
   071B 74 E0              3355 	mov	a,#(_lc_speedtable >> 8)
   071D 2C                 3356 	add	a,r4
   071E FE                 3357 	mov	r6,a
   071F EA                 3358 	mov	a,r2
   0720 2D                 3359 	add	a,r5
   0721 FD                 3360 	mov	r5,a
   0722 E4                 3361 	clr	a
   0723 3E                 3362 	addc	a,r6
   0724 FE                 3363 	mov	r6,a
   0725 74 19              3364 	mov	a,#0x19
   0727 2D                 3365 	add	a,r5
   0728 F5 82              3366 	mov	dpl,a
   072A E4                 3367 	clr	a
   072B 3E                 3368 	addc	a,r6
   072C F5 83              3369 	mov	dph,a
   072E E0                 3370 	movx	a,@dptr
   072F 90 A0 0E           3371 	mov	dptr,#(_DTX_REG1 + 0x0002)
   0732 F0                 3372 	movx	@dptr,a
                           3373 ;	../../shared/src/spd_ctrl.c:338: reg_SSC_M_12_0_b1		= lc_speedtable[fbck][rate][spdoft_ssc_m+1];
   0733 8B 05              3374 	mov	ar5,r3
   0735 74 E0              3375 	mov	a,#(_lc_speedtable >> 8)
   0737 2C                 3376 	add	a,r4
   0738 FE                 3377 	mov	r6,a
   0739 EA                 3378 	mov	a,r2
   073A 2D                 3379 	add	a,r5
   073B FD                 3380 	mov	r5,a
   073C E4                 3381 	clr	a
   073D 3E                 3382 	addc	a,r6
   073E FE                 3383 	mov	r6,a
   073F 74 1A              3384 	mov	a,#0x1A
   0741 2D                 3385 	add	a,r5
   0742 F5 82              3386 	mov	dpl,a
   0744 E4                 3387 	clr	a
   0745 3E                 3388 	addc	a,r6
   0746 F5 83              3389 	mov	dph,a
   0748 E0                 3390 	movx	a,@dptr
   0749 90 A0 0F           3391 	mov	dptr,#(_DTX_REG1 + 0x0003)
   074C 54 1F              3392 	anl	a,#0x1f
   074E F5 F0              3393 	mov	b,a
   0750 E0                 3394 	movx	a,@dptr
   0751 54 E0              3395 	anl	a,#0xe0
   0753 45 F0              3396 	orl	a,b
   0755 F0                 3397 	movx	@dptr,a
                           3398 ;	../../shared/src/spd_ctrl.c:346: reg_LCPLLCLK_DIV2_SEL = lc_speedtable[fbck][rate][spdoft_lcpllclk_div2_sel];
   0756 74 E0              3399 	mov	a,#(_lc_speedtable >> 8)
   0758 2C                 3400 	add	a,r4
   0759 FC                 3401 	mov	r4,a
   075A EA                 3402 	mov	a,r2
   075B 2B                 3403 	add	a,r3
   075C FA                 3404 	mov	r2,a
   075D E4                 3405 	clr	a
   075E 3C                 3406 	addc	a,r4
   075F FD                 3407 	mov	r5,a
   0760 74 08              3408 	mov	a,#0x08
   0762 2A                 3409 	add	a,r2
   0763 F5 82              3410 	mov	dpl,a
   0765 E4                 3411 	clr	a
   0766 3D                 3412 	addc	a,r5
   0767 F5 83              3413 	mov	dph,a
   0769 E0                 3414 	movx	a,@dptr
   076A 90 83 3C           3415 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   076D 13                 3416 	rrc	a
   076E E0                 3417 	movx	a,@dptr
   076F 92 E1              3418 	mov	acc.1,c
   0771 F0                 3419 	movx	@dptr,a
                           3420 ;	../../shared/src/spd_ctrl.c:347: if(mcuid==master_mcu && !use_ring_pll && phy_mode==PCIE) {
   0772 90 22 00           3421 	mov	dptr,#_MCU_CONTROL_LANE
   0775 E0                 3422 	movx	a,@dptr
   0776 FA                 3423 	mov	r2,a
   0777 90 E6 50           3424 	mov	dptr,#_MCU_CONFIG
   077A E0                 3425 	movx	a,@dptr
   077B FB                 3426 	mov	r3,a
   077C EA                 3427 	mov	a,r2
   077D B5 03 1C           3428 	cjne	a,ar3,00112$
   0780 20*00 19           3429 	jb	_use_ring_pll,00112$
   0783 90 A3 16           3430 	mov	dptr,#(_SYSTEM + 0x0002)
   0786 E0                 3431 	movx	a,@dptr
   0787 54 07              3432 	anl	a,#0x07
   0789 FA                 3433 	mov	r2,a
   078A BA 03 0F           3434 	cjne	r2,#0x03,00112$
                           3435 ;	../../shared/src/spd_ctrl.c:348: if (gen_tx == 4)
   078D 90s00r00           3436 	mov	dptr,#_gen_tx
   0790 E0                 3437 	movx	a,@dptr
   0791 FA                 3438 	mov	r2,a
   0792 BA 04 07           3439 	cjne	r2,#0x04,00112$
                           3440 ;	../../shared/src/spd_ctrl.c:349: reg_LCPLLCLK_DIV2_SEL = 1;
   0795 90 83 3C           3441 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_207
   0798 E0                 3442 	movx	a,@dptr
   0799 44 02              3443 	orl	a,#0x02
   079B F0                 3444 	movx	@dptr,a
   079C                    3445 00112$:
                           3446 ;	../../shared/src/spd_ctrl.c:353: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   079C 90 22 B4           3447 	mov	dptr,#_MCU_DEBUG0_LANE
   079F 74 39              3448 	mov	a,#0x39
   07A1 F0                 3449 	movx	@dptr,a
   07A2 85*00 81           3450 	mov	sp,_bp
   07A5 D0*00              3451 	pop	_bp
   07A7 22                 3452 	ret
                           3453 ;------------------------------------------------------------
                           3454 ;Allocation info for local variables in function 'loadspeedtbl_ringpll'
                           3455 ;------------------------------------------------------------
                           3456 ;rate                      Allocated to registers r2 
                           3457 ;temp                      Allocated to stack - offset 1
                           3458 ;fbck                      Allocated to registers r3 
                           3459 ;ck1g                      Allocated to registers r4 
                           3460 ;rate_no                   Allocated to registers r3 
                           3461 ;sloc0                     Allocated to stack - offset 3
                           3462 ;------------------------------------------------------------
                           3463 ;	../../shared/src/spd_ctrl.c:356: void loadspeedtbl_ringpll(uint8_t rate) {
                           3464 ;	-----------------------------------------
                           3465 ;	 function loadspeedtbl_ringpll
                           3466 ;	-----------------------------------------
   07A8                    3467 _loadspeedtbl_ringpll:
   07A8 C0*00              3468 	push	_bp
   07AA E5 81              3469 	mov	a,sp
   07AC F5*00              3470 	mov	_bp,a
   07AE 24 04              3471 	add	a,#0x04
   07B0 F5 81              3472 	mov	sp,a
   07B2 AA 82              3473 	mov	r2,dpl
                           3474 ;	../../shared/src/spd_ctrl.c:360: fbck = fbck_sel_ring;
   07B4 90 A3 18           3475 	mov	dptr,#_PM_CMN_REG1
   07B7 E0                 3476 	movx	a,@dptr
   07B8 03                 3477 	rr	a
   07B9 03                 3478 	rr	a
   07BA 54 01              3479 	anl	a,#0x01
   07BC FB                 3480 	mov	r3,a
                           3481 ;	../../shared/src/spd_ctrl.c:361: reg_MCU_DEBUG0_LANE_7_0 = 0x36;
   07BD 90 22 B4           3482 	mov	dptr,#_MCU_DEBUG0_LANE
   07C0 74 36              3483 	mov	a,#0x36
   07C2 F0                 3484 	movx	@dptr,a
                           3485 ;	../../shared/src/spd_ctrl.c:366: ck1g = ring_use_250m;
   07C3 A2*00              3486 	mov	c,_ring_use_250m
   07C5 E4                 3487 	clr	a
   07C6 33                 3488 	rlc	a
   07C7 FC                 3489 	mov	r4,a
                           3490 ;	../../shared/src/spd_ctrl.c:368: if(phy_mode==SERDES) rate = gen_pll_rate;
   07C8 90 A3 16           3491 	mov	dptr,#(_SYSTEM + 0x0002)
   07CB E0                 3492 	movx	a,@dptr
   07CC 54 07              3493 	anl	a,#0x07
   07CE FD                 3494 	mov	r5,a
   07CF BD 04 05           3495 	cjne	r5,#0x04,00102$
   07D2 90s00r00           3496 	mov	dptr,#_gen_pll_rate
   07D5 E0                 3497 	movx	a,@dptr
   07D6 FA                 3498 	mov	r2,a
   07D7                    3499 00102$:
                           3500 ;	../../shared/src/spd_ctrl.c:370: rate_no					= ring_speedtable[ck1g][fbck][rate][spdoft_pll_rate_sel_ring];
   07D7 7D 00              3501 	mov	r5,#0x00
   07D9 C0 02              3502 	push	ar2
   07DB C0 03              3503 	push	ar3
   07DD C0 04              3504 	push	ar4
   07DF C0 05              3505 	push	ar5
   07E1 90 01 20           3506 	mov	dptr,#0x0120
   07E4 12s00r00           3507 	lcall	__mulint
   07E7 AC 82              3508 	mov	r4,dpl
   07E9 AD 83              3509 	mov	r5,dph
   07EB 15 81              3510 	dec	sp
   07ED 15 81              3511 	dec	sp
   07EF D0 03              3512 	pop	ar3
   07F1 D0 02              3513 	pop	ar2
   07F3 EC                 3514 	mov	a,r4
   07F4 24 C0              3515 	add	a,#_ring_speedtable
   07F6 FE                 3516 	mov	r6,a
   07F7 ED                 3517 	mov	a,r5
   07F8 34 E1              3518 	addc	a,#(_ring_speedtable >> 8)
   07FA FF                 3519 	mov	r7,a
   07FB E5*00              3520 	mov	a,_bp
   07FD 24 03              3521 	add	a,#0x03
   07FF F8                 3522 	mov	r0,a
   0800 EB                 3523 	mov	a,r3
   0801 75 F0 90           3524 	mov	b,#0x90
   0804 A4                 3525 	mul	ab
   0805 F6                 3526 	mov	@r0,a
   0806 08                 3527 	inc	r0
   0807 A6 F0              3528 	mov	@r0,b
   0809 E5*00              3529 	mov	a,_bp
   080B 24 03              3530 	add	a,#0x03
   080D F8                 3531 	mov	r0,a
   080E E6                 3532 	mov	a,@r0
   080F 2E                 3533 	add	a,r6
   0810 FE                 3534 	mov	r6,a
   0811 08                 3535 	inc	r0
   0812 E6                 3536 	mov	a,@r0
   0813 3F                 3537 	addc	a,r7
   0814 FF                 3538 	mov	r7,a
   0815 EA                 3539 	mov	a,r2
   0816 75 F0 24           3540 	mov	b,#0x24
   0819 A4                 3541 	mul	ab
   081A FA                 3542 	mov	r2,a
   081B 2E                 3543 	add	a,r6
   081C F5 82              3544 	mov	dpl,a
   081E E4                 3545 	clr	a
   081F 3F                 3546 	addc	a,r7
   0820 F5 83              3547 	mov	dph,a
   0822 E0                 3548 	movx	a,@dptr
   0823 FB                 3549 	mov	r3,a
                           3550 ;	../../shared/src/spd_ctrl.c:371: if(rate_no>1 || phy_mode==SERDES) rate_no = 0;
   0824 74 01              3551 	mov	a,#0x01
   0826 B5 03 00           3552 	cjne	a,ar3,00116$
   0829                    3553 00116$:
   0829 40 0A              3554 	jc	00103$
   082B 90 A3 16           3555 	mov	dptr,#(_SYSTEM + 0x0002)
   082E E0                 3556 	movx	a,@dptr
   082F 54 07              3557 	anl	a,#0x07
   0831 FE                 3558 	mov	r6,a
   0832 BE 04 02           3559 	cjne	r6,#0x04,00104$
   0835                    3560 00103$:
   0835 7B 00              3561 	mov	r3,#0x00
   0837                    3562 00104$:
                           3563 ;	../../shared/src/spd_ctrl.c:372: PLL_RATE_SEL_RING = rate_no;
   0837 90 E6 1F           3564 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   083A EB                 3565 	mov	a,r3
   083B F0                 3566 	movx	@dptr,a
                           3567 ;	../../shared/src/spd_ctrl.c:377: reg_PLL_REFDIV_RING_3_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_refdiv_ring];
   083C EC                 3568 	mov	a,r4
   083D 24 C0              3569 	add	a,#_ring_speedtable
   083F FB                 3570 	mov	r3,a
   0840 ED                 3571 	mov	a,r5
   0841 34 E1              3572 	addc	a,#(_ring_speedtable >> 8)
   0843 FE                 3573 	mov	r6,a
   0844 E5*00              3574 	mov	a,_bp
   0846 24 03              3575 	add	a,#0x03
   0848 F8                 3576 	mov	r0,a
   0849 E6                 3577 	mov	a,@r0
   084A 2B                 3578 	add	a,r3
   084B FB                 3579 	mov	r3,a
   084C 08                 3580 	inc	r0
   084D E6                 3581 	mov	a,@r0
   084E 3E                 3582 	addc	a,r6
   084F FE                 3583 	mov	r6,a
   0850 EA                 3584 	mov	a,r2
   0851 2B                 3585 	add	a,r3
   0852 FB                 3586 	mov	r3,a
   0853 E4                 3587 	clr	a
   0854 3E                 3588 	addc	a,r6
   0855 FE                 3589 	mov	r6,a
   0856 8B 82              3590 	mov	dpl,r3
   0858 8E 83              3591 	mov	dph,r6
   085A A3                 3592 	inc	dptr
   085B A3                 3593 	inc	dptr
   085C A3                 3594 	inc	dptr
   085D E0                 3595 	movx	a,@dptr
   085E 90 82 F0           3596 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   0861 C4                 3597 	swap	a
   0862 03                 3598 	rr	a
   0863 54 78              3599 	anl	a,#(0xf8&0x78)
   0865 F5 F0              3600 	mov	b,a
   0867 E0                 3601 	movx	a,@dptr
   0868 54 87              3602 	anl	a,#0x87
   086A 45 F0              3603 	orl	a,b
   086C F0                 3604 	movx	@dptr,a
                           3605 ;	../../shared/src/spd_ctrl.c:379: if(reg_RING_REF_DIV_SEL==1) {
   086D 90 82 D4           3606 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_181
   0870 E0                 3607 	movx	a,@dptr
   0871 23                 3608 	rl	a
   0872 54 01              3609 	anl	a,#0x01
   0874 FB                 3610 	mov	r3,a
   0875 BB 01 02           3611 	cjne	r3,#0x01,00120$
   0878 80 03              3612 	sjmp	00121$
   087A                    3613 00120$:
   087A 02s09r35           3614 	ljmp	00107$
   087D                    3615 00121$:
                           3616 ;	../../shared/src/spd_ctrl.c:386: reg_PLL_FBDIV_RING_7_0 			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring_fbck];
   087D EC                 3617 	mov	a,r4
   087E 24 C0              3618 	add	a,#_ring_speedtable
   0880 FB                 3619 	mov	r3,a
   0881 ED                 3620 	mov	a,r5
   0882 34 E1              3621 	addc	a,#(_ring_speedtable >> 8)
   0884 FE                 3622 	mov	r6,a
   0885 E5*00              3623 	mov	a,_bp
   0887 24 03              3624 	add	a,#0x03
   0889 F8                 3625 	mov	r0,a
   088A E6                 3626 	mov	a,@r0
   088B 2B                 3627 	add	a,r3
   088C FB                 3628 	mov	r3,a
   088D 08                 3629 	inc	r0
   088E E6                 3630 	mov	a,@r0
   088F 3E                 3631 	addc	a,r6
   0890 FE                 3632 	mov	r6,a
   0891 EA                 3633 	mov	a,r2
   0892 2B                 3634 	add	a,r3
   0893 FB                 3635 	mov	r3,a
   0894 E4                 3636 	clr	a
   0895 3E                 3637 	addc	a,r6
   0896 FE                 3638 	mov	r6,a
   0897 74 06              3639 	mov	a,#0x06
   0899 2B                 3640 	add	a,r3
   089A F5 82              3641 	mov	dpl,a
   089C E4                 3642 	clr	a
   089D 3E                 3643 	addc	a,r6
   089E F5 83              3644 	mov	dph,a
   08A0 E0                 3645 	movx	a,@dptr
   08A1 90 82 F4           3646 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   08A4 F0                 3647 	movx	@dptr,a
                           3648 ;	../../shared/src/spd_ctrl.c:387: reg_PLL_FBDIV_RING_9_8			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring_fbck+1];
   08A5 EC                 3649 	mov	a,r4
   08A6 24 C0              3650 	add	a,#_ring_speedtable
   08A8 FB                 3651 	mov	r3,a
   08A9 ED                 3652 	mov	a,r5
   08AA 34 E1              3653 	addc	a,#(_ring_speedtable >> 8)
   08AC FE                 3654 	mov	r6,a
   08AD E5*00              3655 	mov	a,_bp
   08AF 24 03              3656 	add	a,#0x03
   08B1 F8                 3657 	mov	r0,a
   08B2 E6                 3658 	mov	a,@r0
   08B3 2B                 3659 	add	a,r3
   08B4 FB                 3660 	mov	r3,a
   08B5 08                 3661 	inc	r0
   08B6 E6                 3662 	mov	a,@r0
   08B7 3E                 3663 	addc	a,r6
   08B8 FE                 3664 	mov	r6,a
   08B9 EA                 3665 	mov	a,r2
   08BA 2B                 3666 	add	a,r3
   08BB FB                 3667 	mov	r3,a
   08BC E4                 3668 	clr	a
   08BD 3E                 3669 	addc	a,r6
   08BE FE                 3670 	mov	r6,a
   08BF 74 07              3671 	mov	a,#0x07
   08C1 2B                 3672 	add	a,r3
   08C2 F5 82              3673 	mov	dpl,a
   08C4 E4                 3674 	clr	a
   08C5 3E                 3675 	addc	a,r6
   08C6 F5 83              3676 	mov	dph,a
   08C8 E0                 3677 	movx	a,@dptr
   08C9 90 82 F0           3678 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   08CC 25 E0              3679 	add	a,acc
   08CE 54 06              3680 	anl	a,#0x06
   08D0 F5 F0              3681 	mov	b,a
   08D2 E0                 3682 	movx	a,@dptr
   08D3 54 F9              3683 	anl	a,#0xf9
   08D5 45 F0              3684 	orl	a,b
   08D7 F0                 3685 	movx	@dptr,a
                           3686 ;	../../shared/src/spd_ctrl.c:388: reg_INIT_TXFOFFS_RING_9_0_b0		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring_fbck];
   08D8 EC                 3687 	mov	a,r4
   08D9 24 C0              3688 	add	a,#_ring_speedtable
   08DB FB                 3689 	mov	r3,a
   08DC ED                 3690 	mov	a,r5
   08DD 34 E1              3691 	addc	a,#(_ring_speedtable >> 8)
   08DF FE                 3692 	mov	r6,a
   08E0 E5*00              3693 	mov	a,_bp
   08E2 24 03              3694 	add	a,#0x03
   08E4 F8                 3695 	mov	r0,a
   08E5 E6                 3696 	mov	a,@r0
   08E6 2B                 3697 	add	a,r3
   08E7 FB                 3698 	mov	r3,a
   08E8 08                 3699 	inc	r0
   08E9 E6                 3700 	mov	a,@r0
   08EA 3E                 3701 	addc	a,r6
   08EB FE                 3702 	mov	r6,a
   08EC EA                 3703 	mov	a,r2
   08ED 2B                 3704 	add	a,r3
   08EE FB                 3705 	mov	r3,a
   08EF E4                 3706 	clr	a
   08F0 3E                 3707 	addc	a,r6
   08F1 FE                 3708 	mov	r6,a
   08F2 74 15              3709 	mov	a,#0x15
   08F4 2B                 3710 	add	a,r3
   08F5 F5 82              3711 	mov	dpl,a
   08F7 E4                 3712 	clr	a
   08F8 3E                 3713 	addc	a,r6
   08F9 F5 83              3714 	mov	dph,a
   08FB E0                 3715 	movx	a,@dptr
   08FC 90 A0 10           3716 	mov	dptr,#_DTX_REG2
   08FF F0                 3717 	movx	@dptr,a
                           3718 ;	../../shared/src/spd_ctrl.c:389: reg_INIT_TXFOFFS_RING_9_0_b1		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring_fbck+1];
   0900 EC                 3719 	mov	a,r4
   0901 24 C0              3720 	add	a,#_ring_speedtable
   0903 FB                 3721 	mov	r3,a
   0904 ED                 3722 	mov	a,r5
   0905 34 E1              3723 	addc	a,#(_ring_speedtable >> 8)
   0907 FE                 3724 	mov	r6,a
   0908 E5*00              3725 	mov	a,_bp
   090A 24 03              3726 	add	a,#0x03
   090C F8                 3727 	mov	r0,a
   090D E6                 3728 	mov	a,@r0
   090E 2B                 3729 	add	a,r3
   090F FB                 3730 	mov	r3,a
   0910 08                 3731 	inc	r0
   0911 E6                 3732 	mov	a,@r0
   0912 3E                 3733 	addc	a,r6
   0913 FE                 3734 	mov	r6,a
   0914 EA                 3735 	mov	a,r2
   0915 2B                 3736 	add	a,r3
   0916 FB                 3737 	mov	r3,a
   0917 E4                 3738 	clr	a
   0918 3E                 3739 	addc	a,r6
   0919 FE                 3740 	mov	r6,a
   091A 74 16              3741 	mov	a,#0x16
   091C 2B                 3742 	add	a,r3
   091D F5 82              3743 	mov	dpl,a
   091F E4                 3744 	clr	a
   0920 3E                 3745 	addc	a,r6
   0921 F5 83              3746 	mov	dph,a
   0923 E0                 3747 	movx	a,@dptr
   0924 FB                 3748 	mov	r3,a
   0925 90 A0 11           3749 	mov	dptr,#(_DTX_REG2 + 0x0001)
   0928 54 03              3750 	anl	a,#0x03
   092A F5 F0              3751 	mov	b,a
   092C E0                 3752 	movx	a,@dptr
   092D 54 FC              3753 	anl	a,#0xfc
   092F 45 F0              3754 	orl	a,b
   0931 F0                 3755 	movx	@dptr,a
   0932 02s09rE9           3756 	ljmp	00108$
   0935                    3757 00107$:
                           3758 ;	../../shared/src/spd_ctrl.c:399: reg_PLL_FBDIV_RING_7_0 			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring];
   0935 EC                 3759 	mov	a,r4
   0936 24 C0              3760 	add	a,#_ring_speedtable
   0938 FB                 3761 	mov	r3,a
   0939 ED                 3762 	mov	a,r5
   093A 34 E1              3763 	addc	a,#(_ring_speedtable >> 8)
   093C FE                 3764 	mov	r6,a
   093D E5*00              3765 	mov	a,_bp
   093F 24 03              3766 	add	a,#0x03
   0941 F8                 3767 	mov	r0,a
   0942 E6                 3768 	mov	a,@r0
   0943 2B                 3769 	add	a,r3
   0944 FB                 3770 	mov	r3,a
   0945 08                 3771 	inc	r0
   0946 E6                 3772 	mov	a,@r0
   0947 3E                 3773 	addc	a,r6
   0948 FE                 3774 	mov	r6,a
   0949 EA                 3775 	mov	a,r2
   094A 2B                 3776 	add	a,r3
   094B FB                 3777 	mov	r3,a
   094C E4                 3778 	clr	a
   094D 3E                 3779 	addc	a,r6
   094E FE                 3780 	mov	r6,a
   094F 8B 82              3781 	mov	dpl,r3
   0951 8E 83              3782 	mov	dph,r6
   0953 A3                 3783 	inc	dptr
   0954 A3                 3784 	inc	dptr
   0955 A3                 3785 	inc	dptr
   0956 A3                 3786 	inc	dptr
   0957 E0                 3787 	movx	a,@dptr
   0958 90 82 F4           3788 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   095B F0                 3789 	movx	@dptr,a
                           3790 ;	../../shared/src/spd_ctrl.c:400: reg_PLL_FBDIV_RING_9_8			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_fbdiv_ring+1];
   095C EC                 3791 	mov	a,r4
   095D 24 C0              3792 	add	a,#_ring_speedtable
   095F FB                 3793 	mov	r3,a
   0960 ED                 3794 	mov	a,r5
   0961 34 E1              3795 	addc	a,#(_ring_speedtable >> 8)
   0963 FE                 3796 	mov	r6,a
   0964 E5*00              3797 	mov	a,_bp
   0966 24 03              3798 	add	a,#0x03
   0968 F8                 3799 	mov	r0,a
   0969 E6                 3800 	mov	a,@r0
   096A 2B                 3801 	add	a,r3
   096B FB                 3802 	mov	r3,a
   096C 08                 3803 	inc	r0
   096D E6                 3804 	mov	a,@r0
   096E 3E                 3805 	addc	a,r6
   096F FE                 3806 	mov	r6,a
   0970 EA                 3807 	mov	a,r2
   0971 2B                 3808 	add	a,r3
   0972 FB                 3809 	mov	r3,a
   0973 E4                 3810 	clr	a
   0974 3E                 3811 	addc	a,r6
   0975 FE                 3812 	mov	r6,a
   0976 8B 82              3813 	mov	dpl,r3
   0978 8E 83              3814 	mov	dph,r6
   097A A3                 3815 	inc	dptr
   097B A3                 3816 	inc	dptr
   097C A3                 3817 	inc	dptr
   097D A3                 3818 	inc	dptr
   097E A3                 3819 	inc	dptr
   097F E0                 3820 	movx	a,@dptr
   0980 90 82 F0           3821 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   0983 25 E0              3822 	add	a,acc
   0985 54 06              3823 	anl	a,#0x06
   0987 F5 F0              3824 	mov	b,a
   0989 E0                 3825 	movx	a,@dptr
   098A 54 F9              3826 	anl	a,#0xf9
   098C 45 F0              3827 	orl	a,b
   098E F0                 3828 	movx	@dptr,a
                           3829 ;	../../shared/src/spd_ctrl.c:401: reg_INIT_TXFOFFS_RING_9_0_b0		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring];
   098F EC                 3830 	mov	a,r4
   0990 24 C0              3831 	add	a,#_ring_speedtable
   0992 FB                 3832 	mov	r3,a
   0993 ED                 3833 	mov	a,r5
   0994 34 E1              3834 	addc	a,#(_ring_speedtable >> 8)
   0996 FE                 3835 	mov	r6,a
   0997 E5*00              3836 	mov	a,_bp
   0999 24 03              3837 	add	a,#0x03
   099B F8                 3838 	mov	r0,a
   099C E6                 3839 	mov	a,@r0
   099D 2B                 3840 	add	a,r3
   099E FB                 3841 	mov	r3,a
   099F 08                 3842 	inc	r0
   09A0 E6                 3843 	mov	a,@r0
   09A1 3E                 3844 	addc	a,r6
   09A2 FE                 3845 	mov	r6,a
   09A3 EA                 3846 	mov	a,r2
   09A4 2B                 3847 	add	a,r3
   09A5 FB                 3848 	mov	r3,a
   09A6 E4                 3849 	clr	a
   09A7 3E                 3850 	addc	a,r6
   09A8 FE                 3851 	mov	r6,a
   09A9 74 13              3852 	mov	a,#0x13
   09AB 2B                 3853 	add	a,r3
   09AC F5 82              3854 	mov	dpl,a
   09AE E4                 3855 	clr	a
   09AF 3E                 3856 	addc	a,r6
   09B0 F5 83              3857 	mov	dph,a
   09B2 E0                 3858 	movx	a,@dptr
   09B3 90 A0 10           3859 	mov	dptr,#_DTX_REG2
   09B6 F0                 3860 	movx	@dptr,a
                           3861 ;	../../shared/src/spd_ctrl.c:402: reg_INIT_TXFOFFS_RING_9_0_b1		= ring_speedtable[ck1g][fbck][rate][spdoft_init_txfoffs_ring+1];
   09B7 EC                 3862 	mov	a,r4
   09B8 24 C0              3863 	add	a,#_ring_speedtable
   09BA FB                 3864 	mov	r3,a
   09BB ED                 3865 	mov	a,r5
   09BC 34 E1              3866 	addc	a,#(_ring_speedtable >> 8)
   09BE FE                 3867 	mov	r6,a
   09BF E5*00              3868 	mov	a,_bp
   09C1 24 03              3869 	add	a,#0x03
   09C3 F8                 3870 	mov	r0,a
   09C4 E6                 3871 	mov	a,@r0
   09C5 2B                 3872 	add	a,r3
   09C6 FB                 3873 	mov	r3,a
   09C7 08                 3874 	inc	r0
   09C8 E6                 3875 	mov	a,@r0
   09C9 3E                 3876 	addc	a,r6
   09CA FE                 3877 	mov	r6,a
   09CB EA                 3878 	mov	a,r2
   09CC 2B                 3879 	add	a,r3
   09CD FB                 3880 	mov	r3,a
   09CE E4                 3881 	clr	a
   09CF 3E                 3882 	addc	a,r6
   09D0 FE                 3883 	mov	r6,a
   09D1 74 14              3884 	mov	a,#0x14
   09D3 2B                 3885 	add	a,r3
   09D4 F5 82              3886 	mov	dpl,a
   09D6 E4                 3887 	clr	a
   09D7 3E                 3888 	addc	a,r6
   09D8 F5 83              3889 	mov	dph,a
   09DA E0                 3890 	movx	a,@dptr
   09DB FB                 3891 	mov	r3,a
   09DC 90 A0 11           3892 	mov	dptr,#(_DTX_REG2 + 0x0001)
   09DF 54 03              3893 	anl	a,#0x03
   09E1 F5 F0              3894 	mov	b,a
   09E3 E0                 3895 	movx	a,@dptr
   09E4 54 FC              3896 	anl	a,#0xfc
   09E6 45 F0              3897 	orl	a,b
   09E8 F0                 3898 	movx	@dptr,a
   09E9                    3899 00108$:
                           3900 ;	../../shared/src/spd_ctrl.c:406: cmx_G_INTPI_RING_7_0				= ring_speedtable[ck1g][fbck][rate][spdoft_intpi_ring];
   09E9 EC                 3901 	mov	a,r4
   09EA 24 C0              3902 	add	a,#_ring_speedtable
   09EC FB                 3903 	mov	r3,a
   09ED ED                 3904 	mov	a,r5
   09EE 34 E1              3905 	addc	a,#(_ring_speedtable >> 8)
   09F0 FE                 3906 	mov	r6,a
   09F1 E5*00              3907 	mov	a,_bp
   09F3 24 03              3908 	add	a,#0x03
   09F5 F8                 3909 	mov	r0,a
   09F6 E6                 3910 	mov	a,@r0
   09F7 2B                 3911 	add	a,r3
   09F8 FB                 3912 	mov	r3,a
   09F9 08                 3913 	inc	r0
   09FA E6                 3914 	mov	a,@r0
   09FB 3E                 3915 	addc	a,r6
   09FC FE                 3916 	mov	r6,a
   09FD EA                 3917 	mov	a,r2
   09FE 2B                 3918 	add	a,r3
   09FF FB                 3919 	mov	r3,a
   0A00 E4                 3920 	clr	a
   0A01 3E                 3921 	addc	a,r6
   0A02 FE                 3922 	mov	r6,a
   0A03 74 0D              3923 	mov	a,#0x0D
   0A05 2B                 3924 	add	a,r3
   0A06 F5 82              3925 	mov	dpl,a
   0A08 E4                 3926 	clr	a
   0A09 3E                 3927 	addc	a,r6
   0A0A F5 83              3928 	mov	dph,a
   0A0C E0                 3929 	movx	a,@dptr
   0A0D 90 E6 57           3930 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   0A10 F0                 3931 	movx	@dptr,a
                           3932 ;	../../shared/src/spd_ctrl.c:407: reg_INTPI_LCPLL_3_0 = cmx_G_INTPI_LCPLL_7_0;
   0A11 90 E6 56           3933 	mov	dptr,#(_CAL_DATA1 + 0x0002)
   0A14 E0                 3934 	movx	a,@dptr
   0A15 90 82 0C           3935 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   0A18 C4                 3936 	swap	a
   0A19 54 F0              3937 	anl	a,#(0xf0&0xf0)
   0A1B F5 F0              3938 	mov	b,a
   0A1D E0                 3939 	movx	a,@dptr
   0A1E 54 0F              3940 	anl	a,#0x0f
   0A20 45 F0              3941 	orl	a,b
   0A22 F0                 3942 	movx	@dptr,a
                           3943 ;	../../shared/src/spd_ctrl.c:408: reg_INTPI_RING_3_0 = cmx_G_INTPI_RING_7_0;
   0A23 90 E6 57           3944 	mov	dptr,#(_CAL_DATA1 + 0x0003)
   0A26 E0                 3945 	movx	a,@dptr
   0A27 90 82 0C           3946 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_131
   0A2A 54 0F              3947 	anl	a,#0x0f
   0A2C F5 F0              3948 	mov	b,a
   0A2E E0                 3949 	movx	a,@dptr
   0A2F 54 F0              3950 	anl	a,#0xf0
   0A31 45 F0              3951 	orl	a,b
   0A33 F0                 3952 	movx	@dptr,a
                           3953 ;	../../shared/src/spd_ctrl.c:409: reg_TX_INTPR_RING_1_0				= ring_speedtable[ck1g][fbck][rate][spdoft_tx_intpr_ring];
   0A34 EC                 3954 	mov	a,r4
   0A35 24 C0              3955 	add	a,#_ring_speedtable
   0A37 FB                 3956 	mov	r3,a
   0A38 ED                 3957 	mov	a,r5
   0A39 34 E1              3958 	addc	a,#(_ring_speedtable >> 8)
   0A3B FE                 3959 	mov	r6,a
   0A3C E5*00              3960 	mov	a,_bp
   0A3E 24 03              3961 	add	a,#0x03
   0A40 F8                 3962 	mov	r0,a
   0A41 E6                 3963 	mov	a,@r0
   0A42 2B                 3964 	add	a,r3
   0A43 FB                 3965 	mov	r3,a
   0A44 08                 3966 	inc	r0
   0A45 E6                 3967 	mov	a,@r0
   0A46 3E                 3968 	addc	a,r6
   0A47 FE                 3969 	mov	r6,a
   0A48 EA                 3970 	mov	a,r2
   0A49 2B                 3971 	add	a,r3
   0A4A FB                 3972 	mov	r3,a
   0A4B E4                 3973 	clr	a
   0A4C 3E                 3974 	addc	a,r6
   0A4D FE                 3975 	mov	r6,a
   0A4E 74 0E              3976 	mov	a,#0x0E
   0A50 2B                 3977 	add	a,r3
   0A51 F5 82              3978 	mov	dpl,a
   0A53 E4                 3979 	clr	a
   0A54 3E                 3980 	addc	a,r6
   0A55 F5 83              3981 	mov	dph,a
   0A57 E0                 3982 	movx	a,@dptr
   0A58 90 83 10           3983 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_196
   0A5B C4                 3984 	swap	a
   0A5C 54 30              3985 	anl	a,#(0xf0&0x30)
   0A5E F5 F0              3986 	mov	b,a
   0A60 E0                 3987 	movx	a,@dptr
   0A61 54 CF              3988 	anl	a,#0xcf
   0A63 45 F0              3989 	orl	a,b
   0A65 F0                 3990 	movx	@dptr,a
                           3991 ;	../../shared/src/spd_ctrl.c:417: reg_ICP_RING_3_0				= ring_speedtable[ck1g][fbck][rate][spdoft_icp_ring];
   0A66 EC                 3992 	mov	a,r4
   0A67 24 C0              3993 	add	a,#_ring_speedtable
   0A69 FB                 3994 	mov	r3,a
   0A6A ED                 3995 	mov	a,r5
   0A6B 34 E1              3996 	addc	a,#(_ring_speedtable >> 8)
   0A6D FE                 3997 	mov	r6,a
   0A6E E5*00              3998 	mov	a,_bp
   0A70 24 03              3999 	add	a,#0x03
   0A72 F8                 4000 	mov	r0,a
   0A73 E6                 4001 	mov	a,@r0
   0A74 2B                 4002 	add	a,r3
   0A75 FB                 4003 	mov	r3,a
   0A76 08                 4004 	inc	r0
   0A77 E6                 4005 	mov	a,@r0
   0A78 3E                 4006 	addc	a,r6
   0A79 FE                 4007 	mov	r6,a
   0A7A EA                 4008 	mov	a,r2
   0A7B 2B                 4009 	add	a,r3
   0A7C FB                 4010 	mov	r3,a
   0A7D E4                 4011 	clr	a
   0A7E 3E                 4012 	addc	a,r6
   0A7F FE                 4013 	mov	r6,a
   0A80 74 08              4014 	mov	a,#0x08
   0A82 2B                 4015 	add	a,r3
   0A83 F5 82              4016 	mov	dpl,a
   0A85 E4                 4017 	clr	a
   0A86 3E                 4018 	addc	a,r6
   0A87 F5 83              4019 	mov	dph,a
   0A89 E0                 4020 	movx	a,@dptr
   0A8A 90 82 F8           4021 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_190
   0A8D C4                 4022 	swap	a
   0A8E 54 F0              4023 	anl	a,#(0xf0&0xf0)
   0A90 F5 F0              4024 	mov	b,a
   0A92 E0                 4025 	movx	a,@dptr
   0A93 54 0F              4026 	anl	a,#0x0f
   0A95 45 F0              4027 	orl	a,b
   0A97 F0                 4028 	movx	@dptr,a
                           4029 ;	../../shared/src/spd_ctrl.c:418: reg_PLL_BAND_SEL_RING				= ring_speedtable[ck1g][fbck][rate][spdoft_pll_band_sel_ring];
   0A98 EC                 4030 	mov	a,r4
   0A99 24 C0              4031 	add	a,#_ring_speedtable
   0A9B FB                 4032 	mov	r3,a
   0A9C ED                 4033 	mov	a,r5
   0A9D 34 E1              4034 	addc	a,#(_ring_speedtable >> 8)
   0A9F FE                 4035 	mov	r6,a
   0AA0 E5*00              4036 	mov	a,_bp
   0AA2 24 03              4037 	add	a,#0x03
   0AA4 F8                 4038 	mov	r0,a
   0AA5 E6                 4039 	mov	a,@r0
   0AA6 2B                 4040 	add	a,r3
   0AA7 FB                 4041 	mov	r3,a
   0AA8 08                 4042 	inc	r0
   0AA9 E6                 4043 	mov	a,@r0
   0AAA 3E                 4044 	addc	a,r6
   0AAB FE                 4045 	mov	r6,a
   0AAC EA                 4046 	mov	a,r2
   0AAD 2B                 4047 	add	a,r3
   0AAE FB                 4048 	mov	r3,a
   0AAF E4                 4049 	clr	a
   0AB0 3E                 4050 	addc	a,r6
   0AB1 FE                 4051 	mov	r6,a
   0AB2 74 0F              4052 	mov	a,#0x0F
   0AB4 2B                 4053 	add	a,r3
   0AB5 F5 82              4054 	mov	dpl,a
   0AB7 E4                 4055 	clr	a
   0AB8 3E                 4056 	addc	a,r6
   0AB9 F5 83              4057 	mov	dph,a
   0ABB E0                 4058 	movx	a,@dptr
   0ABC 90 83 00           4059 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_192
   0ABF 13                 4060 	rrc	a
   0AC0 E0                 4061 	movx	a,@dptr
   0AC1 92 E2              4062 	mov	acc.2,c
   0AC3 F0                 4063 	movx	@dptr,a
                           4064 ;	../../shared/src/spd_ctrl.c:419: reg_PLL_LPF_C1_SEL_RING_1_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_c1_sel_ring]; 
   0AC4 EC                 4065 	mov	a,r4
   0AC5 24 C0              4066 	add	a,#_ring_speedtable
   0AC7 FB                 4067 	mov	r3,a
   0AC8 ED                 4068 	mov	a,r5
   0AC9 34 E1              4069 	addc	a,#(_ring_speedtable >> 8)
   0ACB FE                 4070 	mov	r6,a
   0ACC E5*00              4071 	mov	a,_bp
   0ACE 24 03              4072 	add	a,#0x03
   0AD0 F8                 4073 	mov	r0,a
   0AD1 E6                 4074 	mov	a,@r0
   0AD2 2B                 4075 	add	a,r3
   0AD3 FB                 4076 	mov	r3,a
   0AD4 08                 4077 	inc	r0
   0AD5 E6                 4078 	mov	a,@r0
   0AD6 3E                 4079 	addc	a,r6
   0AD7 FE                 4080 	mov	r6,a
   0AD8 EA                 4081 	mov	a,r2
   0AD9 2B                 4082 	add	a,r3
   0ADA FB                 4083 	mov	r3,a
   0ADB E4                 4084 	clr	a
   0ADC 3E                 4085 	addc	a,r6
   0ADD FE                 4086 	mov	r6,a
   0ADE 74 10              4087 	mov	a,#0x10
   0AE0 2B                 4088 	add	a,r3
   0AE1 F5 82              4089 	mov	dpl,a
   0AE3 E4                 4090 	clr	a
   0AE4 3E                 4091 	addc	a,r6
   0AE5 F5 83              4092 	mov	dph,a
   0AE7 E0                 4093 	movx	a,@dptr
   0AE8 90 82 FC           4094 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_191
   0AEB 03                 4095 	rr	a
   0AEC 03                 4096 	rr	a
   0AED 54 C0              4097 	anl	a,#(0xc0&0xc0)
   0AEF F5 F0              4098 	mov	b,a
   0AF1 E0                 4099 	movx	a,@dptr
   0AF2 54 3F              4100 	anl	a,#0x3f
   0AF4 45 F0              4101 	orl	a,b
   0AF6 F0                 4102 	movx	@dptr,a
                           4103 ;	../../shared/src/spd_ctrl.c:420: reg_PLL_LPF_C2_SEL_RING_1_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_c2_sel_ring]; 
   0AF7 EC                 4104 	mov	a,r4
   0AF8 24 C0              4105 	add	a,#_ring_speedtable
   0AFA FB                 4106 	mov	r3,a
   0AFB ED                 4107 	mov	a,r5
   0AFC 34 E1              4108 	addc	a,#(_ring_speedtable >> 8)
   0AFE FE                 4109 	mov	r6,a
   0AFF E5*00              4110 	mov	a,_bp
   0B01 24 03              4111 	add	a,#0x03
   0B03 F8                 4112 	mov	r0,a
   0B04 E6                 4113 	mov	a,@r0
   0B05 2B                 4114 	add	a,r3
   0B06 FB                 4115 	mov	r3,a
   0B07 08                 4116 	inc	r0
   0B08 E6                 4117 	mov	a,@r0
   0B09 3E                 4118 	addc	a,r6
   0B0A FE                 4119 	mov	r6,a
   0B0B EA                 4120 	mov	a,r2
   0B0C 2B                 4121 	add	a,r3
   0B0D FB                 4122 	mov	r3,a
   0B0E E4                 4123 	clr	a
   0B0F 3E                 4124 	addc	a,r6
   0B10 FE                 4125 	mov	r6,a
   0B11 74 11              4126 	mov	a,#0x11
   0B13 2B                 4127 	add	a,r3
   0B14 F5 82              4128 	mov	dpl,a
   0B16 E4                 4129 	clr	a
   0B17 3E                 4130 	addc	a,r6
   0B18 F5 83              4131 	mov	dph,a
   0B1A E0                 4132 	movx	a,@dptr
   0B1B 90 82 FC           4133 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_191
   0B1E C4                 4134 	swap	a
   0B1F 54 30              4135 	anl	a,#(0xf0&0x30)
   0B21 F5 F0              4136 	mov	b,a
   0B23 E0                 4137 	movx	a,@dptr
   0B24 54 CF              4138 	anl	a,#0xcf
   0B26 45 F0              4139 	orl	a,b
   0B28 F0                 4140 	movx	@dptr,a
                           4141 ;	../../shared/src/spd_ctrl.c:421: reg_PLL_LPF_R1_SEL_RING_2_0			= ring_speedtable[ck1g][fbck][rate][spdoft_pll_lpf_r1_sel_ring]; 
   0B29 EC                 4142 	mov	a,r4
   0B2A 24 C0              4143 	add	a,#_ring_speedtable
   0B2C FB                 4144 	mov	r3,a
   0B2D ED                 4145 	mov	a,r5
   0B2E 34 E1              4146 	addc	a,#(_ring_speedtable >> 8)
   0B30 FE                 4147 	mov	r6,a
   0B31 E5*00              4148 	mov	a,_bp
   0B33 24 03              4149 	add	a,#0x03
   0B35 F8                 4150 	mov	r0,a
   0B36 E6                 4151 	mov	a,@r0
   0B37 2B                 4152 	add	a,r3
   0B38 FB                 4153 	mov	r3,a
   0B39 08                 4154 	inc	r0
   0B3A E6                 4155 	mov	a,@r0
   0B3B 3E                 4156 	addc	a,r6
   0B3C FE                 4157 	mov	r6,a
   0B3D EA                 4158 	mov	a,r2
   0B3E 2B                 4159 	add	a,r3
   0B3F FB                 4160 	mov	r3,a
   0B40 E4                 4161 	clr	a
   0B41 3E                 4162 	addc	a,r6
   0B42 FE                 4163 	mov	r6,a
   0B43 74 12              4164 	mov	a,#0x12
   0B45 2B                 4165 	add	a,r3
   0B46 F5 82              4166 	mov	dpl,a
   0B48 E4                 4167 	clr	a
   0B49 3E                 4168 	addc	a,r6
   0B4A F5 83              4169 	mov	dph,a
   0B4C E0                 4170 	movx	a,@dptr
   0B4D 90 82 F8           4171 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_190
   0B50 25 E0              4172 	add	a,acc
   0B52 54 0E              4173 	anl	a,#0x0e
   0B54 F5 F0              4174 	mov	b,a
   0B56 E0                 4175 	movx	a,@dptr
   0B57 54 F1              4176 	anl	a,#0xf1
   0B59 45 F0              4177 	orl	a,b
   0B5B F0                 4178 	movx	@dptr,a
                           4179 ;	../../shared/src/spd_ctrl.c:423: temp			= (uint16_t)ring_speedtable[ck1g][fbck][rate][spdoft_pll_speed_thresh_ring+1]; 	temp<<=8;
   0B5C EC                 4180 	mov	a,r4
   0B5D 24 C0              4181 	add	a,#_ring_speedtable
   0B5F FB                 4182 	mov	r3,a
   0B60 ED                 4183 	mov	a,r5
   0B61 34 E1              4184 	addc	a,#(_ring_speedtable >> 8)
   0B63 FE                 4185 	mov	r6,a
   0B64 E5*00              4186 	mov	a,_bp
   0B66 24 03              4187 	add	a,#0x03
   0B68 F8                 4188 	mov	r0,a
   0B69 E6                 4189 	mov	a,@r0
   0B6A 2B                 4190 	add	a,r3
   0B6B FB                 4191 	mov	r3,a
   0B6C 08                 4192 	inc	r0
   0B6D E6                 4193 	mov	a,@r0
   0B6E 3E                 4194 	addc	a,r6
   0B6F FE                 4195 	mov	r6,a
   0B70 EA                 4196 	mov	a,r2
   0B71 2B                 4197 	add	a,r3
   0B72 FB                 4198 	mov	r3,a
   0B73 E4                 4199 	clr	a
   0B74 3E                 4200 	addc	a,r6
   0B75 FE                 4201 	mov	r6,a
   0B76 74 0A              4202 	mov	a,#0x0A
   0B78 2B                 4203 	add	a,r3
   0B79 F5 82              4204 	mov	dpl,a
   0B7B E4                 4205 	clr	a
   0B7C 3E                 4206 	addc	a,r6
   0B7D F5 83              4207 	mov	dph,a
   0B7F E0                 4208 	movx	a,@dptr
   0B80 FB                 4209 	mov	r3,a
   0B81 A8*00              4210 	mov	r0,_bp
   0B83 08                 4211 	inc	r0
   0B84 A6 03              4212 	mov	@r0,ar3
   0B86 08                 4213 	inc	r0
   0B87 76 00              4214 	mov	@r0,#0x00
   0B89 A8*00              4215 	mov	r0,_bp
   0B8B 08                 4216 	inc	r0
   0B8C E6                 4217 	mov	a,@r0
   0B8D 08                 4218 	inc	r0
   0B8E F6                 4219 	mov	@r0,a
   0B8F 18                 4220 	dec	r0
   0B90 76 00              4221 	mov	@r0,#0x00
                           4222 ;	../../shared/src/spd_ctrl.c:424: temp			+= (uint16_t)ring_speedtable[ck1g][fbck][rate][spdoft_pll_speed_thresh_ring];
   0B92 EC                 4223 	mov	a,r4
   0B93 24 C0              4224 	add	a,#_ring_speedtable
   0B95 FF                 4225 	mov	r7,a
   0B96 ED                 4226 	mov	a,r5
   0B97 34 E1              4227 	addc	a,#(_ring_speedtable >> 8)
   0B99 FB                 4228 	mov	r3,a
   0B9A E5*00              4229 	mov	a,_bp
   0B9C 24 03              4230 	add	a,#0x03
   0B9E F8                 4231 	mov	r0,a
   0B9F E6                 4232 	mov	a,@r0
   0BA0 2F                 4233 	add	a,r7
   0BA1 FF                 4234 	mov	r7,a
   0BA2 08                 4235 	inc	r0
   0BA3 E6                 4236 	mov	a,@r0
   0BA4 3B                 4237 	addc	a,r3
   0BA5 FB                 4238 	mov	r3,a
   0BA6 EA                 4239 	mov	a,r2
   0BA7 2F                 4240 	add	a,r7
   0BA8 FF                 4241 	mov	r7,a
   0BA9 E4                 4242 	clr	a
   0BAA 3B                 4243 	addc	a,r3
   0BAB FB                 4244 	mov	r3,a
   0BAC 74 09              4245 	mov	a,#0x09
   0BAE 2F                 4246 	add	a,r7
   0BAF F5 82              4247 	mov	dpl,a
   0BB1 E4                 4248 	clr	a
   0BB2 3B                 4249 	addc	a,r3
   0BB3 F5 83              4250 	mov	dph,a
   0BB5 E0                 4251 	movx	a,@dptr
   0BB6 FB                 4252 	mov	r3,a
   0BB7 7E 00              4253 	mov	r6,#0x00
   0BB9 A8*00              4254 	mov	r0,_bp
   0BBB 08                 4255 	inc	r0
   0BBC EB                 4256 	mov	a,r3
   0BBD 26                 4257 	add	a,@r0
   0BBE F6                 4258 	mov	@r0,a
   0BBF EE                 4259 	mov	a,r6
   0BC0 08                 4260 	inc	r0
   0BC1 36                 4261 	addc	a,@r0
   0BC2 F6                 4262 	mov	@r0,a
                           4263 ;	../../shared/src/spd_ctrl.c:425: temp <<= FBC_RATIO;
   0BC3 90 E6 14           4264 	mov	dptr,#_CONTROL_CONFIG4
   0BC6 E0                 4265 	movx	a,@dptr
   0BC7 FB                 4266 	mov	r3,a
   0BC8 8B F0              4267 	mov	b,r3
   0BCA 05 F0              4268 	inc	b
   0BCC A8*00              4269 	mov	r0,_bp
   0BCE 08                 4270 	inc	r0
   0BCF 80 09              4271 	sjmp	00123$
   0BD1                    4272 00122$:
   0BD1 E6                 4273 	mov	a,@r0
   0BD2 25 E0              4274 	add	a,acc
   0BD4 F6                 4275 	mov	@r0,a
   0BD5 08                 4276 	inc	r0
   0BD6 E6                 4277 	mov	a,@r0
   0BD7 33                 4278 	rlc	a
   0BD8 F6                 4279 	mov	@r0,a
   0BD9 18                 4280 	dec	r0
   0BDA                    4281 00123$:
   0BDA D5 F0 F4           4282 	djnz	b,00122$
                           4283 ;	../../shared/src/spd_ctrl.c:426: cmx_PLL_SPEED_THRESH_RING_15_0 = temp;
   0BDD 90 E6 18           4284 	mov	dptr,#_CONTROL_CONFIG5
   0BE0 A8*00              4285 	mov	r0,_bp
   0BE2 08                 4286 	inc	r0
   0BE3 E6                 4287 	mov	a,@r0
   0BE4 F0                 4288 	movx	@dptr,a
   0BE5 A3                 4289 	inc	dptr
   0BE6 08                 4290 	inc	r0
   0BE7 E6                 4291 	mov	a,@r0
   0BE8 F0                 4292 	movx	@dptr,a
                           4293 ;	../../shared/src/spd_ctrl.c:433: reg_SSC_STEP_125PPM_RING_3_0		= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_step_125ppm_ring];
   0BE9 EC                 4294 	mov	a,r4
   0BEA 24 C0              4295 	add	a,#_ring_speedtable
   0BEC FB                 4296 	mov	r3,a
   0BED ED                 4297 	mov	a,r5
   0BEE 34 E1              4298 	addc	a,#(_ring_speedtable >> 8)
   0BF0 FE                 4299 	mov	r6,a
   0BF1 E5*00              4300 	mov	a,_bp
   0BF3 24 03              4301 	add	a,#0x03
   0BF5 F8                 4302 	mov	r0,a
   0BF6 E6                 4303 	mov	a,@r0
   0BF7 2B                 4304 	add	a,r3
   0BF8 FB                 4305 	mov	r3,a
   0BF9 08                 4306 	inc	r0
   0BFA E6                 4307 	mov	a,@r0
   0BFB 3E                 4308 	addc	a,r6
   0BFC FE                 4309 	mov	r6,a
   0BFD EA                 4310 	mov	a,r2
   0BFE 2B                 4311 	add	a,r3
   0BFF FB                 4312 	mov	r3,a
   0C00 E4                 4313 	clr	a
   0C01 3E                 4314 	addc	a,r6
   0C02 FE                 4315 	mov	r6,a
   0C03 74 18              4316 	mov	a,#0x18
   0C05 2B                 4317 	add	a,r3
   0C06 F5 82              4318 	mov	dpl,a
   0C08 E4                 4319 	clr	a
   0C09 3E                 4320 	addc	a,r6
   0C0A F5 83              4321 	mov	dph,a
   0C0C E0                 4322 	movx	a,@dptr
   0C0D 90 A0 0C           4323 	mov	dptr,#_DTX_REG1
   0C10 54 0F              4324 	anl	a,#0x0f
   0C12 F5 F0              4325 	mov	b,a
   0C14 E0                 4326 	movx	a,@dptr
   0C15 54 F0              4327 	anl	a,#0xf0
   0C17 45 F0              4328 	orl	a,b
   0C19 F0                 4329 	movx	@dptr,a
                           4330 ;	../../shared/src/spd_ctrl.c:434: reg_SSC_M_RING_12_0_b0			= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_m_ring];
   0C1A EC                 4331 	mov	a,r4
   0C1B 24 C0              4332 	add	a,#_ring_speedtable
   0C1D FB                 4333 	mov	r3,a
   0C1E ED                 4334 	mov	a,r5
   0C1F 34 E1              4335 	addc	a,#(_ring_speedtable >> 8)
   0C21 FE                 4336 	mov	r6,a
   0C22 E5*00              4337 	mov	a,_bp
   0C24 24 03              4338 	add	a,#0x03
   0C26 F8                 4339 	mov	r0,a
   0C27 E6                 4340 	mov	a,@r0
   0C28 2B                 4341 	add	a,r3
   0C29 FB                 4342 	mov	r3,a
   0C2A 08                 4343 	inc	r0
   0C2B E6                 4344 	mov	a,@r0
   0C2C 3E                 4345 	addc	a,r6
   0C2D FE                 4346 	mov	r6,a
   0C2E EA                 4347 	mov	a,r2
   0C2F 2B                 4348 	add	a,r3
   0C30 FB                 4349 	mov	r3,a
   0C31 E4                 4350 	clr	a
   0C32 3E                 4351 	addc	a,r6
   0C33 FE                 4352 	mov	r6,a
   0C34 74 19              4353 	mov	a,#0x19
   0C36 2B                 4354 	add	a,r3
   0C37 F5 82              4355 	mov	dpl,a
   0C39 E4                 4356 	clr	a
   0C3A 3E                 4357 	addc	a,r6
   0C3B F5 83              4358 	mov	dph,a
   0C3D E0                 4359 	movx	a,@dptr
   0C3E 90 A0 16           4360 	mov	dptr,#(_DTX_REG3 + 0x0002)
   0C41 F0                 4361 	movx	@dptr,a
                           4362 ;	../../shared/src/spd_ctrl.c:435: reg_SSC_M_RING_12_0_b1			= ring_speedtable[ck1g][fbck][rate][spdoft_ssc_m_ring+1];
   0C42 EC                 4363 	mov	a,r4
   0C43 24 C0              4364 	add	a,#_ring_speedtable
   0C45 FC                 4365 	mov	r4,a
   0C46 ED                 4366 	mov	a,r5
   0C47 34 E1              4367 	addc	a,#(_ring_speedtable >> 8)
   0C49 FD                 4368 	mov	r5,a
   0C4A E5*00              4369 	mov	a,_bp
   0C4C 24 03              4370 	add	a,#0x03
   0C4E F8                 4371 	mov	r0,a
   0C4F E6                 4372 	mov	a,@r0
   0C50 2C                 4373 	add	a,r4
   0C51 FC                 4374 	mov	r4,a
   0C52 08                 4375 	inc	r0
   0C53 E6                 4376 	mov	a,@r0
   0C54 3D                 4377 	addc	a,r5
   0C55 FD                 4378 	mov	r5,a
   0C56 EA                 4379 	mov	a,r2
   0C57 2C                 4380 	add	a,r4
   0C58 FA                 4381 	mov	r2,a
   0C59 E4                 4382 	clr	a
   0C5A 3D                 4383 	addc	a,r5
   0C5B FB                 4384 	mov	r3,a
   0C5C 74 1A              4385 	mov	a,#0x1A
   0C5E 2A                 4386 	add	a,r2
   0C5F F5 82              4387 	mov	dpl,a
   0C61 E4                 4388 	clr	a
   0C62 3B                 4389 	addc	a,r3
   0C63 F5 83              4390 	mov	dph,a
   0C65 E0                 4391 	movx	a,@dptr
   0C66 90 A0 17           4392 	mov	dptr,#(_DTX_REG3 + 0x0003)
   0C69 54 1F              4393 	anl	a,#0x1f
   0C6B F5 F0              4394 	mov	b,a
   0C6D E0                 4395 	movx	a,@dptr
   0C6E 54 E0              4396 	anl	a,#0xe0
   0C70 45 F0              4397 	orl	a,b
   0C72 F0                 4398 	movx	@dptr,a
                           4399 ;	../../shared/src/spd_ctrl.c:438: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   0C73 90 22 B4           4400 	mov	dptr,#_MCU_DEBUG0_LANE
   0C76 74 39              4401 	mov	a,#0x39
   0C78 F0                 4402 	movx	@dptr,a
   0C79 85*00 81           4403 	mov	sp,_bp
   0C7C D0*00              4404 	pop	_bp
   0C7E 22                 4405 	ret
                           4406 ;------------------------------------------------------------
                           4407 ;Allocation info for local variables in function 'get_gen_memory_index'
                           4408 ;------------------------------------------------------------
                           4409 ;gen                       Allocated to registers r2 
                           4410 ;serdes_gen_tb0            Allocated to stack - offset 1
                           4411 ;serdes_gen_tb1            Allocated to stack - offset 18
                           4412 ;------------------------------------------------------------
                           4413 ;	../../shared/src/spd_ctrl.c:443: uint8_t get_gen_memory_index(uint8_t gen) {
                           4414 ;	-----------------------------------------
                           4415 ;	 function get_gen_memory_index
                           4416 ;	-----------------------------------------
   0C7F                    4417 _get_gen_memory_index:
   0C7F C0*00              4418 	push	_bp
   0C81 E5 81              4419 	mov	a,sp
   0C83 F5*00              4420 	mov	_bp,a
   0C85 24 22              4421 	add	a,#0x22
   0C87 F5 81              4422 	mov	sp,a
   0C89 AA 82              4423 	mov	r2,dpl
                           4424 ;	../../shared/src/spd_ctrl.c:446: uint8_t serdes_gen_tb0[] = { 0, 1, 2, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 4, 0, 0, 0};
   0C8B A8*00              4425 	mov	r0,_bp
   0C8D 08                 4426 	inc	r0
   0C8E 76 00              4427 	mov	@r0,#0x00
   0C90 E8                 4428 	mov	a,r0
   0C91 04                 4429 	inc	a
   0C92 F9                 4430 	mov	r1,a
   0C93 77 01              4431 	mov	@r1,#0x01
   0C95 74 02              4432 	mov	a,#0x02
   0C97 28                 4433 	add	a,r0
   0C98 F9                 4434 	mov	r1,a
   0C99 77 02              4435 	mov	@r1,#0x02
   0C9B 74 03              4436 	mov	a,#0x03
   0C9D 28                 4437 	add	a,r0
   0C9E F9                 4438 	mov	r1,a
   0C9F 77 00              4439 	mov	@r1,#0x00
   0CA1 74 04              4440 	mov	a,#0x04
   0CA3 28                 4441 	add	a,r0
   0CA4 F9                 4442 	mov	r1,a
   0CA5 77 03              4443 	mov	@r1,#0x03
   0CA7 74 05              4444 	mov	a,#0x05
   0CA9 28                 4445 	add	a,r0
   0CAA F9                 4446 	mov	r1,a
   0CAB 77 00              4447 	mov	@r1,#0x00
   0CAD 74 06              4448 	mov	a,#0x06
   0CAF 28                 4449 	add	a,r0
   0CB0 F9                 4450 	mov	r1,a
   0CB1 77 00              4451 	mov	@r1,#0x00
   0CB3 74 07              4452 	mov	a,#0x07
   0CB5 28                 4453 	add	a,r0
   0CB6 F9                 4454 	mov	r1,a
   0CB7 77 00              4455 	mov	@r1,#0x00
   0CB9 74 08              4456 	mov	a,#0x08
   0CBB 28                 4457 	add	a,r0
   0CBC F9                 4458 	mov	r1,a
   0CBD 77 00              4459 	mov	@r1,#0x00
   0CBF 74 09              4460 	mov	a,#0x09
   0CC1 28                 4461 	add	a,r0
   0CC2 F9                 4462 	mov	r1,a
   0CC3 77 00              4463 	mov	@r1,#0x00
   0CC5 74 0A              4464 	mov	a,#0x0A
   0CC7 28                 4465 	add	a,r0
   0CC8 F9                 4466 	mov	r1,a
   0CC9 77 00              4467 	mov	@r1,#0x00
   0CCB 74 0B              4468 	mov	a,#0x0B
   0CCD 28                 4469 	add	a,r0
   0CCE F9                 4470 	mov	r1,a
   0CCF 77 00              4471 	mov	@r1,#0x00
   0CD1 74 0C              4472 	mov	a,#0x0C
   0CD3 28                 4473 	add	a,r0
   0CD4 F9                 4474 	mov	r1,a
   0CD5 77 00              4475 	mov	@r1,#0x00
   0CD7 74 0D              4476 	mov	a,#0x0D
   0CD9 28                 4477 	add	a,r0
   0CDA F9                 4478 	mov	r1,a
   0CDB 77 04              4479 	mov	@r1,#0x04
   0CDD 74 0E              4480 	mov	a,#0x0E
   0CDF 28                 4481 	add	a,r0
   0CE0 F9                 4482 	mov	r1,a
   0CE1 77 00              4483 	mov	@r1,#0x00
   0CE3 74 0F              4484 	mov	a,#0x0F
   0CE5 28                 4485 	add	a,r0
   0CE6 F9                 4486 	mov	r1,a
   0CE7 77 00              4487 	mov	@r1,#0x00
   0CE9 74 10              4488 	mov	a,#0x10
   0CEB 28                 4489 	add	a,r0
   0CEC F9                 4490 	mov	r1,a
   0CED 77 00              4491 	mov	@r1,#0x00
                           4492 ;	../../shared/src/spd_ctrl.c:447: uint8_t serdes_gen_tb1[] = { 0, 1, 0, 0, 2, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0};
   0CEF E5*00              4493 	mov	a,_bp
   0CF1 24 12              4494 	add	a,#0x12
   0CF3 F9                 4495 	mov	r1,a
   0CF4 77 00              4496 	mov	@r1,#0x00
   0CF6 E9                 4497 	mov	a,r1
   0CF7 04                 4498 	inc	a
   0CF8 C0 00              4499 	push	ar0
   0CFA F8                 4500 	mov	r0,a
   0CFB 76 01              4501 	mov	@r0,#0x01
   0CFD 74 02              4502 	mov	a,#0x02
   0CFF 29                 4503 	add	a,r1
   0D00 F8                 4504 	mov	r0,a
   0D01 76 00              4505 	mov	@r0,#0x00
   0D03 74 03              4506 	mov	a,#0x03
   0D05 29                 4507 	add	a,r1
   0D06 F8                 4508 	mov	r0,a
   0D07 76 00              4509 	mov	@r0,#0x00
   0D09 74 04              4510 	mov	a,#0x04
   0D0B 29                 4511 	add	a,r1
   0D0C F8                 4512 	mov	r0,a
   0D0D 76 02              4513 	mov	@r0,#0x02
   0D0F 74 05              4514 	mov	a,#0x05
   0D11 29                 4515 	add	a,r1
   0D12 F8                 4516 	mov	r0,a
   0D13 76 00              4517 	mov	@r0,#0x00
   0D15 74 06              4518 	mov	a,#0x06
   0D17 29                 4519 	add	a,r1
   0D18 F8                 4520 	mov	r0,a
   0D19 76 00              4521 	mov	@r0,#0x00
   0D1B 74 07              4522 	mov	a,#0x07
   0D1D 29                 4523 	add	a,r1
   0D1E F8                 4524 	mov	r0,a
   0D1F 76 03              4525 	mov	@r0,#0x03
   0D21 74 08              4526 	mov	a,#0x08
   0D23 29                 4527 	add	a,r1
   0D24 F8                 4528 	mov	r0,a
   0D25 76 00              4529 	mov	@r0,#0x00
   0D27 74 09              4530 	mov	a,#0x09
   0D29 29                 4531 	add	a,r1
   0D2A F8                 4532 	mov	r0,a
   0D2B 76 00              4533 	mov	@r0,#0x00
   0D2D 74 0A              4534 	mov	a,#0x0A
   0D2F 29                 4535 	add	a,r1
   0D30 F8                 4536 	mov	r0,a
   0D31 76 00              4537 	mov	@r0,#0x00
   0D33 74 0B              4538 	mov	a,#0x0B
   0D35 29                 4539 	add	a,r1
   0D36 F8                 4540 	mov	r0,a
   0D37 76 00              4541 	mov	@r0,#0x00
   0D39 74 0C              4542 	mov	a,#0x0C
   0D3B 29                 4543 	add	a,r1
   0D3C F8                 4544 	mov	r0,a
   0D3D 76 00              4545 	mov	@r0,#0x00
   0D3F 74 0D              4546 	mov	a,#0x0D
   0D41 29                 4547 	add	a,r1
   0D42 F8                 4548 	mov	r0,a
   0D43 76 00              4549 	mov	@r0,#0x00
   0D45 74 0E              4550 	mov	a,#0x0E
   0D47 29                 4551 	add	a,r1
   0D48 F8                 4552 	mov	r0,a
   0D49 76 00              4553 	mov	@r0,#0x00
   0D4B 74 0F              4554 	mov	a,#0x0F
   0D4D 29                 4555 	add	a,r1
   0D4E F8                 4556 	mov	r0,a
   0D4F 76 00              4557 	mov	@r0,#0x00
   0D51 74 10              4558 	mov	a,#0x10
   0D53 29                 4559 	add	a,r1
   0D54 F8                 4560 	mov	r0,a
   0D55 76 00              4561 	mov	@r0,#0x00
   0D57 D0 00              4562 	pop	ar0
                           4563 ;	../../shared/src/spd_ctrl.c:449: if(cmx_ETHERNET_CFG_1_0==1 || cmx_ETHERNET_CFG_1_0==2) return serdes_gen_tb0[gen];
   0D59 90 E6 04           4564 	mov	dptr,#_CONTROL_CONFIG0
   0D5C E0                 4565 	movx	a,@dptr
   0D5D 54 03              4566 	anl	a,#0x03
   0D5F FB                 4567 	mov	r3,a
   0D60 BB 01 02           4568 	cjne	r3,#0x01,00112$
   0D63 80 0A              4569 	sjmp	00104$
   0D65                    4570 00112$:
   0D65 90 E6 04           4571 	mov	dptr,#_CONTROL_CONFIG0
   0D68 E0                 4572 	movx	a,@dptr
   0D69 54 03              4573 	anl	a,#0x03
   0D6B FB                 4574 	mov	r3,a
   0D6C BB 02 07           4575 	cjne	r3,#0x02,00105$
   0D6F                    4576 00104$:
   0D6F EA                 4577 	mov	a,r2
   0D70 28                 4578 	add	a,r0
   0D71 F8                 4579 	mov	r0,a
   0D72 86 82              4580 	mov	dpl,@r0
   0D74 80 14              4581 	sjmp	00108$
   0D76                    4582 00105$:
                           4583 ;	../../shared/src/spd_ctrl.c:450: else if(cmx_ETHERNET_CFG_1_0==3) return	serdes_gen_tb1[gen];
   0D76 90 E6 04           4584 	mov	dptr,#_CONTROL_CONFIG0
   0D79 E0                 4585 	movx	a,@dptr
   0D7A 54 03              4586 	anl	a,#0x03
   0D7C FB                 4587 	mov	r3,a
   0D7D BB 03 07           4588 	cjne	r3,#0x03,00102$
   0D80 EA                 4589 	mov	a,r2
   0D81 29                 4590 	add	a,r1
   0D82 F9                 4591 	mov	r1,a
   0D83 87 82              4592 	mov	dpl,@r1
   0D85 80 03              4593 	sjmp	00108$
   0D87                    4594 00102$:
                           4595 ;	../../shared/src/spd_ctrl.c:451: else return 0;
   0D87 75 82 00           4596 	mov	dpl,#0x00
   0D8A                    4597 00108$:
   0D8A 85*00 81           4598 	mov	sp,_bp
   0D8D D0*00              4599 	pop	_bp
   0D8F 22                 4600 	ret
                           4601 ;------------------------------------------------------------
                           4602 ;Allocation info for local variables in function 'loadspeedtbl_gen'
                           4603 ;------------------------------------------------------------
                           4604 ;temp                      Allocated to registers r4 r5 
                           4605 ;gen                       Allocated to registers r2 
                           4606 ;------------------------------------------------------------
                           4607 ;	../../shared/src/spd_ctrl.c:455: void loadspeedtbl_gen(void) {
                           4608 ;	-----------------------------------------
                           4609 ;	 function loadspeedtbl_gen
                           4610 ;	-----------------------------------------
   0D90                    4611 _loadspeedtbl_gen:
                           4612 ;	../../shared/src/spd_ctrl.c:460: gen = gen_tx;
   0D90 90s00r00           4613 	mov	dptr,#_gen_tx
   0D93 E0                 4614 	movx	a,@dptr
   0D94 FA                 4615 	mov	r2,a
                           4616 ;	../../shared/src/spd_ctrl.c:463: if(phy_mode==SERDES) { 
   0D95 90 A3 16           4617 	mov	dptr,#(_SYSTEM + 0x0002)
   0D98 E0                 4618 	movx	a,@dptr
   0D99 54 07              4619 	anl	a,#0x07
   0D9B FB                 4620 	mov	r3,a
   0D9C BB 04 2A           4621 	cjne	r3,#0x04,00102$
                           4622 ;	../../shared/src/spd_ctrl.c:464: gen = min(reg_PIN_PHY_GEN_TX_RD_LANE_3_0, cmx_PHY_GEN_MAX_3_0);
   0D9F 90 E6 2C           4623 	mov	dptr,#_CONTROL_CONFIG8
   0DA2 E0                 4624 	movx	a,@dptr
   0DA3 54 0F              4625 	anl	a,#0x0f
   0DA5 FB                 4626 	mov	r3,a
   0DA6 90 20 33           4627 	mov	dptr,#(_SPD_CTRL_TX_LANE_REG1_LANE + 0x0003)
   0DA9 E0                 4628 	movx	a,@dptr
   0DAA C4                 4629 	swap	a
   0DAB 54 0F              4630 	anl	a,#0x0f
   0DAD F5 82              4631 	mov	dpl,a
   0DAF C0 03              4632 	push	ar3
   0DB1 78r00              4633 	mov	r0,#_min
   0DB3 79s00              4634 	mov	r1,#(_min >> 8)
   0DB5 7As00              4635 	mov	r2,#(_min >> 16)
   0DB7 12s00r00           4636 	lcall	__sdcc_banked_call
   0DBA AB 82              4637 	mov	r3,dpl
   0DBC 15 81              4638 	dec	sp
   0DBE 8B 02              4639 	mov	ar2,r3
                           4640 ;	../../shared/src/spd_ctrl.c:465: gen = get_gen_memory_index(gen);
   0DC0 8A 82              4641 	mov	dpl,r2
   0DC2 12s0Cr7F           4642 	lcall	_get_gen_memory_index
   0DC5 AB 82              4643 	mov	r3,dpl
   0DC7 8B 02              4644 	mov	ar2,r3
   0DC9                    4645 00102$:
                           4646 ;	../../shared/src/spd_ctrl.c:497: gen_pll_rate = speedtable[gen][spdoft_pll_rate_sel_tx]; 
   0DC9 EA                 4647 	mov	a,r2
   0DCA 75 F0 50           4648 	mov	b,#0x50
   0DCD A4                 4649 	mul	ab
   0DCE FB                 4650 	mov	r3,a
   0DCF AC F0              4651 	mov	r4,b
   0DD1 24 04              4652 	add	a,#_speedtable
   0DD3 F5 82              4653 	mov	dpl,a
   0DD5 EC                 4654 	mov	a,r4
   0DD6 34 63              4655 	addc	a,#(_speedtable >> 8)
   0DD8 F5 83              4656 	mov	dph,a
   0DDA E0                 4657 	movx	a,@dptr
   0DDB FD                 4658 	mov	r5,a
   0DDC 90s00r00           4659 	mov	dptr,#_gen_pll_rate
   0DDF F0                 4660 	movx	@dptr,a
                           4661 ;	../../shared/src/spd_ctrl.c:498: if(gen_pll_rate>1 || phy_mode==SERDES) tx_pll_rate = 0;
   0DE0 74 01              4662 	mov	a,#0x01
   0DE2 B5 05 00           4663 	cjne	a,ar5,00207$
   0DE5                    4664 00207$:
   0DE5 40 0A              4665 	jc	00103$
   0DE7 90 A3 16           4666 	mov	dptr,#(_SYSTEM + 0x0002)
   0DEA E0                 4667 	movx	a,@dptr
   0DEB 54 07              4668 	anl	a,#0x07
   0DED FE                 4669 	mov	r6,a
   0DEE BE 04 04           4670 	cjne	r6,#0x04,00104$
   0DF1                    4671 00103$:
   0DF1 C2*00              4672 	clr	_tx_pll_rate
   0DF3 80 05              4673 	sjmp	00105$
   0DF5                    4674 00104$:
                           4675 ;	../../shared/src/spd_ctrl.c:499: else tx_pll_rate = gen_pll_rate;
   0DF5 ED                 4676 	mov	a,r5
   0DF6 24 FF              4677 	add	a,#0xff
   0DF8 92*00              4678 	mov	_tx_pll_rate,c
   0DFA                    4679 00105$:
                           4680 ;	../../shared/src/spd_ctrl.c:500: use_ring_pll = speedtable[gen][spdoft_tx_ck_sel_lane]; 
   0DFA EB                 4681 	mov	a,r3
   0DFB 24 04              4682 	add	a,#_speedtable
   0DFD FE                 4683 	mov	r6,a
   0DFE EC                 4684 	mov	a,r4
   0DFF 34 63              4685 	addc	a,#(_speedtable >> 8)
   0E01 FF                 4686 	mov	r7,a
   0E02 8E 82              4687 	mov	dpl,r6
   0E04 8F 83              4688 	mov	dph,r7
   0E06 A3                 4689 	inc	dptr
   0E07 E0                 4690 	movx	a,@dptr
   0E08 24 FF              4691 	add	a,#0xff
   0E0A 92*00              4692 	mov	_use_ring_pll,c
                           4693 ;	../../shared/src/spd_ctrl.c:502: reg_MCU_DEBUG0_LANE_7_0 = 0x33;
   0E0C 90 22 B4           4694 	mov	dptr,#_MCU_DEBUG0_LANE
   0E0F 74 33              4695 	mov	a,#0x33
   0E11 F0                 4696 	movx	@dptr,a
                           4697 ;	../../shared/src/spd_ctrl.c:503: reg_MCU_DEBUG1_LANE_7_0 = gen_tx;
   0E12 90s00r00           4698 	mov	dptr,#_gen_tx
   0E15 E0                 4699 	movx	a,@dptr
   0E16 90 22 B5           4700 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0001)
   0E19 F0                 4701 	movx	@dptr,a
                           4702 ;	../../shared/src/spd_ctrl.c:504: reg_MCU_DEBUG2_LANE_7_0 = gen;
   0E1A 90 22 B6           4703 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0002)
   0E1D EA                 4704 	mov	a,r2
   0E1E F0                 4705 	movx	@dptr,a
                           4706 ;	../../shared/src/spd_ctrl.c:505: reg_MCU_DEBUG3_LANE_7_0 = gen_pll_rate;
   0E1F 90 22 B7           4707 	mov	dptr,#(_MCU_DEBUG0_LANE + 0x0003)
   0E22 ED                 4708 	mov	a,r5
   0E23 F0                 4709 	movx	@dptr,a
                           4710 ;	../../shared/src/spd_ctrl.c:506: reg_MCU_DEBUG4_LANE_7_0 = max_gen;
   0E24 90 63 00           4711 	mov	dptr,#_max_gen
   0E27 E0                 4712 	movx	a,@dptr
   0E28 90 22 B8           4713 	mov	dptr,#_MCU_DEBUG1_LANE
   0E2B F0                 4714 	movx	@dptr,a
                           4715 ;	../../shared/src/spd_ctrl.c:507: reg_MCU_DEBUG5_LANE_7_0 = ring_pll_enabled;
   0E2C A2*00              4716 	mov	c,_ring_pll_enabled
   0E2E E4                 4717 	clr	a
   0E2F 33                 4718 	rlc	a
   0E30 90 22 B9           4719 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0001)
   0E33 F0                 4720 	movx	@dptr,a
                           4721 ;	../../shared/src/spd_ctrl.c:508: reg_MCU_DEBUG6_LANE_7_0 = use_ring_pll;
   0E34 A2*00              4722 	mov	c,_use_ring_pll
   0E36 E4                 4723 	clr	a
   0E37 33                 4724 	rlc	a
   0E38 90 22 BA           4725 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0002)
   0E3B F0                 4726 	movx	@dptr,a
                           4727 ;	../../shared/src/spd_ctrl.c:509: reg_MCU_DEBUG7_LANE_7_0 = tx_pll_rate;
   0E3C A2*00              4728 	mov	c,_tx_pll_rate
   0E3E E4                 4729 	clr	a
   0E3F 33                 4730 	rlc	a
   0E40 90 22 BB           4731 	mov	dptr,#(_MCU_DEBUG1_LANE + 0x0003)
   0E43 F0                 4732 	movx	@dptr,a
                           4733 ;	../../shared/src/spd_ctrl.c:510: reg_MCU_DEBUG8_LANE_7_0 = ring_lane_sel;
   0E44 90s00r00           4734 	mov	dptr,#_ring_lane_sel
   0E47 E0                 4735 	movx	a,@dptr
   0E48 FD                 4736 	mov	r5,a
   0E49 90 22 BC           4737 	mov	dptr,#_MCU_DEBUG2_LANE
   0E4C F0                 4738 	movx	@dptr,a
                           4739 ;	../../shared/src/spd_ctrl.c:513: if(speedtable[gen][spdoft_pu_f1p_s_o_lane]) reg_PU_F1P_S_O_LANE = 1;
   0E4D EB                 4740 	mov	a,r3
   0E4E 24 04              4741 	add	a,#_speedtable
   0E50 FE                 4742 	mov	r6,a
   0E51 EC                 4743 	mov	a,r4
   0E52 34 63              4744 	addc	a,#(_speedtable >> 8)
   0E54 FF                 4745 	mov	r7,a
   0E55 74 35              4746 	mov	a,#0x35
   0E57 2E                 4747 	add	a,r6
   0E58 FE                 4748 	mov	r6,a
   0E59 E4                 4749 	clr	a
   0E5A 3F                 4750 	addc	a,r7
   0E5B FF                 4751 	mov	r7,a
   0E5C 8E 82              4752 	mov	dpl,r6
   0E5E 8F 83              4753 	mov	dph,r7
   0E60 E0                 4754 	movx	a,@dptr
   0E61 60 07              4755 	jz	00108$
   0E63 90 00 60           4756 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0E66 E0                 4757 	movx	a,@dptr
   0E67 44 20              4758 	orl	a,#0x20
   0E69 F0                 4759 	movx	@dptr,a
   0E6A                    4760 00108$:
                           4761 ;	../../shared/src/spd_ctrl.c:514: if(speedtable[gen][spdoft_pu_f1p_d_o_lane]) reg_PU_F1P_D_O_LANE = 1;
   0E6A EB                 4762 	mov	a,r3
   0E6B 24 04              4763 	add	a,#_speedtable
   0E6D FE                 4764 	mov	r6,a
   0E6E EC                 4765 	mov	a,r4
   0E6F 34 63              4766 	addc	a,#(_speedtable >> 8)
   0E71 FF                 4767 	mov	r7,a
   0E72 74 33              4768 	mov	a,#0x33
   0E74 2E                 4769 	add	a,r6
   0E75 FE                 4770 	mov	r6,a
   0E76 E4                 4771 	clr	a
   0E77 3F                 4772 	addc	a,r7
   0E78 FF                 4773 	mov	r7,a
   0E79 8E 82              4774 	mov	dpl,r6
   0E7B 8F 83              4775 	mov	dph,r7
   0E7D E0                 4776 	movx	a,@dptr
   0E7E 60 07              4777 	jz	00110$
   0E80 90 00 60           4778 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0E83 E0                 4779 	movx	a,@dptr
   0E84 44 80              4780 	orl	a,#0x80
   0E86 F0                 4781 	movx	@dptr,a
   0E87                    4782 00110$:
                           4783 ;	../../shared/src/spd_ctrl.c:515: if(speedtable[gen][spdoft_pu_f1p_d_e_lane]) reg_PU_F1P_D_E_LANE = 1;
   0E87 EB                 4784 	mov	a,r3
   0E88 24 04              4785 	add	a,#_speedtable
   0E8A FE                 4786 	mov	r6,a
   0E8B EC                 4787 	mov	a,r4
   0E8C 34 63              4788 	addc	a,#(_speedtable >> 8)
   0E8E FF                 4789 	mov	r7,a
   0E8F 74 2F              4790 	mov	a,#0x2F
   0E91 2E                 4791 	add	a,r6
   0E92 FE                 4792 	mov	r6,a
   0E93 E4                 4793 	clr	a
   0E94 3F                 4794 	addc	a,r7
   0E95 FF                 4795 	mov	r7,a
   0E96 8E 82              4796 	mov	dpl,r6
   0E98 8F 83              4797 	mov	dph,r7
   0E9A E0                 4798 	movx	a,@dptr
   0E9B 60 07              4799 	jz	00112$
   0E9D 90 00 5C           4800 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0EA0 E0                 4801 	movx	a,@dptr
   0EA1 44 08              4802 	orl	a,#0x08
   0EA3 F0                 4803 	movx	@dptr,a
   0EA4                    4804 00112$:
                           4805 ;	../../shared/src/spd_ctrl.c:516: if(phy_mode!=SATA || PHY_STATUS!=ST_SPDCHG || pwrsq_on) { 
   0EA4 90 A3 16           4806 	mov	dptr,#(_SYSTEM + 0x0002)
   0EA7 E0                 4807 	movx	a,@dptr
   0EA8 54 07              4808 	anl	a,#0x07
   0EAA 70 12              4809 	jnz	00123$
   0EAC 90 22 30           4810 	mov	dptr,#_MCU_STATUS0_LANE
   0EAF E0                 4811 	movx	a,@dptr
   0EB0 FE                 4812 	mov	r6,a
   0EB1 BE 19 0A           4813 	cjne	r6,#0x19,00123$
   0EB4 90s00r00           4814 	mov	dptr,#_pwrsq_on
   0EB7 E0                 4815 	movx	a,@dptr
   0EB8 FE                 4816 	mov	r6,a
   0EB9 70 03              4817 	jnz	00217$
   0EBB 02s0Fr4F           4818 	ljmp	00124$
   0EBE                    4819 00217$:
   0EBE                    4820 00123$:
                           4821 ;	../../shared/src/spd_ctrl.c:517: if(speedtable[gen][spdoft_pu_f1n_s_o_lane]) reg_PU_F1N_S_O_LANE = 1;
   0EBE EB                 4822 	mov	a,r3
   0EBF 24 04              4823 	add	a,#_speedtable
   0EC1 FE                 4824 	mov	r6,a
   0EC2 EC                 4825 	mov	a,r4
   0EC3 34 63              4826 	addc	a,#(_speedtable >> 8)
   0EC5 FF                 4827 	mov	r7,a
   0EC6 74 36              4828 	mov	a,#0x36
   0EC8 2E                 4829 	add	a,r6
   0EC9 FE                 4830 	mov	r6,a
   0ECA E4                 4831 	clr	a
   0ECB 3F                 4832 	addc	a,r7
   0ECC FF                 4833 	mov	r7,a
   0ECD 8E 82              4834 	mov	dpl,r6
   0ECF 8F 83              4835 	mov	dph,r7
   0ED1 E0                 4836 	movx	a,@dptr
   0ED2 60 07              4837 	jz	00114$
   0ED4 90 00 60           4838 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0ED7 E0                 4839 	movx	a,@dptr
   0ED8 44 10              4840 	orl	a,#0x10
   0EDA F0                 4841 	movx	@dptr,a
   0EDB                    4842 00114$:
                           4843 ;	../../shared/src/spd_ctrl.c:518: if(speedtable[gen][spdoft_pu_f1n_d_o_lane]) reg_PU_F1N_D_O_LANE = 1;
   0EDB EB                 4844 	mov	a,r3
   0EDC 24 04              4845 	add	a,#_speedtable
   0EDE FE                 4846 	mov	r6,a
   0EDF EC                 4847 	mov	a,r4
   0EE0 34 63              4848 	addc	a,#(_speedtable >> 8)
   0EE2 FF                 4849 	mov	r7,a
   0EE3 74 34              4850 	mov	a,#0x34
   0EE5 2E                 4851 	add	a,r6
   0EE6 FE                 4852 	mov	r6,a
   0EE7 E4                 4853 	clr	a
   0EE8 3F                 4854 	addc	a,r7
   0EE9 FF                 4855 	mov	r7,a
   0EEA 8E 82              4856 	mov	dpl,r6
   0EEC 8F 83              4857 	mov	dph,r7
   0EEE E0                 4858 	movx	a,@dptr
   0EEF 60 07              4859 	jz	00116$
   0EF1 90 00 60           4860 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   0EF4 E0                 4861 	movx	a,@dptr
   0EF5 44 40              4862 	orl	a,#0x40
   0EF7 F0                 4863 	movx	@dptr,a
   0EF8                    4864 00116$:
                           4865 ;	../../shared/src/spd_ctrl.c:519: if(speedtable[gen][spdoft_pu_f1n_s_e_lane]) reg_PU_F1N_S_E_LANE = 1;
   0EF8 EB                 4866 	mov	a,r3
   0EF9 24 04              4867 	add	a,#_speedtable
   0EFB FE                 4868 	mov	r6,a
   0EFC EC                 4869 	mov	a,r4
   0EFD 34 63              4870 	addc	a,#(_speedtable >> 8)
   0EFF FF                 4871 	mov	r7,a
   0F00 74 32              4872 	mov	a,#0x32
   0F02 2E                 4873 	add	a,r6
   0F03 FE                 4874 	mov	r6,a
   0F04 E4                 4875 	clr	a
   0F05 3F                 4876 	addc	a,r7
   0F06 FF                 4877 	mov	r7,a
   0F07 8E 82              4878 	mov	dpl,r6
   0F09 8F 83              4879 	mov	dph,r7
   0F0B E0                 4880 	movx	a,@dptr
   0F0C 60 07              4881 	jz	00118$
   0F0E 90 00 5C           4882 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0F11 E0                 4883 	movx	a,@dptr
   0F12 44 01              4884 	orl	a,#0x01
   0F14 F0                 4885 	movx	@dptr,a
   0F15                    4886 00118$:
                           4887 ;	../../shared/src/spd_ctrl.c:520: if(speedtable[gen][spdoft_pu_f1n_d_e_lane]) reg_PU_F1N_D_E_LANE = 1;
   0F15 EB                 4888 	mov	a,r3
   0F16 24 04              4889 	add	a,#_speedtable
   0F18 FE                 4890 	mov	r6,a
   0F19 EC                 4891 	mov	a,r4
   0F1A 34 63              4892 	addc	a,#(_speedtable >> 8)
   0F1C FF                 4893 	mov	r7,a
   0F1D 74 30              4894 	mov	a,#0x30
   0F1F 2E                 4895 	add	a,r6
   0F20 FE                 4896 	mov	r6,a
   0F21 E4                 4897 	clr	a
   0F22 3F                 4898 	addc	a,r7
   0F23 FF                 4899 	mov	r7,a
   0F24 8E 82              4900 	mov	dpl,r6
   0F26 8F 83              4901 	mov	dph,r7
   0F28 E0                 4902 	movx	a,@dptr
   0F29 60 07              4903 	jz	00120$
   0F2B 90 00 5C           4904 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0F2E E0                 4905 	movx	a,@dptr
   0F2F 44 04              4906 	orl	a,#0x04
   0F31 F0                 4907 	movx	@dptr,a
   0F32                    4908 00120$:
                           4909 ;	../../shared/src/spd_ctrl.c:521: if(speedtable[gen][spdoft_pu_f1p_s_e_lane]) reg_PU_F1P_S_E_LANE = 1;
   0F32 EB                 4910 	mov	a,r3
   0F33 24 04              4911 	add	a,#_speedtable
   0F35 FE                 4912 	mov	r6,a
   0F36 EC                 4913 	mov	a,r4
   0F37 34 63              4914 	addc	a,#(_speedtable >> 8)
   0F39 FF                 4915 	mov	r7,a
   0F3A 74 31              4916 	mov	a,#0x31
   0F3C 2E                 4917 	add	a,r6
   0F3D FE                 4918 	mov	r6,a
   0F3E E4                 4919 	clr	a
   0F3F 3F                 4920 	addc	a,r7
   0F40 FF                 4921 	mov	r7,a
   0F41 8E 82              4922 	mov	dpl,r6
   0F43 8F 83              4923 	mov	dph,r7
   0F45 E0                 4924 	movx	a,@dptr
   0F46 60 07              4925 	jz	00124$
   0F48 90 00 5C           4926 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   0F4B E0                 4927 	movx	a,@dptr
   0F4C 44 02              4928 	orl	a,#0x02
   0F4E F0                 4929 	movx	@dptr,a
   0F4F                    4930 00124$:
                           4931 ;	../../shared/src/spd_ctrl.c:525: reg_TX_SPEED_DIV_LANE_2_0		= speedtable[gen][spdoft_tx_speed_div_lane]; 
   0F4F EB                 4932 	mov	a,r3
   0F50 24 04              4933 	add	a,#_speedtable
   0F52 FE                 4934 	mov	r6,a
   0F53 EC                 4935 	mov	a,r4
   0F54 34 63              4936 	addc	a,#(_speedtable >> 8)
   0F56 FF                 4937 	mov	r7,a
   0F57 8E 82              4938 	mov	dpl,r6
   0F59 8F 83              4939 	mov	dph,r7
   0F5B A3                 4940 	inc	dptr
   0F5C A3                 4941 	inc	dptr
   0F5D A3                 4942 	inc	dptr
   0F5E E0                 4943 	movx	a,@dptr
   0F5F 90 02 58           4944 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   0F62 54 07              4945 	anl	a,#0x07
   0F64 F5 F0              4946 	mov	b,a
   0F66 E0                 4947 	movx	a,@dptr
   0F67 54 F8              4948 	anl	a,#0xf8
   0F69 45 F0              4949 	orl	a,b
   0F6B F0                 4950 	movx	@dptr,a
                           4951 ;	../../shared/src/spd_ctrl.c:526: reg_TXSPEED_DIV_LANE_2_0 		= speedtable[gen][spdoft_tx_speed_div_lane]; //duplicated for digital use
   0F6C EB                 4952 	mov	a,r3
   0F6D 24 04              4953 	add	a,#_speedtable
   0F6F FE                 4954 	mov	r6,a
   0F70 EC                 4955 	mov	a,r4
   0F71 34 63              4956 	addc	a,#(_speedtable >> 8)
   0F73 FF                 4957 	mov	r7,a
   0F74 8E 82              4958 	mov	dpl,r6
   0F76 8F 83              4959 	mov	dph,r7
   0F78 A3                 4960 	inc	dptr
   0F79 A3                 4961 	inc	dptr
   0F7A A3                 4962 	inc	dptr
   0F7B E0                 4963 	movx	a,@dptr
   0F7C 90 20 30           4964 	mov	dptr,#_SPD_CTRL_TX_LANE_REG1_LANE
   0F7F 54 07              4965 	anl	a,#0x07
   0F81 F5 F0              4966 	mov	b,a
   0F83 E0                 4967 	movx	a,@dptr
   0F84 54 F8              4968 	anl	a,#0xf8
   0F86 45 F0              4969 	orl	a,b
   0F88 F0                 4970 	movx	@dptr,a
                           4971 ;	../../shared/src/spd_ctrl.c:528: reg_RX_SPEED_DIV_LANE_2_0		= speedtable[gen][spdoft_rx_speed_div_lane]; 
   0F89 EB                 4972 	mov	a,r3
   0F8A 24 04              4973 	add	a,#_speedtable
   0F8C FE                 4974 	mov	r6,a
   0F8D EC                 4975 	mov	a,r4
   0F8E 34 63              4976 	addc	a,#(_speedtable >> 8)
   0F90 FF                 4977 	mov	r7,a
   0F91 74 18              4978 	mov	a,#0x18
   0F93 2E                 4979 	add	a,r6
   0F94 F5 82              4980 	mov	dpl,a
   0F96 E4                 4981 	clr	a
   0F97 3F                 4982 	addc	a,r7
   0F98 F5 83              4983 	mov	dph,a
   0F9A E0                 4984 	movx	a,@dptr
   0F9B 90 02 28           4985 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   0F9E 25 E0              4986 	add	a,acc
   0FA0 25 E0              4987 	add	a,acc
   0FA2 54 1C              4988 	anl	a,#0x1c
   0FA4 F5 F0              4989 	mov	b,a
   0FA6 E0                 4990 	movx	a,@dptr
   0FA7 54 E3              4991 	anl	a,#0xe3
   0FA9 45 F0              4992 	orl	a,b
   0FAB F0                 4993 	movx	@dptr,a
                           4994 ;	../../shared/src/spd_ctrl.c:529: reg_DTL_CLK_SPEEDUP_LANE_2_0  		= speedtable[gen][spdoft_dtl_clk_speedup_lane]; 
   0FAC EB                 4995 	mov	a,r3
   0FAD 24 04              4996 	add	a,#_speedtable
   0FAF FE                 4997 	mov	r6,a
   0FB0 EC                 4998 	mov	a,r4
   0FB1 34 63              4999 	addc	a,#(_speedtable >> 8)
   0FB3 FF                 5000 	mov	r7,a
   0FB4 74 19              5001 	mov	a,#0x19
   0FB6 2E                 5002 	add	a,r6
   0FB7 F5 82              5003 	mov	dpl,a
   0FB9 E4                 5004 	clr	a
   0FBA 3F                 5005 	addc	a,r7
   0FBB F5 83              5006 	mov	dph,a
   0FBD E0                 5007 	movx	a,@dptr
   0FBE 90 02 28           5008 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   0FC1 C4                 5009 	swap	a
   0FC2 23                 5010 	rl	a
   0FC3 54 E0              5011 	anl	a,#(0xe0&0xe0)
   0FC5 F5 F0              5012 	mov	b,a
   0FC7 E0                 5013 	movx	a,@dptr
   0FC8 54 1F              5014 	anl	a,#0x1f
   0FCA 45 F0              5015 	orl	a,b
   0FCC F0                 5016 	movx	@dptr,a
                           5017 ;	../../shared/src/spd_ctrl.c:530: reg_RX_REG0P9_SPEED_TRACK_DATA_LANE_2_0	= speedtable[gen][spdoft_rx_reg0p9_speed_track_data_lane];
   0FCD EB                 5018 	mov	a,r3
   0FCE 24 04              5019 	add	a,#_speedtable
   0FD0 FE                 5020 	mov	r6,a
   0FD1 EC                 5021 	mov	a,r4
   0FD2 34 63              5022 	addc	a,#(_speedtable >> 8)
   0FD4 FF                 5023 	mov	r7,a
   0FD5 74 21              5024 	mov	a,#0x21
   0FD7 2E                 5025 	add	a,r6
   0FD8 F5 82              5026 	mov	dpl,a
   0FDA E4                 5027 	clr	a
   0FDB 3F                 5028 	addc	a,r7
   0FDC F5 83              5029 	mov	dph,a
   0FDE E0                 5030 	movx	a,@dptr
   0FDF 90 02 38           5031 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   0FE2 25 E0              5032 	add	a,acc
   0FE4 54 0E              5033 	anl	a,#0x0e
   0FE6 F5 F0              5034 	mov	b,a
   0FE8 E0                 5035 	movx	a,@dptr
   0FE9 54 F1              5036 	anl	a,#0xf1
   0FEB 45 F0              5037 	orl	a,b
   0FED F0                 5038 	movx	@dptr,a
                           5039 ;	../../shared/src/spd_ctrl.c:532: switch(lnx_TXDCLK_NT_SEL_LANE_1_0) {
   0FEE 90 60 02           5040 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   0FF1 E0                 5041 	movx	a,@dptr
   0FF2 C4                 5042 	swap	a
   0FF3 54 03              5043 	anl	a,#0x03
   0FF5 FE                 5044 	mov	r6,a
   0FF6 25 E0              5045 	add	a,acc
   0FF8 2E                 5046 	add	a,r6
   0FF9 90s0FrFD           5047 	mov	dptr,#00223$
   0FFC 73                 5048 	jmp	@a+dptr
   0FFD                    5049 00223$:
   0FFD 02s10r09           5050 	ljmp	00127$
   1000 02s10r11           5051 	ljmp	00128$
   1003 02s10r19           5052 	ljmp	00129$
   1006 02s10r21           5053 	ljmp	00130$
                           5054 ;	../../shared/src/spd_ctrl.c:533: case 0: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x24; break;
   1009                    5055 00127$:
   1009 90 00 78           5056 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   100C 74 24              5057 	mov	a,#0x24
   100E F0                 5058 	movx	@dptr,a
                           5059 ;	../../shared/src/spd_ctrl.c:534: case 1: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x84; break;
   100F 80 16              5060 	sjmp	00131$
   1011                    5061 00128$:
   1011 90 00 78           5062 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   1014 74 84              5063 	mov	a,#0x84
   1016 F0                 5064 	movx	@dptr,a
                           5065 ;	../../shared/src/spd_ctrl.c:535: case 2: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x2b; break;
   1017 80 0E              5066 	sjmp	00131$
   1019                    5067 00129$:
   1019 90 00 78           5068 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   101C 74 2B              5069 	mov	a,#0x2B
   101E F0                 5070 	movx	@dptr,a
                           5071 ;	../../shared/src/spd_ctrl.c:536: case 3: UPHY14_TRX_ANAREG_BOT_30.BT.B0 = 0x42; break;
   101F 80 06              5072 	sjmp	00131$
   1021                    5073 00130$:
   1021 90 00 78           5074 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_30
   1024 74 42              5075 	mov	a,#0x42
   1026 F0                 5076 	movx	@dptr,a
                           5077 ;	../../shared/src/spd_ctrl.c:537: }
   1027                    5078 00131$:
                           5079 ;	../../shared/src/spd_ctrl.c:538: if(reg_RX_SPEED_DIV_LANE_2_0&0x04) {
   1027 90 02 28           5080 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_138
   102A E0                 5081 	movx	a,@dptr
   102B 03                 5082 	rr	a
   102C 03                 5083 	rr	a
   102D 54 07              5084 	anl	a,#0x07
   102F FE                 5085 	mov	r6,a
   1030 20 E2 03           5086 	jb	acc.2,00224$
   1033 02s10rB5           5087 	ljmp	00143$
   1036                    5088 00224$:
                           5089 ;	../../shared/src/spd_ctrl.c:539: switch(lnx_RXDCLK_NT_SEL_LANE_1_0) {
   1036 90 60 02           5090 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   1039 E0                 5091 	movx	a,@dptr
   103A 23                 5092 	rl	a
   103B 23                 5093 	rl	a
   103C 54 03              5094 	anl	a,#0x03
   103E FE                 5095 	mov	r6,a
   103F 25 E0              5096 	add	a,acc
   1041 2E                 5097 	add	a,r6
   1042 90s10r46           5098 	mov	dptr,#00225$
   1045 73                 5099 	jmp	@a+dptr
   1046                    5100 00225$:
   1046 02s10r52           5101 	ljmp	00132$
   1049 02s10r6B           5102 	ljmp	00133$
   104C 02s10r84           5103 	ljmp	00134$
   104F 02s10r9D           5104 	ljmp	00135$
                           5105 ;	../../shared/src/spd_ctrl.c:540: case 0: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x40; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   1052                    5106 00132$:
   1052 90 02 6C           5107 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1055 E0                 5108 	movx	a,@dptr
   1056 FE                 5109 	mov	r6,a
   1057 74 04              5110 	mov	a,#0x04
   1059 5E                 5111 	anl	a,r6
   105A 44 40              5112 	orl	a,#0x40
   105C FE                 5113 	mov	r6,a
   105D 90 02 6C           5114 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1060 F0                 5115 	movx	@dptr,a
   1061 90 02 60           5116 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1064 E0                 5117 	movx	a,@dptr
   1065 44 08              5118 	orl	a,#0x08
   1067 F0                 5119 	movx	@dptr,a
   1068 02s11r2F           5120 	ljmp	00144$
                           5121 ;	../../shared/src/spd_ctrl.c:541: case 1: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x82; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   106B                    5122 00133$:
   106B 90 02 6C           5123 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   106E E0                 5124 	movx	a,@dptr
   106F FE                 5125 	mov	r6,a
   1070 74 04              5126 	mov	a,#0x04
   1072 5E                 5127 	anl	a,r6
   1073 44 82              5128 	orl	a,#0x82
   1075 FE                 5129 	mov	r6,a
   1076 90 02 6C           5130 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1079 F0                 5131 	movx	@dptr,a
   107A 90 02 60           5132 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   107D E0                 5133 	movx	a,@dptr
   107E 44 08              5134 	orl	a,#0x08
   1080 F0                 5135 	movx	@dptr,a
   1081 02s11r2F           5136 	ljmp	00144$
                           5137 ;	../../shared/src/spd_ctrl.c:542: case 2: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x5b; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   1084                    5138 00134$:
   1084 90 02 6C           5139 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1087 E0                 5140 	movx	a,@dptr
   1088 FE                 5141 	mov	r6,a
   1089 74 04              5142 	mov	a,#0x04
   108B 5E                 5143 	anl	a,r6
   108C 44 5B              5144 	orl	a,#0x5B
   108E FE                 5145 	mov	r6,a
   108F 90 02 6C           5146 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1092 F0                 5147 	movx	@dptr,a
   1093 90 02 60           5148 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1096 E0                 5149 	movx	a,@dptr
   1097 44 08              5150 	orl	a,#0x08
   1099 F0                 5151 	movx	@dptr,a
   109A 02s11r2F           5152 	ljmp	00144$
                           5153 ;	../../shared/src/spd_ctrl.c:543: case 3: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x8a; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   109D                    5154 00135$:
   109D 90 02 6C           5155 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10A0 E0                 5156 	movx	a,@dptr
   10A1 FE                 5157 	mov	r6,a
   10A2 74 04              5158 	mov	a,#0x04
   10A4 5E                 5159 	anl	a,r6
   10A5 44 8A              5160 	orl	a,#0x8A
   10A7 FE                 5161 	mov	r6,a
   10A8 90 02 6C           5162 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10AB F0                 5163 	movx	@dptr,a
   10AC 90 02 60           5164 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   10AF E0                 5165 	movx	a,@dptr
   10B0 44 08              5166 	orl	a,#0x08
   10B2 F0                 5167 	movx	@dptr,a
                           5168 ;	../../shared/src/spd_ctrl.c:544: }
   10B3 80 7A              5169 	sjmp	00144$
   10B5                    5170 00143$:
                           5171 ;	../../shared/src/spd_ctrl.c:547: switch(lnx_RXDCLK_NT_SEL_LANE_1_0) {
   10B5 90 60 02           5172 	mov	dptr,#(_CAL_CTRL1_LANE + 0x0002)
   10B8 E0                 5173 	movx	a,@dptr
   10B9 23                 5174 	rl	a
   10BA 23                 5175 	rl	a
   10BB 54 03              5176 	anl	a,#0x03
   10BD FE                 5177 	mov	r6,a
   10BE 25 E0              5178 	add	a,acc
   10C0 2E                 5179 	add	a,r6
   10C1 90s10rC5           5180 	mov	dptr,#00226$
   10C4 73                 5181 	jmp	@a+dptr
   10C5                    5182 00226$:
   10C5 02s10rD1           5183 	ljmp	00137$
   10C8 02s10rE9           5184 	ljmp	00138$
   10CB 02s11r01           5185 	ljmp	00139$
   10CE 02s11r19           5186 	ljmp	00140$
                           5187 ;	../../shared/src/spd_ctrl.c:548: case 0: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x20; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   10D1                    5188 00137$:
   10D1 90 02 6C           5189 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10D4 E0                 5190 	movx	a,@dptr
   10D5 FE                 5191 	mov	r6,a
   10D6 74 04              5192 	mov	a,#0x04
   10D8 5E                 5193 	anl	a,r6
   10D9 44 20              5194 	orl	a,#0x20
   10DB FE                 5195 	mov	r6,a
   10DC 90 02 6C           5196 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10DF F0                 5197 	movx	@dptr,a
   10E0 90 02 60           5198 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   10E3 E0                 5199 	movx	a,@dptr
   10E4 44 08              5200 	orl	a,#0x08
   10E6 F0                 5201 	movx	@dptr,a
                           5202 ;	../../shared/src/spd_ctrl.c:549: case 1: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x80; reg_RXCLK_NT_FIX_DIV_EN_LANE = 1; break;
   10E7 80 46              5203 	sjmp	00144$
   10E9                    5204 00138$:
   10E9 90 02 6C           5205 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10EC E0                 5206 	movx	a,@dptr
   10ED FE                 5207 	mov	r6,a
   10EE 74 04              5208 	mov	a,#0x04
   10F0 5E                 5209 	anl	a,r6
   10F1 44 80              5210 	orl	a,#0x80
   10F3 FE                 5211 	mov	r6,a
   10F4 90 02 6C           5212 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   10F7 F0                 5213 	movx	@dptr,a
   10F8 90 02 60           5214 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   10FB E0                 5215 	movx	a,@dptr
   10FC 44 08              5216 	orl	a,#0x08
   10FE F0                 5217 	movx	@dptr,a
                           5218 ;	../../shared/src/spd_ctrl.c:550: case 2: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x2b; reg_RXCLK_NT_FIX_DIV_EN_LANE = 0; break;
   10FF 80 2E              5219 	sjmp	00144$
   1101                    5220 00139$:
   1101 90 02 6C           5221 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1104 E0                 5222 	movx	a,@dptr
   1105 FE                 5223 	mov	r6,a
   1106 74 04              5224 	mov	a,#0x04
   1108 5E                 5225 	anl	a,r6
   1109 44 2B              5226 	orl	a,#0x2B
   110B FE                 5227 	mov	r6,a
   110C 90 02 6C           5228 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   110F F0                 5229 	movx	@dptr,a
   1110 90 02 60           5230 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   1113 E0                 5231 	movx	a,@dptr
   1114 54 F7              5232 	anl	a,#0xf7
   1116 F0                 5233 	movx	@dptr,a
                           5234 ;	../../shared/src/spd_ctrl.c:551: case 3: UPHY14_TRX_ANAREG_TOP_155.BT.B0 = (UPHY14_TRX_ANAREG_TOP_155.BT.B0&0x04)|0x42; reg_RXCLK_NT_FIX_DIV_EN_LANE = 0; break;
   1117 80 16              5235 	sjmp	00144$
   1119                    5236 00140$:
   1119 90 02 6C           5237 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   111C E0                 5238 	movx	a,@dptr
   111D FE                 5239 	mov	r6,a
   111E 74 04              5240 	mov	a,#0x04
   1120 5E                 5241 	anl	a,r6
   1121 44 42              5242 	orl	a,#0x42
   1123 FE                 5243 	mov	r6,a
   1124 90 02 6C           5244 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_155
   1127 F0                 5245 	movx	@dptr,a
   1128 90 02 60           5246 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   112B E0                 5247 	movx	a,@dptr
   112C 54 F7              5248 	anl	a,#0xf7
   112E F0                 5249 	movx	@dptr,a
                           5250 ;	../../shared/src/spd_ctrl.c:552: }
   112F                    5251 00144$:
                           5252 ;	../../shared/src/spd_ctrl.c:555: reg_RX_SELMUFF_LANE_2_0 		= speedtable[gen][spdoft_rx_selmuff_lane];
   112F C0 05              5253 	push	ar5
   1131 EB                 5254 	mov	a,r3
   1132 24 04              5255 	add	a,#_speedtable
   1134 FE                 5256 	mov	r6,a
   1135 EC                 5257 	mov	a,r4
   1136 34 63              5258 	addc	a,#(_speedtable >> 8)
   1138 FF                 5259 	mov	r7,a
   1139 74 23              5260 	mov	a,#0x23
   113B 2E                 5261 	add	a,r6
   113C F5 82              5262 	mov	dpl,a
   113E E4                 5263 	clr	a
   113F 3F                 5264 	addc	a,r7
   1140 F5 83              5265 	mov	dph,a
   1142 E0                 5266 	movx	a,@dptr
   1143 90 21 65           5267 	mov	dptr,#(_DTL_REG1 + 0x0001)
   1146 C4                 5268 	swap	a
   1147 23                 5269 	rl	a
   1148 54 E0              5270 	anl	a,#(0xe0&0xe0)
   114A F5 F0              5271 	mov	b,a
   114C E0                 5272 	movx	a,@dptr
   114D 54 1F              5273 	anl	a,#0x1f
   114F 45 F0              5274 	orl	a,b
   1151 F0                 5275 	movx	@dptr,a
                           5276 ;	../../shared/src/spd_ctrl.c:556: dfe_dis					= speedtable[gen][spdoft_reg_dfe_dis_lane];
   1152 EB                 5277 	mov	a,r3
   1153 24 04              5278 	add	a,#_speedtable
   1155 FE                 5279 	mov	r6,a
   1156 EC                 5280 	mov	a,r4
   1157 34 63              5281 	addc	a,#(_speedtable >> 8)
   1159 FF                 5282 	mov	r7,a
   115A 74 41              5283 	mov	a,#0x41
   115C 2E                 5284 	add	a,r6
   115D F5 82              5285 	mov	dpl,a
   115F E4                 5286 	clr	a
   1160 3F                 5287 	addc	a,r7
   1161 F5 83              5288 	mov	dph,a
   1163 E0                 5289 	movx	a,@dptr
   1164 FE                 5290 	mov	r6,a
   1165 90s00r00           5291 	mov	dptr,#_dfe_dis
   1168 F0                 5292 	movx	@dptr,a
                           5293 ;	../../shared/src/spd_ctrl.c:557: reg_DFE_TAP_SETTLE_SCALE_LANE_1_0	= speedtable[gen][spdoft_reg_dfe_tap_settle_scale_lane];
   1169 EB                 5294 	mov	a,r3
   116A 24 04              5295 	add	a,#_speedtable
   116C FF                 5296 	mov	r7,a
   116D EC                 5297 	mov	a,r4
   116E 34 63              5298 	addc	a,#(_speedtable >> 8)
   1170 FD                 5299 	mov	r5,a
   1171 74 42              5300 	mov	a,#0x42
   1173 2F                 5301 	add	a,r7
   1174 F5 82              5302 	mov	dpl,a
   1176 E4                 5303 	clr	a
   1177 3D                 5304 	addc	a,r5
   1178 F5 83              5305 	mov	dph,a
   117A E0                 5306 	movx	a,@dptr
   117B 90 24 0B           5307 	mov	dptr,#(_DFE_CTRL_REG2 + 0x0003)
   117E 54 03              5308 	anl	a,#0x03
   1180 F5 F0              5309 	mov	b,a
   1182 E0                 5310 	movx	a,@dptr
   1183 54 FC              5311 	anl	a,#0xfc
   1185 45 F0              5312 	orl	a,b
   1187 F0                 5313 	movx	@dptr,a
                           5314 ;	../../shared/src/spd_ctrl.c:558: reg_FFE_DATA_RATE_LANE_3_0  		= speedtable[gen][spdoft_ffe_data_rate_lane];
   1188 EB                 5315 	mov	a,r3
   1189 24 04              5316 	add	a,#_speedtable
   118B FD                 5317 	mov	r5,a
   118C EC                 5318 	mov	a,r4
   118D 34 63              5319 	addc	a,#(_speedtable >> 8)
   118F FF                 5320 	mov	r7,a
   1190 74 43              5321 	mov	a,#0x43
   1192 2D                 5322 	add	a,r5
   1193 F5 82              5323 	mov	dpl,a
   1195 E4                 5324 	clr	a
   1196 3F                 5325 	addc	a,r7
   1197 F5 83              5326 	mov	dph,a
   1199 E0                 5327 	movx	a,@dptr
   119A FD                 5328 	mov	r5,a
   119B 90 02 08           5329 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_130
   119E C4                 5330 	swap	a
   119F 54 F0              5331 	anl	a,#(0xf0&0xf0)
   11A1 F5 F0              5332 	mov	b,a
   11A3 E0                 5333 	movx	a,@dptr
   11A4 54 0F              5334 	anl	a,#0x0f
   11A6 45 F0              5335 	orl	a,b
   11A8 F0                 5336 	movx	@dptr,a
                           5337 ;	../../shared/src/spd_ctrl.c:559: reg_DFE_EN_LANE = dfe_dis==0;  reg_DFE_DIS_LANE = dfe_dis;
   11A9 EE                 5338 	mov	a,r6
   11AA B4 01 00           5339 	cjne	a,#0x01,00227$
   11AD                    5340 00227$:
   11AD E4                 5341 	clr	a
   11AE 33                 5342 	rlc	a
   11AF 90 24 10           5343 	mov	dptr,#_RX_EQ_CLK_CTRL
   11B2 13                 5344 	rrc	a
   11B3 E0                 5345 	movx	a,@dptr
   11B4 92 E4              5346 	mov	acc.4,c
   11B6 F0                 5347 	movx	@dptr,a
   11B7 90 24 0C           5348 	mov	dptr,#_DFE_CTRL_REG3
   11BA EE                 5349 	mov	a,r6
   11BB 13                 5350 	rrc	a
   11BC E0                 5351 	movx	a,@dptr
   11BD 92 E6              5352 	mov	acc.6,c
   11BF F0                 5353 	movx	@dptr,a
                           5354 ;	../../shared/src/spd_ctrl.c:561: if(phy_mode!=SATA || PHY_STATUS!=ST_SPDCHG || pwrsq_on) {
   11C0 90 A3 16           5355 	mov	dptr,#(_SYSTEM + 0x0002)
   11C3 E0                 5356 	movx	a,@dptr
   11C4 54 07              5357 	anl	a,#0x07
   11C6 D0 05              5358 	pop	ar5
   11C8 70 12              5359 	jnz	00156$
   11CA 90 22 30           5360 	mov	dptr,#_MCU_STATUS0_LANE
   11CD E0                 5361 	movx	a,@dptr
   11CE FE                 5362 	mov	r6,a
   11CF BE 19 0A           5363 	cjne	r6,#0x19,00156$
   11D2 90s00r00           5364 	mov	dptr,#_pwrsq_on
   11D5 E0                 5365 	movx	a,@dptr
   11D6 FE                 5366 	mov	r6,a
   11D7 70 03              5367 	jnz	00231$
   11D9 02s18r74           5368 	ljmp	00157$
   11DC                    5369 00231$:
   11DC                    5370 00156$:
                           5371 ;	../../shared/src/spd_ctrl.c:562: reg_TX_CK_SEL_LANE 			= use_ring_pll|(serdes_ring_lane_en & ring_lane_sel);
   11DC C0 02              5372 	push	ar2
   11DE 90s00r00           5373 	mov	dptr,#_serdes_ring_lane_en
   11E1 E0                 5374 	movx	a,@dptr
   11E2 FE                 5375 	mov	r6,a
   11E3 ED                 5376 	mov	a,r5
   11E4 5E                 5377 	anl	a,r6
   11E5 FF                 5378 	mov	r7,a
   11E6 A2*00              5379 	mov	c,_use_ring_pll
   11E8 E4                 5380 	clr	a
   11E9 33                 5381 	rlc	a
   11EA 42 07              5382 	orl	ar7,a
   11EC 90 02 58           5383 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   11EF EF                 5384 	mov	a,r7
   11F0 13                 5385 	rrc	a
   11F1 E0                 5386 	movx	a,@dptr
   11F2 92 E3              5387 	mov	acc.3,c
   11F4 F0                 5388 	movx	@dptr,a
                           5389 ;	../../shared/src/spd_ctrl.c:563: reg_TX_CK_SEL_DIG_LANE			= reg_TX_CK_SEL_LANE;	//duplicated for digital use
   11F5 90 02 58           5390 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   11F8 E0                 5391 	movx	a,@dptr
   11F9 C4                 5392 	swap	a
   11FA 23                 5393 	rl	a
   11FB 54 01              5394 	anl	a,#0x01
   11FD 90 20 21           5395 	mov	dptr,#(_CLKGEN_TX_LANE_REG1_LANE + 0x0001)
   1200 13                 5396 	rrc	a
   1201 E0                 5397 	movx	a,@dptr
   1202 92 E0              5398 	mov	acc.0,c
   1204 F0                 5399 	movx	@dptr,a
                           5400 ;	../../shared/src/spd_ctrl.c:564: reg_TX_REG_SPEED_TRK_CLK_LANE_2_0	= speedtable[gen][spdoft_tx_reg_speed_trk_clk_lane];  
   1205 EB                 5401 	mov	a,r3
   1206 24 04              5402 	add	a,#_speedtable
   1208 FA                 5403 	mov	r2,a
   1209 EC                 5404 	mov	a,r4
   120A 34 63              5405 	addc	a,#(_speedtable >> 8)
   120C FF                 5406 	mov	r7,a
   120D 8A 82              5407 	mov	dpl,r2
   120F 8F 83              5408 	mov	dph,r7
   1211 A3                 5409 	inc	dptr
   1212 A3                 5410 	inc	dptr
   1213 A3                 5411 	inc	dptr
   1214 A3                 5412 	inc	dptr
   1215 E0                 5413 	movx	a,@dptr
   1216 90 00 48           5414 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_18
   1219 C4                 5415 	swap	a
   121A 23                 5416 	rl	a
   121B 54 E0              5417 	anl	a,#(0xe0&0xe0)
   121D F5 F0              5418 	mov	b,a
   121F E0                 5419 	movx	a,@dptr
   1220 54 1F              5420 	anl	a,#0x1f
   1222 45 F0              5421 	orl	a,b
   1224 F0                 5422 	movx	@dptr,a
                           5423 ;	../../shared/src/spd_ctrl.c:565: reg_TX_REG_SPEED_TRK_DATA_LANE_2_0	= speedtable[gen][spdoft_tx_reg_speed_trk_data_lane];
   1225 EB                 5424 	mov	a,r3
   1226 24 04              5425 	add	a,#_speedtable
   1228 FA                 5426 	mov	r2,a
   1229 EC                 5427 	mov	a,r4
   122A 34 63              5428 	addc	a,#(_speedtable >> 8)
   122C FF                 5429 	mov	r7,a
   122D 8A 82              5430 	mov	dpl,r2
   122F 8F 83              5431 	mov	dph,r7
   1231 A3                 5432 	inc	dptr
   1232 A3                 5433 	inc	dptr
   1233 A3                 5434 	inc	dptr
   1234 A3                 5435 	inc	dptr
   1235 A3                 5436 	inc	dptr
   1236 E0                 5437 	movx	a,@dptr
   1237 90 00 48           5438 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_18
   123A 25 E0              5439 	add	a,acc
   123C 25 E0              5440 	add	a,acc
   123E 54 1C              5441 	anl	a,#0x1c
   1240 F5 F0              5442 	mov	b,a
   1242 E0                 5443 	movx	a,@dptr
   1243 54 E3              5444 	anl	a,#0xe3
   1245 45 F0              5445 	orl	a,b
   1247 F0                 5446 	movx	@dptr,a
                           5447 ;	../../shared/src/spd_ctrl.c:567: reg_TX_EM_CTRL_REG_EN_LANE		= speedtable[gen][spdoft_tx_em_ctrl_reg_en_lane];
   1248 EB                 5448 	mov	a,r3
   1249 24 04              5449 	add	a,#_speedtable
   124B FA                 5450 	mov	r2,a
   124C EC                 5451 	mov	a,r4
   124D 34 63              5452 	addc	a,#(_speedtable >> 8)
   124F FF                 5453 	mov	r7,a
   1250 74 08              5454 	mov	a,#0x08
   1252 2A                 5455 	add	a,r2
   1253 F5 82              5456 	mov	dpl,a
   1255 E4                 5457 	clr	a
   1256 3F                 5458 	addc	a,r7
   1257 F5 83              5459 	mov	dph,a
   1259 E0                 5460 	movx	a,@dptr
   125A 90 26 53           5461 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0003)
   125D 13                 5462 	rrc	a
   125E E0                 5463 	movx	a,@dptr
   125F 92 E7              5464 	mov	acc.7,c
   1261 F0                 5465 	movx	@dptr,a
                           5466 ;	../../shared/src/spd_ctrl.c:569: reg_TX_COE_FM_PIPE_LANE			= speedtable[gen][spdoft_tx_coe_fm_pipe_lane];
   1262 EB                 5467 	mov	a,r3
   1263 24 04              5468 	add	a,#_speedtable
   1265 FA                 5469 	mov	r2,a
   1266 EC                 5470 	mov	a,r4
   1267 34 63              5471 	addc	a,#(_speedtable >> 8)
   1269 FF                 5472 	mov	r7,a
   126A 74 06              5473 	mov	a,#0x06
   126C 2A                 5474 	add	a,r2
   126D F5 82              5475 	mov	dpl,a
   126F E4                 5476 	clr	a
   1270 3F                 5477 	addc	a,r7
   1271 F5 83              5478 	mov	dph,a
   1273 E0                 5479 	movx	a,@dptr
   1274 90 26 30           5480 	mov	dptr,#_TX_TRAIN_DRIVER_REG2
   1277 13                 5481 	rrc	a
   1278 E0                 5482 	movx	a,@dptr
   1279 92 E2              5483 	mov	acc.2,c
   127B F0                 5484 	movx	@dptr,a
                           5485 ;	../../shared/src/spd_ctrl.c:570: reg_PCIE_GEN12_SEL_LANE			= speedtable[gen][spdoft_pcie_gen12_sel_lane];
   127C EB                 5486 	mov	a,r3
   127D 24 04              5487 	add	a,#_speedtable
   127F FA                 5488 	mov	r2,a
   1280 EC                 5489 	mov	a,r4
   1281 34 63              5490 	addc	a,#(_speedtable >> 8)
   1283 FF                 5491 	mov	r7,a
   1284 74 07              5492 	mov	a,#0x07
   1286 2A                 5493 	add	a,r2
   1287 F5 82              5494 	mov	dpl,a
   1289 E4                 5495 	clr	a
   128A 3F                 5496 	addc	a,r7
   128B F5 83              5497 	mov	dph,a
   128D E0                 5498 	movx	a,@dptr
   128E 90 26 4D           5499 	mov	dptr,#(_TX_EMPH_CTRL_REG0 + 0x0001)
   1291 13                 5500 	rrc	a
   1292 E0                 5501 	movx	a,@dptr
   1293 92 E2              5502 	mov	acc.2,c
   1295 F0                 5503 	movx	@dptr,a
                           5504 ;	../../shared/src/spd_ctrl.c:574: reg_ANA_TX_EM_PRE_EN_LANE		= speedtable[gen][spdoft_tx_em_pre_en_lane];
   1296 EB                 5505 	mov	a,r3
   1297 24 04              5506 	add	a,#_speedtable
   1299 FA                 5507 	mov	r2,a
   129A EC                 5508 	mov	a,r4
   129B 34 63              5509 	addc	a,#(_speedtable >> 8)
   129D FF                 5510 	mov	r7,a
   129E 74 09              5511 	mov	a,#0x09
   12A0 2A                 5512 	add	a,r2
   12A1 F5 82              5513 	mov	dpl,a
   12A3 E4                 5514 	clr	a
   12A4 3F                 5515 	addc	a,r7
   12A5 F5 83              5516 	mov	dph,a
   12A7 E0                 5517 	movx	a,@dptr
   12A8 90 26 52           5518 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   12AB 13                 5519 	rrc	a
   12AC E0                 5520 	movx	a,@dptr
   12AD 92 E6              5521 	mov	acc.6,c
   12AF F0                 5522 	movx	@dptr,a
                           5523 ;	../../shared/src/spd_ctrl.c:575: reg_ANA_TX_EM_PEAK_EN_LANE		= speedtable[gen][spdoft_tx_em_peak_en_lane];
   12B0 EB                 5524 	mov	a,r3
   12B1 24 04              5525 	add	a,#_speedtable
   12B3 FA                 5526 	mov	r2,a
   12B4 EC                 5527 	mov	a,r4
   12B5 34 63              5528 	addc	a,#(_speedtable >> 8)
   12B7 FF                 5529 	mov	r7,a
   12B8 74 0A              5530 	mov	a,#0x0A
   12BA 2A                 5531 	add	a,r2
   12BB F5 82              5532 	mov	dpl,a
   12BD E4                 5533 	clr	a
   12BE 3F                 5534 	addc	a,r7
   12BF F5 83              5535 	mov	dph,a
   12C1 E0                 5536 	movx	a,@dptr
   12C2 90 26 52           5537 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   12C5 13                 5538 	rrc	a
   12C6 E0                 5539 	movx	a,@dptr
   12C7 92 E7              5540 	mov	acc.7,c
   12C9 F0                 5541 	movx	@dptr,a
                           5542 ;	../../shared/src/spd_ctrl.c:576: if(phy_mode != PCIE)
   12CA 90 A3 16           5543 	mov	dptr,#(_SYSTEM + 0x0002)
   12CD E0                 5544 	movx	a,@dptr
   12CE 54 07              5545 	anl	a,#0x07
   12D0 FA                 5546 	mov	r2,a
   12D1 BA 03 04           5547 	cjne	r2,#0x03,00232$
   12D4 D0 02              5548 	pop	ar2
   12D6 80 20              5549 	sjmp	00146$
   12D8                    5550 00232$:
   12D8 D0 02              5551 	pop	ar2
                           5552 ;	../../shared/src/spd_ctrl.c:577: reg_ANA_TX_EM_PO_EN_LANE	= speedtable[gen][spdoft_tx_em_po_en_lane];
   12DA C0 06              5553 	push	ar6
   12DC EB                 5554 	mov	a,r3
   12DD 24 04              5555 	add	a,#_speedtable
   12DF FF                 5556 	mov	r7,a
   12E0 EC                 5557 	mov	a,r4
   12E1 34 63              5558 	addc	a,#(_speedtable >> 8)
   12E3 FE                 5559 	mov	r6,a
   12E4 74 0B              5560 	mov	a,#0x0B
   12E6 2F                 5561 	add	a,r7
   12E7 F5 82              5562 	mov	dpl,a
   12E9 E4                 5563 	clr	a
   12EA 3E                 5564 	addc	a,r6
   12EB F5 83              5565 	mov	dph,a
   12ED E0                 5566 	movx	a,@dptr
   12EE 90 26 52           5567 	mov	dptr,#(_LINK_TRAIN_MODE0 + 0x0002)
   12F1 13                 5568 	rrc	a
   12F2 E0                 5569 	movx	a,@dptr
   12F3 92 E5              5570 	mov	acc.5,c
   12F5 F0                 5571 	movx	@dptr,a
                           5572 ;	../../shared/src/spd_ctrl.c:692: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   12F6 D0 06              5573 	pop	ar6
                           5574 ;	../../shared/src/spd_ctrl.c:577: reg_ANA_TX_EM_PO_EN_LANE	= speedtable[gen][spdoft_tx_em_po_en_lane];
   12F8                    5575 00146$:
                           5576 ;	../../shared/src/spd_ctrl.c:579: reg_SLEWRATE_EN_LANE_1_0		= speedtable[gen][spdoft_slewrate_en_lane];
   12F8 C0 06              5577 	push	ar6
   12FA EB                 5578 	mov	a,r3
   12FB 24 04              5579 	add	a,#_speedtable
   12FD FF                 5580 	mov	r7,a
   12FE EC                 5581 	mov	a,r4
   12FF 34 63              5582 	addc	a,#(_speedtable >> 8)
   1301 FE                 5583 	mov	r6,a
   1302 74 0C              5584 	mov	a,#0x0C
   1304 2F                 5585 	add	a,r7
   1305 F5 82              5586 	mov	dpl,a
   1307 E4                 5587 	clr	a
   1308 3E                 5588 	addc	a,r6
   1309 F5 83              5589 	mov	dph,a
   130B E0                 5590 	movx	a,@dptr
   130C 90 00 4C           5591 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   130F 03                 5592 	rr	a
   1310 03                 5593 	rr	a
   1311 54 C0              5594 	anl	a,#(0xc0&0xc0)
   1313 F5 F0              5595 	mov	b,a
   1315 E0                 5596 	movx	a,@dptr
   1316 54 3F              5597 	anl	a,#0x3f
   1318 45 F0              5598 	orl	a,b
   131A F0                 5599 	movx	@dptr,a
                           5600 ;	../../shared/src/spd_ctrl.c:580: reg_SLEWCTRL1_LANE_1_0			= speedtable[gen][spdoft_slewctrl1_lane];
   131B EB                 5601 	mov	a,r3
   131C 24 04              5602 	add	a,#_speedtable
   131E FE                 5603 	mov	r6,a
   131F EC                 5604 	mov	a,r4
   1320 34 63              5605 	addc	a,#(_speedtable >> 8)
   1322 FF                 5606 	mov	r7,a
   1323 74 0D              5607 	mov	a,#0x0D
   1325 2E                 5608 	add	a,r6
   1326 F5 82              5609 	mov	dpl,a
   1328 E4                 5610 	clr	a
   1329 3F                 5611 	addc	a,r7
   132A F5 83              5612 	mov	dph,a
   132C E0                 5613 	movx	a,@dptr
   132D 90 00 4C           5614 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1330 25 E0              5615 	add	a,acc
   1332 25 E0              5616 	add	a,acc
   1334 54 0C              5617 	anl	a,#0x0c
   1336 F5 F0              5618 	mov	b,a
   1338 E0                 5619 	movx	a,@dptr
   1339 54 F3              5620 	anl	a,#0xf3
   133B 45 F0              5621 	orl	a,b
   133D F0                 5622 	movx	@dptr,a
                           5623 ;	../../shared/src/spd_ctrl.c:581: reg_SLEWCTRL0_LANE_1_0			= speedtable[gen][spdoft_slewctrl0_lane];
   133E EB                 5624 	mov	a,r3
   133F 24 04              5625 	add	a,#_speedtable
   1341 FE                 5626 	mov	r6,a
   1342 EC                 5627 	mov	a,r4
   1343 34 63              5628 	addc	a,#(_speedtable >> 8)
   1345 FF                 5629 	mov	r7,a
   1346 74 0E              5630 	mov	a,#0x0E
   1348 2E                 5631 	add	a,r6
   1349 F5 82              5632 	mov	dpl,a
   134B E4                 5633 	clr	a
   134C 3F                 5634 	addc	a,r7
   134D F5 83              5635 	mov	dph,a
   134F E0                 5636 	movx	a,@dptr
   1350 90 00 4C           5637 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1353 C4                 5638 	swap	a
   1354 54 30              5639 	anl	a,#(0xf0&0x30)
   1356 F5 F0              5640 	mov	b,a
   1358 E0                 5641 	movx	a,@dptr
   1359 54 CF              5642 	anl	a,#0xcf
   135B 45 F0              5643 	orl	a,b
   135D F0                 5644 	movx	@dptr,a
                           5645 ;	../../shared/src/spd_ctrl.c:582: reg_TX_TRAIN_PAT_SEL_LANE_1_0		= speedtable[gen][spdoft_tx_train_pat_sel_lane];
   135E EB                 5646 	mov	a,r3
   135F 24 04              5647 	add	a,#_speedtable
   1361 FE                 5648 	mov	r6,a
   1362 EC                 5649 	mov	a,r4
   1363 34 63              5650 	addc	a,#(_speedtable >> 8)
   1365 FF                 5651 	mov	r7,a
   1366 74 0F              5652 	mov	a,#0x0F
   1368 2E                 5653 	add	a,r6
   1369 F5 82              5654 	mov	dpl,a
   136B E4                 5655 	clr	a
   136C 3F                 5656 	addc	a,r7
   136D F5 83              5657 	mov	dph,a
   136F E0                 5658 	movx	a,@dptr
   1370 90 23 00           5659 	mov	dptr,#_PT_CONTROL0
   1373 C4                 5660 	swap	a
   1374 54 30              5661 	anl	a,#(0xf0&0x30)
   1376 F5 F0              5662 	mov	b,a
   1378 E0                 5663 	movx	a,@dptr
   1379 54 CF              5664 	anl	a,#0xcf
   137B 45 F0              5665 	orl	a,b
   137D F0                 5666 	movx	@dptr,a
                           5667 ;	../../shared/src/spd_ctrl.c:583: reg_TRAIN_PAT_NUM_LANE_8_0_b0		= speedtable[gen][spdoft_train_pat_num_lane];
   137E EB                 5668 	mov	a,r3
   137F 24 04              5669 	add	a,#_speedtable
   1381 FE                 5670 	mov	r6,a
   1382 EC                 5671 	mov	a,r4
   1383 34 63              5672 	addc	a,#(_speedtable >> 8)
   1385 FF                 5673 	mov	r7,a
   1386 74 10              5674 	mov	a,#0x10
   1388 2E                 5675 	add	a,r6
   1389 F5 82              5676 	mov	dpl,a
   138B E4                 5677 	clr	a
   138C 3F                 5678 	addc	a,r7
   138D F5 83              5679 	mov	dph,a
   138F E0                 5680 	movx	a,@dptr
   1390 90 21 24           5681 	mov	dptr,#_FRAME_SYNC_DET_REG1
   1393 F0                 5682 	movx	@dptr,a
                           5683 ;	../../shared/src/spd_ctrl.c:584: reg_TRAIN_PAT_NUM_LANE_8_0_b1		= speedtable[gen][spdoft_train_pat_num_lane+1];
   1394 EB                 5684 	mov	a,r3
   1395 24 04              5685 	add	a,#_speedtable
   1397 FE                 5686 	mov	r6,a
   1398 EC                 5687 	mov	a,r4
   1399 34 63              5688 	addc	a,#(_speedtable >> 8)
   139B FF                 5689 	mov	r7,a
   139C 74 11              5690 	mov	a,#0x11
   139E 2E                 5691 	add	a,r6
   139F F5 82              5692 	mov	dpl,a
   13A1 E4                 5693 	clr	a
   13A2 3F                 5694 	addc	a,r7
   13A3 F5 83              5695 	mov	dph,a
   13A5 E0                 5696 	movx	a,@dptr
   13A6 90 21 25           5697 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0001)
   13A9 13                 5698 	rrc	a
   13AA E0                 5699 	movx	a,@dptr
   13AB 92 E0              5700 	mov	acc.0,c
   13AD F0                 5701 	movx	@dptr,a
                           5702 ;	../../shared/src/spd_ctrl.c:585: reg_TX_TRAIN_PAT_TOGGLE_LANE		= speedtable[gen][spdoft_tx_train_pat_toggle_lane];
   13AE EB                 5703 	mov	a,r3
   13AF 24 04              5704 	add	a,#_speedtable
   13B1 FE                 5705 	mov	r6,a
   13B2 EC                 5706 	mov	a,r4
   13B3 34 63              5707 	addc	a,#(_speedtable >> 8)
   13B5 FF                 5708 	mov	r7,a
   13B6 74 12              5709 	mov	a,#0x12
   13B8 2E                 5710 	add	a,r6
   13B9 F5 82              5711 	mov	dpl,a
   13BB E4                 5712 	clr	a
   13BC 3F                 5713 	addc	a,r7
   13BD F5 83              5714 	mov	dph,a
   13BF E0                 5715 	movx	a,@dptr
   13C0 90 26 25           5716 	mov	dptr,#(_TX_TRAIN_PATTTERN_REG0 + 0x0001)
   13C3 13                 5717 	rrc	a
   13C4 E0                 5718 	movx	a,@dptr
   13C5 92 E1              5719 	mov	acc.1,c
   13C7 F0                 5720 	movx	@dptr,a
                           5721 ;	../../shared/src/spd_ctrl.c:586: reg_PACKET_SYNC_DIS_LANE		= speedtable[gen][spdoft_packet_sync_dis_lane];
   13C8 EB                 5722 	mov	a,r3
   13C9 24 04              5723 	add	a,#_speedtable
   13CB FE                 5724 	mov	r6,a
   13CC EC                 5725 	mov	a,r4
   13CD 34 63              5726 	addc	a,#(_speedtable >> 8)
   13CF FF                 5727 	mov	r7,a
   13D0 74 13              5728 	mov	a,#0x13
   13D2 2E                 5729 	add	a,r6
   13D3 F5 82              5730 	mov	dpl,a
   13D5 E4                 5731 	clr	a
   13D6 3F                 5732 	addc	a,r7
   13D7 F5 83              5733 	mov	dph,a
   13D9 E0                 5734 	movx	a,@dptr
   13DA 90 21 25           5735 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0001)
   13DD 13                 5736 	rrc	a
   13DE E0                 5737 	movx	a,@dptr
   13DF 92 E7              5738 	mov	acc.7,c
   13E1 F0                 5739 	movx	@dptr,a
                           5740 ;	../../shared/src/spd_ctrl.c:587: reg_SYNC_DET_DIS_LANE			= speedtable[gen][spdoft_sync_det_dis_lane];
   13E2 EB                 5741 	mov	a,r3
   13E3 24 04              5742 	add	a,#_speedtable
   13E5 FE                 5743 	mov	r6,a
   13E6 EC                 5744 	mov	a,r4
   13E7 34 63              5745 	addc	a,#(_speedtable >> 8)
   13E9 FF                 5746 	mov	r7,a
   13EA 74 14              5747 	mov	a,#0x14
   13EC 2E                 5748 	add	a,r6
   13ED F5 82              5749 	mov	dpl,a
   13EF E4                 5750 	clr	a
   13F0 3F                 5751 	addc	a,r7
   13F1 F5 83              5752 	mov	dph,a
   13F3 E0                 5753 	movx	a,@dptr
   13F4 90 21 26           5754 	mov	dptr,#(_FRAME_SYNC_DET_REG1 + 0x0002)
   13F7 13                 5755 	rrc	a
   13F8 E0                 5756 	movx	a,@dptr
   13F9 92 E0              5757 	mov	acc.0,c
   13FB F0                 5758 	movx	@dptr,a
                           5759 ;	../../shared/src/spd_ctrl.c:591: rx_pll_rate				= speedtable[gen][spdoft_pll_rate_sel_rx]; 
   13FC EB                 5760 	mov	a,r3
   13FD 24 04              5761 	add	a,#_speedtable
   13FF FE                 5762 	mov	r6,a
   1400 EC                 5763 	mov	a,r4
   1401 34 63              5764 	addc	a,#(_speedtable >> 8)
   1403 FF                 5765 	mov	r7,a
   1404 74 15              5766 	mov	a,#0x15
   1406 2E                 5767 	add	a,r6
   1407 F5 82              5768 	mov	dpl,a
   1409 E4                 5769 	clr	a
   140A 3F                 5770 	addc	a,r7
   140B F5 83              5771 	mov	dph,a
   140D E0                 5772 	movx	a,@dptr
   140E 24 FF              5773 	add	a,#0xff
   1410 92*00              5774 	mov	_rx_pll_rate,c
                           5775 ;	../../shared/src/spd_ctrl.c:592: if(rx_pll_rate>1 || phy_mode==SERDES) rx_pll_rate = 0;
   1412 90 A3 16           5776 	mov	dptr,#(_SYSTEM + 0x0002)
   1415 E0                 5777 	movx	a,@dptr
   1416 54 07              5778 	anl	a,#0x07
   1418 FE                 5779 	mov	r6,a
   1419 BE 04 02           5780 	cjne	r6,#0x04,00233$
   141C 80 04              5781 	sjmp	00234$
   141E                    5782 00233$:
   141E D0 06              5783 	pop	ar6
   1420 80 04              5784 	sjmp	00148$
   1422                    5785 00234$:
   1422 D0 06              5786 	pop	ar6
   1424 C2*00              5787 	clr	_rx_pll_rate
   1426                    5788 00148$:
                           5789 ;	../../shared/src/spd_ctrl.c:593: reg_RX_CK_SEL_LANE 			= speedtable[gen][spdoft_rx_ck_sel_lane] | (serdes_ring_lane_en & ring_lane_sel);  
   1426 C0 02              5790 	push	ar2
   1428 EB                 5791 	mov	a,r3
   1429 24 04              5792 	add	a,#_speedtable
   142B FF                 5793 	mov	r7,a
   142C EC                 5794 	mov	a,r4
   142D 34 63              5795 	addc	a,#(_speedtable >> 8)
   142F FA                 5796 	mov	r2,a
   1430 74 16              5797 	mov	a,#0x16
   1432 2F                 5798 	add	a,r7
   1433 F5 82              5799 	mov	dpl,a
   1435 E4                 5800 	clr	a
   1436 3A                 5801 	addc	a,r2
   1437 F5 83              5802 	mov	dph,a
   1439 EE                 5803 	mov	a,r6
   143A 52 05              5804 	anl	ar5,a
   143C E0                 5805 	movx	a,@dptr
   143D 42 05              5806 	orl	ar5,a
   143F 90 02 58           5807 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_150
   1442 ED                 5808 	mov	a,r5
   1443 13                 5809 	rrc	a
   1444 E0                 5810 	movx	a,@dptr
   1445 92 E4              5811 	mov	acc.4,c
   1447 F0                 5812 	movx	@dptr,a
                           5813 ;	../../shared/src/spd_ctrl.c:594: reg_INTPI_LANE_3_0			= speedtable[gen][spdoft_intpi_lane]; 
   1448 EB                 5814 	mov	a,r3
   1449 24 04              5815 	add	a,#_speedtable
   144B FA                 5816 	mov	r2,a
   144C EC                 5817 	mov	a,r4
   144D 34 63              5818 	addc	a,#(_speedtable >> 8)
   144F FD                 5819 	mov	r5,a
   1450 74 1A              5820 	mov	a,#0x1A
   1452 2A                 5821 	add	a,r2
   1453 F5 82              5822 	mov	dpl,a
   1455 E4                 5823 	clr	a
   1456 3D                 5824 	addc	a,r5
   1457 F5 83              5825 	mov	dph,a
   1459 E0                 5826 	movx	a,@dptr
   145A 90 00 2C           5827 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_11
   145D 25 E0              5828 	add	a,acc
   145F 54 1E              5829 	anl	a,#0x1e
   1461 F5 F0              5830 	mov	b,a
   1463 E0                 5831 	movx	a,@dptr
   1464 54 E1              5832 	anl	a,#0xe1
   1466 45 F0              5833 	orl	a,b
   1468 F0                 5834 	movx	@dptr,a
                           5835 ;	../../shared/src/spd_ctrl.c:595: reg_INTPR_LANE_1_0			= speedtable[gen][spdoft_intpr_lane];
   1469 EB                 5836 	mov	a,r3
   146A 24 04              5837 	add	a,#_speedtable
   146C FA                 5838 	mov	r2,a
   146D EC                 5839 	mov	a,r4
   146E 34 63              5840 	addc	a,#(_speedtable >> 8)
   1470 FD                 5841 	mov	r5,a
   1471 74 1B              5842 	mov	a,#0x1B
   1473 2A                 5843 	add	a,r2
   1474 F5 82              5844 	mov	dpl,a
   1476 E4                 5845 	clr	a
   1477 3D                 5846 	addc	a,r5
   1478 F5 83              5847 	mov	dph,a
   147A E0                 5848 	movx	a,@dptr
   147B 90 02 14           5849 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_133
   147E 54 03              5850 	anl	a,#0x03
   1480 F5 F0              5851 	mov	b,a
   1482 E0                 5852 	movx	a,@dptr
   1483 54 FC              5853 	anl	a,#0xfc
   1485 45 F0              5854 	orl	a,b
   1487 F0                 5855 	movx	@dptr,a
                           5856 ;	../../shared/src/spd_ctrl.c:596: reg_DLL_FREQ_SEL_LANE_1_0		= speedtable[gen][spdoft_dll_freq_sel_lane];
   1488 EB                 5857 	mov	a,r3
   1489 24 04              5858 	add	a,#_speedtable
   148B FA                 5859 	mov	r2,a
   148C EC                 5860 	mov	a,r4
   148D 34 63              5861 	addc	a,#(_speedtable >> 8)
   148F FD                 5862 	mov	r5,a
   1490 74 1C              5863 	mov	a,#0x1C
   1492 2A                 5864 	add	a,r2
   1493 F5 82              5865 	mov	dpl,a
   1495 E4                 5866 	clr	a
   1496 3D                 5867 	addc	a,r5
   1497 F5 83              5868 	mov	dph,a
   1499 E0                 5869 	movx	a,@dptr
   149A 90 00 1C           5870 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_7
   149D 03                 5871 	rr	a
   149E 03                 5872 	rr	a
   149F 54 C0              5873 	anl	a,#(0xc0&0xc0)
   14A1 F5 F0              5874 	mov	b,a
   14A3 E0                 5875 	movx	a,@dptr
   14A4 54 3F              5876 	anl	a,#0x3f
   14A6 45 F0              5877 	orl	a,b
   14A8 F0                 5878 	movx	@dptr,a
                           5879 ;	../../shared/src/spd_ctrl.c:597: if(speedtable[gen][spdoft_dll_freq_sel_lane]&0x04) reg_DLL_FREQ_SEL_LANE_2 = 1;
   14A9 EB                 5880 	mov	a,r3
   14AA 24 04              5881 	add	a,#_speedtable
   14AC FA                 5882 	mov	r2,a
   14AD EC                 5883 	mov	a,r4
   14AE 34 63              5884 	addc	a,#(_speedtable >> 8)
   14B0 FD                 5885 	mov	r5,a
   14B1 74 1C              5886 	mov	a,#0x1C
   14B3 2A                 5887 	add	a,r2
   14B4 F5 82              5888 	mov	dpl,a
   14B6 E4                 5889 	clr	a
   14B7 3D                 5890 	addc	a,r5
   14B8 F5 83              5891 	mov	dph,a
   14BA E0                 5892 	movx	a,@dptr
   14BB D0 02              5893 	pop	ar2
   14BD 30 E2 09           5894 	jnb	acc.2,00151$
   14C0 90 00 74           5895 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   14C3 E0                 5896 	movx	a,@dptr
   14C4 44 40              5897 	orl	a,#0x40
   14C6 F0                 5898 	movx	@dptr,a
   14C7 80 07              5899 	sjmp	00152$
   14C9                    5900 00151$:
                           5901 ;	../../shared/src/spd_ctrl.c:598: else reg_DLL_FREQ_SEL_LANE_2 = 0;
   14C9 90 00 74           5902 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   14CC E0                 5903 	movx	a,@dptr
   14CD 54 BF              5904 	anl	a,#0xbf
   14CF F0                 5905 	movx	@dptr,a
   14D0                    5906 00152$:
                           5907 ;	../../shared/src/spd_ctrl.c:599: reg_EOM_DLL_FREQ_SEL_LANE_1_0		= speedtable[gen][spdoft_eom_dll_freq_sel_lane];
   14D0 EB                 5908 	mov	a,r3
   14D1 24 04              5909 	add	a,#_speedtable
   14D3 FD                 5910 	mov	r5,a
   14D4 EC                 5911 	mov	a,r4
   14D5 34 63              5912 	addc	a,#(_speedtable >> 8)
   14D7 FE                 5913 	mov	r6,a
   14D8 74 1D              5914 	mov	a,#0x1D
   14DA 2D                 5915 	add	a,r5
   14DB F5 82              5916 	mov	dpl,a
   14DD E4                 5917 	clr	a
   14DE 3E                 5918 	addc	a,r6
   14DF F5 83              5919 	mov	dph,a
   14E1 E0                 5920 	movx	a,@dptr
   14E2 90 00 20           5921 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_8
   14E5 54 03              5922 	anl	a,#0x03
   14E7 F5 F0              5923 	mov	b,a
   14E9 E0                 5924 	movx	a,@dptr
   14EA 54 FC              5925 	anl	a,#0xfc
   14EC 45 F0              5926 	orl	a,b
   14EE F0                 5927 	movx	@dptr,a
                           5928 ;	../../shared/src/spd_ctrl.c:600: if(speedtable[gen][spdoft_eom_dll_freq_sel_lane]&0x04) reg_EOM_DLL_FREQ_SEL_LANE_2 = 1;
   14EF EB                 5929 	mov	a,r3
   14F0 24 04              5930 	add	a,#_speedtable
   14F2 FD                 5931 	mov	r5,a
   14F3 EC                 5932 	mov	a,r4
   14F4 34 63              5933 	addc	a,#(_speedtable >> 8)
   14F6 FE                 5934 	mov	r6,a
   14F7 74 1D              5935 	mov	a,#0x1D
   14F9 2D                 5936 	add	a,r5
   14FA F5 82              5937 	mov	dpl,a
   14FC E4                 5938 	clr	a
   14FD 3E                 5939 	addc	a,r6
   14FE F5 83              5940 	mov	dph,a
   1500 E0                 5941 	movx	a,@dptr
   1501 FD                 5942 	mov	r5,a
   1502 30 E2 09           5943 	jnb	acc.2,00154$
   1505 90 00 74           5944 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   1508 E0                 5945 	movx	a,@dptr
   1509 44 80              5946 	orl	a,#0x80
   150B F0                 5947 	movx	@dptr,a
   150C 80 07              5948 	sjmp	00155$
   150E                    5949 00154$:
                           5950 ;	../../shared/src/spd_ctrl.c:601: else reg_EOM_DLL_FREQ_SEL_LANE_2 = 0;
   150E 90 00 74           5951 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_29
   1511 E0                 5952 	movx	a,@dptr
   1512 54 7F              5953 	anl	a,#0x7f
   1514 F0                 5954 	movx	@dptr,a
   1515                    5955 00155$:
                           5956 ;	../../shared/src/spd_ctrl.c:602: reg_ALIGN90_8G_EN_LANE			= speedtable[gen][spdoft_align90_8g_en_lane];
   1515 EB                 5957 	mov	a,r3
   1516 24 04              5958 	add	a,#_speedtable
   1518 FD                 5959 	mov	r5,a
   1519 EC                 5960 	mov	a,r4
   151A 34 63              5961 	addc	a,#(_speedtable >> 8)
   151C FE                 5962 	mov	r6,a
   151D 74 1E              5963 	mov	a,#0x1E
   151F 2D                 5964 	add	a,r5
   1520 F5 82              5965 	mov	dpl,a
   1522 E4                 5966 	clr	a
   1523 3E                 5967 	addc	a,r6
   1524 F5 83              5968 	mov	dph,a
   1526 E0                 5969 	movx	a,@dptr
   1527 90 00 70           5970 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_28
   152A 13                 5971 	rrc	a
   152B E0                 5972 	movx	a,@dptr
   152C 92 E3              5973 	mov	acc.3,c
   152E F0                 5974 	movx	@dptr,a
                           5975 ;	../../shared/src/spd_ctrl.c:603: reg_RX_REG0P9_SPEED_TRACK_CLK_LANE_2_0	= speedtable[gen][spdoft_rx_reg0p9_speed_track_clk_lane];
   152F EB                 5976 	mov	a,r3
   1530 24 04              5977 	add	a,#_speedtable
   1532 FD                 5978 	mov	r5,a
   1533 EC                 5979 	mov	a,r4
   1534 34 63              5980 	addc	a,#(_speedtable >> 8)
   1536 FE                 5981 	mov	r6,a
   1537 74 1F              5982 	mov	a,#0x1F
   1539 2D                 5983 	add	a,r5
   153A F5 82              5984 	mov	dpl,a
   153C E4                 5985 	clr	a
   153D 3E                 5986 	addc	a,r6
   153E F5 83              5987 	mov	dph,a
   1540 E0                 5988 	movx	a,@dptr
   1541 90 02 38           5989 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   1544 C4                 5990 	swap	a
   1545 23                 5991 	rl	a
   1546 54 E0              5992 	anl	a,#(0xe0&0xe0)
   1548 F5 F0              5993 	mov	b,a
   154A E0                 5994 	movx	a,@dptr
   154B 54 1F              5995 	anl	a,#0x1f
   154D 45 F0              5996 	orl	a,b
   154F F0                 5997 	movx	@dptr,a
                           5998 ;	../../shared/src/spd_ctrl.c:604: reg_RX_REG0P9_SPEED_TRACK_CLK_HALF_LANE	= speedtable[gen][spdoft_rx_reg0p9_speed_track_clk_half_lane];
   1550 EB                 5999 	mov	a,r3
   1551 24 04              6000 	add	a,#_speedtable
   1553 FD                 6001 	mov	r5,a
   1554 EC                 6002 	mov	a,r4
   1555 34 63              6003 	addc	a,#(_speedtable >> 8)
   1557 FE                 6004 	mov	r6,a
   1558 74 20              6005 	mov	a,#0x20
   155A 2D                 6006 	add	a,r5
   155B F5 82              6007 	mov	dpl,a
   155D E4                 6008 	clr	a
   155E 3E                 6009 	addc	a,r6
   155F F5 83              6010 	mov	dph,a
   1561 E0                 6011 	movx	a,@dptr
   1562 90 02 38           6012 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_142
   1565 13                 6013 	rrc	a
   1566 E0                 6014 	movx	a,@dptr
   1567 92 E4              6015 	mov	acc.4,c
   1569 F0                 6016 	movx	@dptr,a
                           6017 ;	../../shared/src/spd_ctrl.c:605: reg_RX_SELMUFI_LANE_2_0			= speedtable[gen][spdoft_rx_selmufi_lane];
   156A EB                 6018 	mov	a,r3
   156B 24 04              6019 	add	a,#_speedtable
   156D FD                 6020 	mov	r5,a
   156E EC                 6021 	mov	a,r4
   156F 34 63              6022 	addc	a,#(_speedtable >> 8)
   1571 FE                 6023 	mov	r6,a
   1572 74 22              6024 	mov	a,#0x22
   1574 2D                 6025 	add	a,r5
   1575 F5 82              6026 	mov	dpl,a
   1577 E4                 6027 	clr	a
   1578 3E                 6028 	addc	a,r6
   1579 F5 83              6029 	mov	dph,a
   157B E0                 6030 	movx	a,@dptr
   157C 90 21 65           6031 	mov	dptr,#(_DTL_REG1 + 0x0001)
   157F 25 E0              6032 	add	a,acc
   1581 25 E0              6033 	add	a,acc
   1583 54 1C              6034 	anl	a,#0x1c
   1585 F5 F0              6035 	mov	b,a
   1587 E0                 6036 	movx	a,@dptr
   1588 54 E3              6037 	anl	a,#0xe3
   158A 45 F0              6038 	orl	a,b
   158C F0                 6039 	movx	@dptr,a
                           6040 ;	../../shared/src/spd_ctrl.c:606: reg_REG_SELMUPI_LANE_3_0		= speedtable[gen][spdoft_reg_selmupi_lane];
   158D EB                 6041 	mov	a,r3
   158E 24 04              6042 	add	a,#_speedtable
   1590 FD                 6043 	mov	r5,a
   1591 EC                 6044 	mov	a,r4
   1592 34 63              6045 	addc	a,#(_speedtable >> 8)
   1594 FE                 6046 	mov	r6,a
   1595 74 24              6047 	mov	a,#0x24
   1597 2D                 6048 	add	a,r5
   1598 F5 82              6049 	mov	dpl,a
   159A E4                 6050 	clr	a
   159B 3E                 6051 	addc	a,r6
   159C F5 83              6052 	mov	dph,a
   159E E0                 6053 	movx	a,@dptr
   159F 90 02 2C           6054 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_139
   15A2 54 0F              6055 	anl	a,#0x0f
   15A4 F5 F0              6056 	mov	b,a
   15A6 E0                 6057 	movx	a,@dptr
   15A7 54 F0              6058 	anl	a,#0xf0
   15A9 45 F0              6059 	orl	a,b
   15AB F0                 6060 	movx	@dptr,a
                           6061 ;	../../shared/src/spd_ctrl.c:607: reg_REG_SELMUPF_LANE_3_0		= speedtable[gen][spdoft_reg_selmupf_lane];
   15AC EB                 6062 	mov	a,r3
   15AD 24 04              6063 	add	a,#_speedtable
   15AF FD                 6064 	mov	r5,a
   15B0 EC                 6065 	mov	a,r4
   15B1 34 63              6066 	addc	a,#(_speedtable >> 8)
   15B3 FE                 6067 	mov	r6,a
   15B4 74 25              6068 	mov	a,#0x25
   15B6 2D                 6069 	add	a,r5
   15B7 F5 82              6070 	mov	dpl,a
   15B9 E4                 6071 	clr	a
   15BA 3E                 6072 	addc	a,r6
   15BB F5 83              6073 	mov	dph,a
   15BD E0                 6074 	movx	a,@dptr
   15BE 90 02 30           6075 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_140
   15C1 C4                 6076 	swap	a
   15C2 54 F0              6077 	anl	a,#(0xf0&0xf0)
   15C4 F5 F0              6078 	mov	b,a
   15C6 E0                 6079 	movx	a,@dptr
   15C7 54 0F              6080 	anl	a,#0x0f
   15C9 45 F0              6081 	orl	a,b
   15CB F0                 6082 	movx	@dptr,a
                           6083 ;	../../shared/src/spd_ctrl.c:608: reg_DTL_CLK_MODE_LANE_1_0		= speedtable[gen][spdoft_dtl_clk_mode_lane];
   15CC EB                 6084 	mov	a,r3
   15CD 24 04              6085 	add	a,#_speedtable
   15CF FD                 6086 	mov	r5,a
   15D0 EC                 6087 	mov	a,r4
   15D1 34 63              6088 	addc	a,#(_speedtable >> 8)
   15D3 FE                 6089 	mov	r6,a
   15D4 74 2A              6090 	mov	a,#0x2A
   15D6 2D                 6091 	add	a,r5
   15D7 F5 82              6092 	mov	dpl,a
   15D9 E4                 6093 	clr	a
   15DA 3E                 6094 	addc	a,r6
   15DB F5 83              6095 	mov	dph,a
   15DD E0                 6096 	movx	a,@dptr
   15DE 90 21 63           6097 	mov	dptr,#(_DTL_REG0 + 0x0003)
   15E1 C4                 6098 	swap	a
   15E2 54 30              6099 	anl	a,#(0xf0&0x30)
   15E4 F5 F0              6100 	mov	b,a
   15E6 E0                 6101 	movx	a,@dptr
   15E7 54 CF              6102 	anl	a,#0xcf
   15E9 45 F0              6103 	orl	a,b
   15EB F0                 6104 	movx	@dptr,a
                           6105 ;	../../shared/src/spd_ctrl.c:609: reg_RX_FOFFSET_EXTRA_M_LANE_13_0_b0	= speedtable[gen][spdoft_rx_foffset_extra_m_lane];
   15EC EB                 6106 	mov	a,r3
   15ED 24 04              6107 	add	a,#_speedtable
   15EF FD                 6108 	mov	r5,a
   15F0 EC                 6109 	mov	a,r4
   15F1 34 63              6110 	addc	a,#(_speedtable >> 8)
   15F3 FE                 6111 	mov	r6,a
   15F4 74 2B              6112 	mov	a,#0x2B
   15F6 2D                 6113 	add	a,r5
   15F7 F5 82              6114 	mov	dpl,a
   15F9 E4                 6115 	clr	a
   15FA 3E                 6116 	addc	a,r6
   15FB F5 83              6117 	mov	dph,a
   15FD E0                 6118 	movx	a,@dptr
   15FE 90 21 68           6119 	mov	dptr,#_DTL_REG2
   1601 F0                 6120 	movx	@dptr,a
                           6121 ;	../../shared/src/spd_ctrl.c:610: reg_RX_FOFFSET_EXTRA_M_LANE_13_0_b1	= speedtable[gen][spdoft_rx_foffset_extra_m_lane+1];
   1602 EB                 6122 	mov	a,r3
   1603 24 04              6123 	add	a,#_speedtable
   1605 FD                 6124 	mov	r5,a
   1606 EC                 6125 	mov	a,r4
   1607 34 63              6126 	addc	a,#(_speedtable >> 8)
   1609 FE                 6127 	mov	r6,a
   160A 74 2C              6128 	mov	a,#0x2C
   160C 2D                 6129 	add	a,r5
   160D F5 82              6130 	mov	dpl,a
   160F E4                 6131 	clr	a
   1610 3E                 6132 	addc	a,r6
   1611 F5 83              6133 	mov	dph,a
   1613 E0                 6134 	movx	a,@dptr
   1614 90 21 69           6135 	mov	dptr,#(_DTL_REG2 + 0x0001)
   1617 54 3F              6136 	anl	a,#0x3f
   1619 F5 F0              6137 	mov	b,a
   161B E0                 6138 	movx	a,@dptr
   161C 54 C0              6139 	anl	a,#0xc0
   161E 45 F0              6140 	orl	a,b
   1620 F0                 6141 	movx	@dptr,a
                           6142 ;	../../shared/src/spd_ctrl.c:611: reg_INIT_RXFOFFS_LANE_9_0_b0		= speedtable[gen][spdoft_init_rxfoffs_lane];
   1621 EB                 6143 	mov	a,r3
   1622 24 04              6144 	add	a,#_speedtable
   1624 FD                 6145 	mov	r5,a
   1625 EC                 6146 	mov	a,r4
   1626 34 63              6147 	addc	a,#(_speedtable >> 8)
   1628 FE                 6148 	mov	r6,a
   1629 74 2D              6149 	mov	a,#0x2D
   162B 2D                 6150 	add	a,r5
   162C F5 82              6151 	mov	dpl,a
   162E E4                 6152 	clr	a
   162F 3E                 6153 	addc	a,r6
   1630 F5 83              6154 	mov	dph,a
   1632 E0                 6155 	movx	a,@dptr
   1633 90 21 64           6156 	mov	dptr,#_DTL_REG1
   1636 F0                 6157 	movx	@dptr,a
                           6158 ;	../../shared/src/spd_ctrl.c:612: reg_INIT_RXFOFFS_LANE_9_0_b1		= speedtable[gen][spdoft_init_rxfoffs_lane+1];
   1637 EB                 6159 	mov	a,r3
   1638 24 04              6160 	add	a,#_speedtable
   163A FD                 6161 	mov	r5,a
   163B EC                 6162 	mov	a,r4
   163C 34 63              6163 	addc	a,#(_speedtable >> 8)
   163E FE                 6164 	mov	r6,a
   163F 74 2E              6165 	mov	a,#0x2E
   1641 2D                 6166 	add	a,r5
   1642 F5 82              6167 	mov	dpl,a
   1644 E4                 6168 	clr	a
   1645 3E                 6169 	addc	a,r6
   1646 F5 83              6170 	mov	dph,a
   1648 E0                 6171 	movx	a,@dptr
   1649 90 21 65           6172 	mov	dptr,#(_DTL_REG1 + 0x0001)
   164C 54 03              6173 	anl	a,#0x03
   164E F5 F0              6174 	mov	b,a
   1650 E0                 6175 	movx	a,@dptr
   1651 54 FC              6176 	anl	a,#0xfc
   1653 45 F0              6177 	orl	a,b
   1655 F0                 6178 	movx	@dptr,a
                           6179 ;	../../shared/src/spd_ctrl.c:615: reg_RXCLK_25M_CTRL_LANE_1_0		= speedtable[gen][spdoft_rx_rxclk_25m_ctrl_lane];
   1656 EB                 6180 	mov	a,r3
   1657 24 04              6181 	add	a,#_speedtable
   1659 FD                 6182 	mov	r5,a
   165A EC                 6183 	mov	a,r4
   165B 34 63              6184 	addc	a,#(_speedtable >> 8)
   165D FE                 6185 	mov	r6,a
   165E 74 26              6186 	mov	a,#0x26
   1660 2D                 6187 	add	a,r5
   1661 F5 82              6188 	mov	dpl,a
   1663 E4                 6189 	clr	a
   1664 3E                 6190 	addc	a,r6
   1665 F5 83              6191 	mov	dph,a
   1667 E0                 6192 	movx	a,@dptr
   1668 90 02 60           6193 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   166B 25 E0              6194 	add	a,acc
   166D 54 06              6195 	anl	a,#0x06
   166F F5 F0              6196 	mov	b,a
   1671 E0                 6197 	movx	a,@dptr
   1672 54 F9              6198 	anl	a,#0xf9
   1674 45 F0              6199 	orl	a,b
   1676 F0                 6200 	movx	@dptr,a
                           6201 ;	../../shared/src/spd_ctrl.c:616: reg_RXCLK_25M_DIV1P5_EN_LANE		= speedtable[gen][spdoft_rx_rxclk_25m_div1p5_en_lane];
   1677 EB                 6202 	mov	a,r3
   1678 24 04              6203 	add	a,#_speedtable
   167A FD                 6204 	mov	r5,a
   167B EC                 6205 	mov	a,r4
   167C 34 63              6206 	addc	a,#(_speedtable >> 8)
   167E FE                 6207 	mov	r6,a
   167F 74 27              6208 	mov	a,#0x27
   1681 2D                 6209 	add	a,r5
   1682 F5 82              6210 	mov	dpl,a
   1684 E4                 6211 	clr	a
   1685 3E                 6212 	addc	a,r6
   1686 F5 83              6213 	mov	dph,a
   1688 E0                 6214 	movx	a,@dptr
   1689 90 02 60           6215 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   168C 13                 6216 	rrc	a
   168D E0                 6217 	movx	a,@dptr
   168E 92 E0              6218 	mov	acc.0,c
   1690 F0                 6219 	movx	@dptr,a
                           6220 ;	../../shared/src/spd_ctrl.c:617: reg_RXCLK_25M_DIV_LANE_7_0		= speedtable[gen][spdoft_rx_rxclk_25m_div_lane];
   1691 EB                 6221 	mov	a,r3
   1692 24 04              6222 	add	a,#_speedtable
   1694 FD                 6223 	mov	r5,a
   1695 EC                 6224 	mov	a,r4
   1696 34 63              6225 	addc	a,#(_speedtable >> 8)
   1698 FE                 6226 	mov	r6,a
   1699 74 28              6227 	mov	a,#0x28
   169B 2D                 6228 	add	a,r5
   169C F5 82              6229 	mov	dpl,a
   169E E4                 6230 	clr	a
   169F 3E                 6231 	addc	a,r6
   16A0 F5 83              6232 	mov	dph,a
   16A2 E0                 6233 	movx	a,@dptr
   16A3 90 02 68           6234 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_154
   16A6 F0                 6235 	movx	@dptr,a
                           6236 ;	../../shared/src/spd_ctrl.c:618: reg_RXCLK_25M_FIX_DIV_EN_LANE		= speedtable[gen][spdoft_rx_rxclk_25m_fix_div_en_lane];
   16A7 EB                 6237 	mov	a,r3
   16A8 24 04              6238 	add	a,#_speedtable
   16AA FD                 6239 	mov	r5,a
   16AB EC                 6240 	mov	a,r4
   16AC 34 63              6241 	addc	a,#(_speedtable >> 8)
   16AE FE                 6242 	mov	r6,a
   16AF 74 29              6243 	mov	a,#0x29
   16B1 2D                 6244 	add	a,r5
   16B2 F5 82              6245 	mov	dpl,a
   16B4 E4                 6246 	clr	a
   16B5 3E                 6247 	addc	a,r6
   16B6 F5 83              6248 	mov	dph,a
   16B8 E0                 6249 	movx	a,@dptr
   16B9 90 02 60           6250 	mov	dptr,#_UPHY14_TRX_ANAREG_TOP_152
   16BC 13                 6251 	rrc	a
   16BD E0                 6252 	movx	a,@dptr
   16BE 92 E5              6253 	mov	acc.5,c
   16C0 F0                 6254 	movx	@dptr,a
                           6255 ;	../../shared/src/spd_ctrl.c:622: rxdll_temp_a_lane = speedtable[gen][spdoft_rxdll_temp_a_lane];
   16C1 EB                 6256 	mov	a,r3
   16C2 24 04              6257 	add	a,#_speedtable
   16C4 FD                 6258 	mov	r5,a
   16C5 EC                 6259 	mov	a,r4
   16C6 34 63              6260 	addc	a,#(_speedtable >> 8)
   16C8 FE                 6261 	mov	r6,a
   16C9 74 44              6262 	mov	a,#0x44
   16CB 2D                 6263 	add	a,r5
   16CC F5 82              6264 	mov	dpl,a
   16CE E4                 6265 	clr	a
   16CF 3E                 6266 	addc	a,r6
   16D0 F5 83              6267 	mov	dph,a
   16D2 E0                 6268 	movx	a,@dptr
   16D3 90s00r00           6269 	mov	dptr,#_rxdll_temp_a_lane
   16D6 F0                 6270 	movx	@dptr,a
                           6271 ;	../../shared/src/spd_ctrl.c:623: rxdll_temp_b_lane = speedtable[gen][spdoft_rxdll_temp_b_lane];
   16D7 EB                 6272 	mov	a,r3
   16D8 24 04              6273 	add	a,#_speedtable
   16DA FD                 6274 	mov	r5,a
   16DB EC                 6275 	mov	a,r4
   16DC 34 63              6276 	addc	a,#(_speedtable >> 8)
   16DE FE                 6277 	mov	r6,a
   16DF 74 45              6278 	mov	a,#0x45
   16E1 2D                 6279 	add	a,r5
   16E2 F5 82              6280 	mov	dpl,a
   16E4 E4                 6281 	clr	a
   16E5 3E                 6282 	addc	a,r6
   16E6 F5 83              6283 	mov	dph,a
   16E8 E0                 6284 	movx	a,@dptr
   16E9 90s00r00           6285 	mov	dptr,#_rxdll_temp_b_lane
   16EC F0                 6286 	movx	@dptr,a
                           6287 ;	../../shared/src/spd_ctrl.c:626: reg_PATH_DISABLE_EDGE_LANE		= speedtable[gen][spdoft_path_disable_edge_lane];
   16ED EB                 6288 	mov	a,r3
   16EE 24 04              6289 	add	a,#_speedtable
   16F0 FD                 6290 	mov	r5,a
   16F1 EC                 6291 	mov	a,r4
   16F2 34 63              6292 	addc	a,#(_speedtable >> 8)
   16F4 FE                 6293 	mov	r6,a
   16F5 74 37              6294 	mov	a,#0x37
   16F7 2D                 6295 	add	a,r5
   16F8 F5 82              6296 	mov	dpl,a
   16FA E4                 6297 	clr	a
   16FB 3E                 6298 	addc	a,r6
   16FC F5 83              6299 	mov	dph,a
   16FE E0                 6300 	movx	a,@dptr
   16FF 90 00 4C           6301 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_19
   1702 13                 6302 	rrc	a
   1703 E0                 6303 	movx	a,@dptr
   1704 92 E1              6304 	mov	acc.1,c
   1706 F0                 6305 	movx	@dptr,a
                           6306 ;	../../shared/src/spd_ctrl.c:627: reg_ANA_RX_DFE_F1_POL_EN_D_LANE		= speedtable[gen][spdoft_dfe_f1_pol_en_d_lane];
   1707 EB                 6307 	mov	a,r3
   1708 24 04              6308 	add	a,#_speedtable
   170A FD                 6309 	mov	r5,a
   170B EC                 6310 	mov	a,r4
   170C 34 63              6311 	addc	a,#(_speedtable >> 8)
   170E FE                 6312 	mov	r6,a
   170F 74 38              6313 	mov	a,#0x38
   1711 2D                 6314 	add	a,r5
   1712 F5 82              6315 	mov	dpl,a
   1714 E4                 6316 	clr	a
   1715 3E                 6317 	addc	a,r6
   1716 F5 83              6318 	mov	dph,a
   1718 E0                 6319 	movx	a,@dptr
   1719 90 24 19           6320 	mov	dptr,#(_DFE_ANA_REG0 + 0x0001)
   171C 13                 6321 	rrc	a
   171D E0                 6322 	movx	a,@dptr
   171E 92 E2              6323 	mov	acc.2,c
   1720 F0                 6324 	movx	@dptr,a
                           6325 ;	../../shared/src/spd_ctrl.c:628: reg_ANA_RX_DFE_F1_POL_EN_S_LANE		= speedtable[gen][spdoft_dfe_f1_pol_en_s_lane];
   1721 EB                 6326 	mov	a,r3
   1722 24 04              6327 	add	a,#_speedtable
   1724 FD                 6328 	mov	r5,a
   1725 EC                 6329 	mov	a,r4
   1726 34 63              6330 	addc	a,#(_speedtable >> 8)
   1728 FE                 6331 	mov	r6,a
   1729 74 39              6332 	mov	a,#0x39
   172B 2D                 6333 	add	a,r5
   172C F5 82              6334 	mov	dpl,a
   172E E4                 6335 	clr	a
   172F 3E                 6336 	addc	a,r6
   1730 F5 83              6337 	mov	dph,a
   1732 E0                 6338 	movx	a,@dptr
   1733 90 24 19           6339 	mov	dptr,#(_DFE_ANA_REG0 + 0x0001)
   1736 13                 6340 	rrc	a
   1737 E0                 6341 	movx	a,@dptr
   1738 92 E3              6342 	mov	acc.3,c
   173A F0                 6343 	movx	@dptr,a
                           6344 ;	../../shared/src/spd_ctrl.c:629: reg_ANA_RX_DFE_F1_POL_D_LANE		= speedtable[gen][spdoft_dfe_f1_pol_d_lane];
   173B EB                 6345 	mov	a,r3
   173C 24 04              6346 	add	a,#_speedtable
   173E FD                 6347 	mov	r5,a
   173F EC                 6348 	mov	a,r4
   1740 34 63              6349 	addc	a,#(_speedtable >> 8)
   1742 FE                 6350 	mov	r6,a
   1743 74 3A              6351 	mov	a,#0x3A
   1745 2D                 6352 	add	a,r5
   1746 F5 82              6353 	mov	dpl,a
   1748 E4                 6354 	clr	a
   1749 3E                 6355 	addc	a,r6
   174A F5 83              6356 	mov	dph,a
   174C E0                 6357 	movx	a,@dptr
   174D 90 24 1A           6358 	mov	dptr,#(_DFE_ANA_REG0 + 0x0002)
   1750 13                 6359 	rrc	a
   1751 E0                 6360 	movx	a,@dptr
   1752 92 E2              6361 	mov	acc.2,c
   1754 F0                 6362 	movx	@dptr,a
                           6363 ;	../../shared/src/spd_ctrl.c:630: reg_ANA_RX_DFE_F1_POL_S_LANE		= speedtable[gen][spdoft_dfe_f1_pol_s_lane];
   1755 EB                 6364 	mov	a,r3
   1756 24 04              6365 	add	a,#_speedtable
   1758 FD                 6366 	mov	r5,a
   1759 EC                 6367 	mov	a,r4
   175A 34 63              6368 	addc	a,#(_speedtable >> 8)
   175C FE                 6369 	mov	r6,a
   175D 74 3B              6370 	mov	a,#0x3B
   175F 2D                 6371 	add	a,r5
   1760 F5 82              6372 	mov	dpl,a
   1762 E4                 6373 	clr	a
   1763 3E                 6374 	addc	a,r6
   1764 F5 83              6375 	mov	dph,a
   1766 E0                 6376 	movx	a,@dptr
   1767 90 24 1A           6377 	mov	dptr,#(_DFE_ANA_REG0 + 0x0002)
   176A 13                 6378 	rrc	a
   176B E0                 6379 	movx	a,@dptr
   176C 92 E3              6380 	mov	acc.3,c
   176E F0                 6381 	movx	@dptr,a
                           6382 ;	../../shared/src/spd_ctrl.c:631: reg_ANA_RX_DFE_F1_POL_EN_D_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_en_d_force_lane];
   176F EB                 6383 	mov	a,r3
   1770 24 04              6384 	add	a,#_speedtable
   1772 FD                 6385 	mov	r5,a
   1773 EC                 6386 	mov	a,r4
   1774 34 63              6387 	addc	a,#(_speedtable >> 8)
   1776 FE                 6388 	mov	r6,a
   1777 74 3C              6389 	mov	a,#0x3C
   1779 2D                 6390 	add	a,r5
   177A F5 82              6391 	mov	dpl,a
   177C E4                 6392 	clr	a
   177D 3E                 6393 	addc	a,r6
   177E F5 83              6394 	mov	dph,a
   1780 E0                 6395 	movx	a,@dptr
   1781 90 24 1D           6396 	mov	dptr,#(_DFE_ANA_REG1 + 0x0001)
   1784 13                 6397 	rrc	a
   1785 E0                 6398 	movx	a,@dptr
   1786 92 E2              6399 	mov	acc.2,c
   1788 F0                 6400 	movx	@dptr,a
                           6401 ;	../../shared/src/spd_ctrl.c:632: reg_ANA_RX_DFE_F1_POL_EN_S_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_en_s_force_lane];
   1789 EB                 6402 	mov	a,r3
   178A 24 04              6403 	add	a,#_speedtable
   178C FD                 6404 	mov	r5,a
   178D EC                 6405 	mov	a,r4
   178E 34 63              6406 	addc	a,#(_speedtable >> 8)
   1790 FE                 6407 	mov	r6,a
   1791 74 3D              6408 	mov	a,#0x3D
   1793 2D                 6409 	add	a,r5
   1794 F5 82              6410 	mov	dpl,a
   1796 E4                 6411 	clr	a
   1797 3E                 6412 	addc	a,r6
   1798 F5 83              6413 	mov	dph,a
   179A E0                 6414 	movx	a,@dptr
   179B 90 24 1D           6415 	mov	dptr,#(_DFE_ANA_REG1 + 0x0001)
   179E 13                 6416 	rrc	a
   179F E0                 6417 	movx	a,@dptr
   17A0 92 E3              6418 	mov	acc.3,c
   17A2 F0                 6419 	movx	@dptr,a
                           6420 ;	../../shared/src/spd_ctrl.c:633: reg_ANA_RX_DFE_F1_POL_D_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_d_force_lane];
   17A3 EB                 6421 	mov	a,r3
   17A4 24 04              6422 	add	a,#_speedtable
   17A6 FD                 6423 	mov	r5,a
   17A7 EC                 6424 	mov	a,r4
   17A8 34 63              6425 	addc	a,#(_speedtable >> 8)
   17AA FE                 6426 	mov	r6,a
   17AB 74 3E              6427 	mov	a,#0x3E
   17AD 2D                 6428 	add	a,r5
   17AE F5 82              6429 	mov	dpl,a
   17B0 E4                 6430 	clr	a
   17B1 3E                 6431 	addc	a,r6
   17B2 F5 83              6432 	mov	dph,a
   17B4 E0                 6433 	movx	a,@dptr
   17B5 90 24 1E           6434 	mov	dptr,#(_DFE_ANA_REG1 + 0x0002)
   17B8 13                 6435 	rrc	a
   17B9 E0                 6436 	movx	a,@dptr
   17BA 92 E2              6437 	mov	acc.2,c
   17BC F0                 6438 	movx	@dptr,a
                           6439 ;	../../shared/src/spd_ctrl.c:634: reg_ANA_RX_DFE_F1_POL_S_FORCE_LANE	= speedtable[gen][spdoft_reg_ana_rx_dfe_f1_pol_s_force_lane];
   17BD EB                 6440 	mov	a,r3
   17BE 24 04              6441 	add	a,#_speedtable
   17C0 FD                 6442 	mov	r5,a
   17C1 EC                 6443 	mov	a,r4
   17C2 34 63              6444 	addc	a,#(_speedtable >> 8)
   17C4 FE                 6445 	mov	r6,a
   17C5 74 3F              6446 	mov	a,#0x3F
   17C7 2D                 6447 	add	a,r5
   17C8 F5 82              6448 	mov	dpl,a
   17CA E4                 6449 	clr	a
   17CB 3E                 6450 	addc	a,r6
   17CC F5 83              6451 	mov	dph,a
   17CE E0                 6452 	movx	a,@dptr
   17CF 90 24 1E           6453 	mov	dptr,#(_DFE_ANA_REG1 + 0x0002)
   17D2 13                 6454 	rrc	a
   17D3 E0                 6455 	movx	a,@dptr
   17D4 92 E3              6456 	mov	acc.3,c
   17D6 F0                 6457 	movx	@dptr,a
                           6458 ;	../../shared/src/spd_ctrl.c:635: reg_DFE_FULL_RATE_MODE_LANE		= speedtable[gen][spdoft_reg_dfe_full_rate_mode_lane];
   17D7 EB                 6459 	mov	a,r3
   17D8 24 04              6460 	add	a,#_speedtable
   17DA FD                 6461 	mov	r5,a
   17DB EC                 6462 	mov	a,r4
   17DC 34 63              6463 	addc	a,#(_speedtable >> 8)
   17DE FE                 6464 	mov	r6,a
   17DF 74 40              6465 	mov	a,#0x40
   17E1 2D                 6466 	add	a,r5
   17E2 F5 82              6467 	mov	dpl,a
   17E4 E4                 6468 	clr	a
   17E5 3E                 6469 	addc	a,r6
   17E6 F5 83              6470 	mov	dph,a
   17E8 E0                 6471 	movx	a,@dptr
   17E9 90 24 0D           6472 	mov	dptr,#(_DFE_CTRL_REG3 + 0x0001)
   17EC 13                 6473 	rrc	a
   17ED E0                 6474 	movx	a,@dptr
   17EE 92 E0              6475 	mov	acc.0,c
   17F0 F0                 6476 	movx	@dptr,a
                           6477 ;	../../shared/src/spd_ctrl.c:638: reg_PU_F1N_S_O_LANE			= speedtable[gen][spdoft_pu_f1n_s_o_lane];
   17F1 EB                 6478 	mov	a,r3
   17F2 24 04              6479 	add	a,#_speedtable
   17F4 FD                 6480 	mov	r5,a
   17F5 EC                 6481 	mov	a,r4
   17F6 34 63              6482 	addc	a,#(_speedtable >> 8)
   17F8 FE                 6483 	mov	r6,a
   17F9 74 36              6484 	mov	a,#0x36
   17FB 2D                 6485 	add	a,r5
   17FC F5 82              6486 	mov	dpl,a
   17FE E4                 6487 	clr	a
   17FF 3E                 6488 	addc	a,r6
   1800 F5 83              6489 	mov	dph,a
   1802 E0                 6490 	movx	a,@dptr
   1803 90 00 60           6491 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   1806 13                 6492 	rrc	a
   1807 E0                 6493 	movx	a,@dptr
   1808 92 E4              6494 	mov	acc.4,c
   180A F0                 6495 	movx	@dptr,a
                           6496 ;	../../shared/src/spd_ctrl.c:639: reg_PU_F1N_D_O_LANE			= speedtable[gen][spdoft_pu_f1n_d_o_lane];
   180B EB                 6497 	mov	a,r3
   180C 24 04              6498 	add	a,#_speedtable
   180E FD                 6499 	mov	r5,a
   180F EC                 6500 	mov	a,r4
   1810 34 63              6501 	addc	a,#(_speedtable >> 8)
   1812 FE                 6502 	mov	r6,a
   1813 74 34              6503 	mov	a,#0x34
   1815 2D                 6504 	add	a,r5
   1816 F5 82              6505 	mov	dpl,a
   1818 E4                 6506 	clr	a
   1819 3E                 6507 	addc	a,r6
   181A F5 83              6508 	mov	dph,a
   181C E0                 6509 	movx	a,@dptr
   181D 90 00 60           6510 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   1820 13                 6511 	rrc	a
   1821 E0                 6512 	movx	a,@dptr
   1822 92 E6              6513 	mov	acc.6,c
   1824 F0                 6514 	movx	@dptr,a
                           6515 ;	../../shared/src/spd_ctrl.c:640: reg_PU_F1N_S_E_LANE			= speedtable[gen][spdoft_pu_f1n_s_e_lane];
   1825 EB                 6516 	mov	a,r3
   1826 24 04              6517 	add	a,#_speedtable
   1828 FD                 6518 	mov	r5,a
   1829 EC                 6519 	mov	a,r4
   182A 34 63              6520 	addc	a,#(_speedtable >> 8)
   182C FE                 6521 	mov	r6,a
   182D 74 32              6522 	mov	a,#0x32
   182F 2D                 6523 	add	a,r5
   1830 F5 82              6524 	mov	dpl,a
   1832 E4                 6525 	clr	a
   1833 3E                 6526 	addc	a,r6
   1834 F5 83              6527 	mov	dph,a
   1836 E0                 6528 	movx	a,@dptr
   1837 90 00 5C           6529 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   183A 13                 6530 	rrc	a
   183B E0                 6531 	movx	a,@dptr
   183C 92 E0              6532 	mov	acc.0,c
   183E F0                 6533 	movx	@dptr,a
                           6534 ;	../../shared/src/spd_ctrl.c:641: reg_PU_F1N_D_E_LANE			= speedtable[gen][spdoft_pu_f1n_d_e_lane];
   183F EB                 6535 	mov	a,r3
   1840 24 04              6536 	add	a,#_speedtable
   1842 FD                 6537 	mov	r5,a
   1843 EC                 6538 	mov	a,r4
   1844 34 63              6539 	addc	a,#(_speedtable >> 8)
   1846 FE                 6540 	mov	r6,a
   1847 74 30              6541 	mov	a,#0x30
   1849 2D                 6542 	add	a,r5
   184A F5 82              6543 	mov	dpl,a
   184C E4                 6544 	clr	a
   184D 3E                 6545 	addc	a,r6
   184E F5 83              6546 	mov	dph,a
   1850 E0                 6547 	movx	a,@dptr
   1851 90 00 5C           6548 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   1854 13                 6549 	rrc	a
   1855 E0                 6550 	movx	a,@dptr
   1856 92 E2              6551 	mov	acc.2,c
   1858 F0                 6552 	movx	@dptr,a
                           6553 ;	../../shared/src/spd_ctrl.c:642: reg_PU_F1P_S_E_LANE			= speedtable[gen][spdoft_pu_f1p_s_e_lane];
   1859 EB                 6554 	mov	a,r3
   185A 24 04              6555 	add	a,#_speedtable
   185C FD                 6556 	mov	r5,a
   185D EC                 6557 	mov	a,r4
   185E 34 63              6558 	addc	a,#(_speedtable >> 8)
   1860 FE                 6559 	mov	r6,a
   1861 74 31              6560 	mov	a,#0x31
   1863 2D                 6561 	add	a,r5
   1864 F5 82              6562 	mov	dpl,a
   1866 E4                 6563 	clr	a
   1867 3E                 6564 	addc	a,r6
   1868 F5 83              6565 	mov	dph,a
   186A E0                 6566 	movx	a,@dptr
   186B FD                 6567 	mov	r5,a
   186C 90 00 5C           6568 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   186F 13                 6569 	rrc	a
   1870 E0                 6570 	movx	a,@dptr
   1871 92 E1              6571 	mov	acc.1,c
   1873 F0                 6572 	movx	@dptr,a
   1874                    6573 00157$:
                           6574 ;	../../shared/src/spd_ctrl.c:645: reg_PU_F1P_S_O_LANE			= speedtable[gen][spdoft_pu_f1p_s_o_lane];
   1874 EB                 6575 	mov	a,r3
   1875 24 04              6576 	add	a,#_speedtable
   1877 FD                 6577 	mov	r5,a
   1878 EC                 6578 	mov	a,r4
   1879 34 63              6579 	addc	a,#(_speedtable >> 8)
   187B FE                 6580 	mov	r6,a
   187C 74 35              6581 	mov	a,#0x35
   187E 2D                 6582 	add	a,r5
   187F F5 82              6583 	mov	dpl,a
   1881 E4                 6584 	clr	a
   1882 3E                 6585 	addc	a,r6
   1883 F5 83              6586 	mov	dph,a
   1885 E0                 6587 	movx	a,@dptr
   1886 90 00 60           6588 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   1889 13                 6589 	rrc	a
   188A E0                 6590 	movx	a,@dptr
   188B 92 E5              6591 	mov	acc.5,c
   188D F0                 6592 	movx	@dptr,a
                           6593 ;	../../shared/src/spd_ctrl.c:646: reg_PU_F1P_D_O_LANE			= speedtable[gen][spdoft_pu_f1p_d_o_lane];
   188E EB                 6594 	mov	a,r3
   188F 24 04              6595 	add	a,#_speedtable
   1891 FD                 6596 	mov	r5,a
   1892 EC                 6597 	mov	a,r4
   1893 34 63              6598 	addc	a,#(_speedtable >> 8)
   1895 FE                 6599 	mov	r6,a
   1896 74 33              6600 	mov	a,#0x33
   1898 2D                 6601 	add	a,r5
   1899 F5 82              6602 	mov	dpl,a
   189B E4                 6603 	clr	a
   189C 3E                 6604 	addc	a,r6
   189D F5 83              6605 	mov	dph,a
   189F E0                 6606 	movx	a,@dptr
   18A0 FD                 6607 	mov	r5,a
   18A1 90 00 60           6608 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_24
   18A4 13                 6609 	rrc	a
   18A5 E0                 6610 	movx	a,@dptr
   18A6 92 E7              6611 	mov	acc.7,c
   18A8 F0                 6612 	movx	@dptr,a
                           6613 ;	../../shared/src/spd_ctrl.c:647: reg_PU_F1P_D_E_LANE			= speedtable[gen][spdoft_pu_f1p_d_e_lane];
   18A9 EB                 6614 	mov	a,r3
   18AA 24 04              6615 	add	a,#_speedtable
   18AC FB                 6616 	mov	r3,a
   18AD EC                 6617 	mov	a,r4
   18AE 34 63              6618 	addc	a,#(_speedtable >> 8)
   18B0 FC                 6619 	mov	r4,a
   18B1 74 2F              6620 	mov	a,#0x2F
   18B3 2B                 6621 	add	a,r3
   18B4 F5 82              6622 	mov	dpl,a
   18B6 E4                 6623 	clr	a
   18B7 3C                 6624 	addc	a,r4
   18B8 F5 83              6625 	mov	dph,a
   18BA E0                 6626 	movx	a,@dptr
   18BB FB                 6627 	mov	r3,a
   18BC 90 00 5C           6628 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_23
   18BF 13                 6629 	rrc	a
   18C0 E0                 6630 	movx	a,@dptr
   18C1 92 E3              6631 	mov	acc.3,c
   18C3 F0                 6632 	movx	@dptr,a
                           6633 ;	../../shared/src/spd_ctrl.c:650: if(cmx_TX_SSC_CTRL_SEL) {
   18C4 90 E6 13           6634 	mov	dptr,#(_CONTROL_CONFIG3 + 0x0003)
   18C7 E0                 6635 	movx	a,@dptr
   18C8 20 E4 03           6636 	jb	acc.4,00237$
   18CB 02s19r76           6637 	ljmp	00167$
   18CE                    6638 00237$:
                           6639 ;	../../shared/src/spd_ctrl.c:651: reg_SSC_EN_FM_REG_LANE = 1;
   18CE 90 20 0C           6640 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   18D1 E0                 6641 	movx	a,@dptr
   18D2 44 02              6642 	orl	a,#0x02
   18D4 F0                 6643 	movx	@dptr,a
                           6644 ;	../../shared/src/spd_ctrl.c:652: if(train_save_tb[gen].ssc_en) 
   18D5 EA                 6645 	mov	a,r2
   18D6 2A                 6646 	add	a,r2
   18D7 25 E0              6647 	add	a,acc
   18D9 FB                 6648 	mov	r3,a
   18DA 24 98              6649 	add	a,#_train_save_tb
   18DC FC                 6650 	mov	r4,a
   18DD E4                 6651 	clr	a
   18DE 34 E6              6652 	addc	a,#(_train_save_tb >> 8)
   18E0 FD                 6653 	mov	r5,a
   18E1 8C 82              6654 	mov	dpl,r4
   18E3 8D 83              6655 	mov	dph,r5
   18E5 E0                 6656 	movx	a,@dptr
   18E6 30 E0 09           6657 	jnb	acc.0,00161$
                           6658 ;	../../shared/src/spd_ctrl.c:653: reg_SSC_EN_LANE = 1;
   18E9 90 20 0C           6659 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   18EC E0                 6660 	movx	a,@dptr
   18ED 44 04              6661 	orl	a,#0x04
   18EF F0                 6662 	movx	@dptr,a
   18F0 80 07              6663 	sjmp	00162$
   18F2                    6664 00161$:
                           6665 ;	../../shared/src/spd_ctrl.c:654: else reg_SSC_EN_LANE = 0;
   18F2 90 20 0C           6666 	mov	dptr,#_INPUT_TX_PIN_REG1_LANE
   18F5 E0                 6667 	movx	a,@dptr
   18F6 54 FB              6668 	anl	a,#0xfb
   18F8 F0                 6669 	movx	@dptr,a
   18F9                    6670 00162$:
                           6671 ;	../../shared/src/spd_ctrl.c:656: if(use_ring_pll) {
   18F9 30*00 3F           6672 	jnb	_use_ring_pll,00164$
                           6673 ;	../../shared/src/spd_ctrl.c:661: reg_SSC_DSPREAD_TX_RING			= tx_tb[gen].ssc_dspread;
   18FC EB                 6674 	mov	a,r3
   18FD 24 84              6675 	add	a,#_tx_tb
   18FF FC                 6676 	mov	r4,a
   1900 E4                 6677 	clr	a
   1901 34 E6              6678 	addc	a,#(_tx_tb >> 8)
   1903 FD                 6679 	mov	r5,a
   1904 8C 82              6680 	mov	dpl,r4
   1906 8D 83              6681 	mov	dph,r5
   1908 A3                 6682 	inc	dptr
   1909 A3                 6683 	inc	dptr
   190A A3                 6684 	inc	dptr
   190B E0                 6685 	movx	a,@dptr
   190C 23                 6686 	rl	a
   190D 54 01              6687 	anl	a,#0x01
   190F 90 A0 13           6688 	mov	dptr,#(_DTX_REG2 + 0x0003)
   1912 13                 6689 	rrc	a
   1913 E0                 6690 	movx	a,@dptr
   1914 92 E6              6691 	mov	acc.6,c
   1916 F0                 6692 	movx	@dptr,a
                           6693 ;	../../shared/src/spd_ctrl.c:662: reg_SSC_AMP_RING_6_0			= tx_tb[gen].ssc_amp;
   1917 EB                 6694 	mov	a,r3
   1918 24 84              6695 	add	a,#_tx_tb
   191A FC                 6696 	mov	r4,a
   191B E4                 6697 	clr	a
   191C 34 E6              6698 	addc	a,#(_tx_tb >> 8)
   191E FD                 6699 	mov	r5,a
   191F 8C 82              6700 	mov	dpl,r4
   1921 8D 83              6701 	mov	dph,r5
   1923 A3                 6702 	inc	dptr
   1924 A3                 6703 	inc	dptr
   1925 A3                 6704 	inc	dptr
   1926 E0                 6705 	movx	a,@dptr
   1927 54 7F              6706 	anl	a,#0x7f
   1929 FC                 6707 	mov	r4,a
   192A 90 A0 1B           6708 	mov	dptr,#(_DTX_REG4 + 0x0003)
   192D 25 E0              6709 	add	a,acc
   192F 54 FE              6710 	anl	a,#0xfe
   1931 F5 F0              6711 	mov	b,a
   1933 E0                 6712 	movx	a,@dptr
   1934 54 01              6713 	anl	a,#0x01
   1936 45 F0              6714 	orl	a,b
   1938 F0                 6715 	movx	@dptr,a
   1939 80 3B              6716 	sjmp	00167$
   193B                    6717 00164$:
                           6718 ;	../../shared/src/spd_ctrl.c:666: reg_SSC_DSPREAD_TX 			= tx_tb[gen].ssc_dspread;
   193B EB                 6719 	mov	a,r3
   193C 24 84              6720 	add	a,#_tx_tb
   193E FC                 6721 	mov	r4,a
   193F E4                 6722 	clr	a
   1940 34 E6              6723 	addc	a,#(_tx_tb >> 8)
   1942 FD                 6724 	mov	r5,a
   1943 8C 82              6725 	mov	dpl,r4
   1945 8D 83              6726 	mov	dph,r5
   1947 A3                 6727 	inc	dptr
   1948 A3                 6728 	inc	dptr
   1949 A3                 6729 	inc	dptr
   194A E0                 6730 	movx	a,@dptr
   194B 23                 6731 	rl	a
   194C 54 01              6732 	anl	a,#0x01
   194E 90 A0 0B           6733 	mov	dptr,#(_DTX_REG0 + 0x0003)
   1951 13                 6734 	rrc	a
   1952 E0                 6735 	movx	a,@dptr
   1953 92 E6              6736 	mov	acc.6,c
   1955 F0                 6737 	movx	@dptr,a
                           6738 ;	../../shared/src/spd_ctrl.c:667: reg_SSC_AMP_6_0				= tx_tb[gen].ssc_amp;
   1956 EB                 6739 	mov	a,r3
   1957 24 84              6740 	add	a,#_tx_tb
   1959 FB                 6741 	mov	r3,a
   195A E4                 6742 	clr	a
   195B 34 E6              6743 	addc	a,#(_tx_tb >> 8)
   195D FC                 6744 	mov	r4,a
   195E 8B 82              6745 	mov	dpl,r3
   1960 8C 83              6746 	mov	dph,r4
   1962 A3                 6747 	inc	dptr
   1963 A3                 6748 	inc	dptr
   1964 A3                 6749 	inc	dptr
   1965 E0                 6750 	movx	a,@dptr
   1966 54 7F              6751 	anl	a,#0x7f
   1968 FB                 6752 	mov	r3,a
   1969 90 A0 12           6753 	mov	dptr,#(_DTX_REG2 + 0x0002)
   196C 54 7F              6754 	anl	a,#0x7f
   196E F5 F0              6755 	mov	b,a
   1970 E0                 6756 	movx	a,@dptr
   1971 54 80              6757 	anl	a,#0x80
   1973 45 F0              6758 	orl	a,b
   1975 F0                 6759 	movx	@dptr,a
   1976                    6760 00167$:
                           6761 ;	../../shared/src/spd_ctrl.c:672: if(sq_thrs_ratio_gen_en & (0x01<<gen)) {
   1976 8A F0              6762 	mov	b,r2
   1978 05 F0              6763 	inc	b
   197A 7B 01              6764 	mov	r3,#0x01
   197C 7C 00              6765 	mov	r4,#0x00
   197E 80 06              6766 	sjmp	00241$
   1980                    6767 00240$:
   1980 EB                 6768 	mov	a,r3
   1981 2B                 6769 	add	a,r3
   1982 FB                 6770 	mov	r3,a
   1983 EC                 6771 	mov	a,r4
   1984 33                 6772 	rlc	a
   1985 FC                 6773 	mov	r4,a
   1986                    6774 00241$:
   1986 D5 F0 F7           6775 	djnz	b,00240$
   1989 90s00r00           6776 	mov	dptr,#_sq_thrs_ratio_gen_en
   198C E0                 6777 	movx	a,@dptr
   198D FD                 6778 	mov	r5,a
   198E 7E 00              6779 	mov	r6,#0x00
   1990 52 03              6780 	anl	ar3,a
   1992 EE                 6781 	mov	a,r6
   1993 52 04              6782 	anl	ar4,a
   1995 EB                 6783 	mov	a,r3
   1996 4C                 6784 	orl	a,r4
   1997 60 78              6785 	jz	00172$
                           6786 ;	../../shared/src/spd_ctrl.c:673: sq_thrs_ratio = sq_thrs_ratio_tb[gen];
   1999 EA                 6787 	mov	a,r2
   199A 24 7C              6788 	add	a,#_sq_thrs_ratio_tb
   199C F5 82              6789 	mov	dpl,a
   199E E4                 6790 	clr	a
   199F 34 60              6791 	addc	a,#(_sq_thrs_ratio_tb >> 8)
   19A1 F5 83              6792 	mov	dph,a
   19A3 E0                 6793 	movx	a,@dptr
   19A4 FB                 6794 	mov	r3,a
   19A5 90s00r00           6795 	mov	dptr,#_sq_thrs_ratio
   19A8 F0                 6796 	movx	@dptr,a
                           6797 ;	../../shared/src/spd_ctrl.c:674: temp = lnx_CAL_SQ_THRESH_LANE_7_0;
   19A9 90 60 13           6798 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   19AC E0                 6799 	movx	a,@dptr
   19AD FC                 6800 	mov	r4,a
   19AE 7D 00              6801 	mov	r5,#0x00
                           6802 ;	../../shared/src/spd_ctrl.c:675: if(sq_thrs_ratio==0)
   19B0 EB                 6803 	mov	a,r3
   19B1 70 15              6804 	jnz	00169$
                           6805 ;	../../shared/src/spd_ctrl.c:676: reg_SQ_THRESH_LANE_5_0 = (uint8_t)temp;
   19B3 8C 06              6806 	mov	ar6,r4
   19B5 90 00 10           6807 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   19B8 EE                 6808 	mov	a,r6
   19B9 2E                 6809 	add	a,r6
   19BA 25 E0              6810 	add	a,acc
   19BC 54 FC              6811 	anl	a,#0xfc
   19BE F5 F0              6812 	mov	b,a
   19C0 E0                 6813 	movx	a,@dptr
   19C1 54 03              6814 	anl	a,#0x03
   19C3 45 F0              6815 	orl	a,b
   19C5 F0                 6816 	movx	@dptr,a
   19C6 80 49              6817 	sjmp	00172$
   19C8                    6818 00169$:
                           6819 ;	../../shared/src/spd_ctrl.c:678: temp = temp * sq_thrs_ratio;
   19C8 7E 00              6820 	mov	r6,#0x00
   19CA C0 02              6821 	push	ar2
   19CC C0 03              6822 	push	ar3
   19CE C0 06              6823 	push	ar6
   19D0 8C 82              6824 	mov	dpl,r4
   19D2 8D 83              6825 	mov	dph,r5
   19D4 12s00r00           6826 	lcall	__mulint
   19D7 AB 82              6827 	mov	r3,dpl
   19D9 AE 83              6828 	mov	r6,dph
   19DB 15 81              6829 	dec	sp
   19DD 15 81              6830 	dec	sp
   19DF D0 02              6831 	pop	ar2
   19E1 8B 04              6832 	mov	ar4,r3
   19E3 8E 05              6833 	mov	ar5,r6
                           6834 ;	../../shared/src/spd_ctrl.c:679: reg_SQ_THRESH_LANE_5_0 = (lnx_CAL_SQ_THRESH_LANE_7_0&0x20) | ((uint8_t)(temp>>5));
   19E5 90 60 13           6835 	mov	dptr,#(_CAL_SAVE_DATA1_LANE + 0x0003)
   19E8 E0                 6836 	movx	a,@dptr
   19E9 FB                 6837 	mov	r3,a
   19EA 53 03 20           6838 	anl	ar3,#0x20
   19ED ED                 6839 	mov	a,r5
   19EE C4                 6840 	swap	a
   19EF 03                 6841 	rr	a
   19F0 CC                 6842 	xch	a,r4
   19F1 C4                 6843 	swap	a
   19F2 03                 6844 	rr	a
   19F3 54 07              6845 	anl	a,#0x07
   19F5 6C                 6846 	xrl	a,r4
   19F6 CC                 6847 	xch	a,r4
   19F7 54 07              6848 	anl	a,#0x07
   19F9 CC                 6849 	xch	a,r4
   19FA 6C                 6850 	xrl	a,r4
   19FB CC                 6851 	xch	a,r4
   19FC FD                 6852 	mov	r5,a
   19FD EC                 6853 	mov	a,r4
   19FE 42 03              6854 	orl	ar3,a
   1A00 90 00 10           6855 	mov	dptr,#_UPHY14_TRX_ANAREG_BOT_4
   1A03 EB                 6856 	mov	a,r3
   1A04 2B                 6857 	add	a,r3
   1A05 25 E0              6858 	add	a,acc
   1A07 54 FC              6859 	anl	a,#0xfc
   1A09 F5 F0              6860 	mov	b,a
   1A0B E0                 6861 	movx	a,@dptr
   1A0C 54 03              6862 	anl	a,#0x03
   1A0E 45 F0              6863 	orl	a,b
   1A10 F0                 6864 	movx	@dptr,a
   1A11                    6865 00172$:
                           6866 ;	../../shared/src/spd_ctrl.c:686: if(phy_mode == SAS && gen==4) reg_TX_TRAIN_IF_CLK_EN_LANE = 1;
   1A11 90 A3 16           6867 	mov	dptr,#(_SYSTEM + 0x0002)
   1A14 E0                 6868 	movx	a,@dptr
   1A15 54 07              6869 	anl	a,#0x07
   1A17 FB                 6870 	mov	r3,a
   1A18 BB 01 0C           6871 	cjne	r3,#0x01,00174$
   1A1B BA 04 09           6872 	cjne	r2,#0x04,00174$
   1A1E 90 26 17           6873 	mov	dptr,#(_TX_TRAIN_IF_REG0 + 0x0003)
   1A21 E0                 6874 	movx	a,@dptr
   1A22 44 40              6875 	orl	a,#0x40
   1A24 F0                 6876 	movx	@dptr,a
   1A25 80 07              6877 	sjmp	00175$
   1A27                    6878 00174$:
                           6879 ;	../../shared/src/spd_ctrl.c:687: else reg_TX_TRAIN_IF_CLK_EN_LANE = 0;
   1A27 90 26 17           6880 	mov	dptr,#(_TX_TRAIN_IF_REG0 + 0x0003)
   1A2A E0                 6881 	movx	a,@dptr
   1A2B 54 BF              6882 	anl	a,#0xbf
   1A2D F0                 6883 	movx	@dptr,a
   1A2E                    6884 00175$:
                           6885 ;	../../shared/src/spd_ctrl.c:692: reg_MCU_DEBUG0_LANE_7_0 = 0x39;
   1A2E 90 22 B4           6886 	mov	dptr,#_MCU_DEBUG0_LANE
   1A31 74 39              6887 	mov	a,#0x39
   1A33 F0                 6888 	movx	@dptr,a
   1A34 22                 6889 	ret
                           6890 ;------------------------------------------------------------
                           6891 ;Allocation info for local variables in function 'loadSpeedtbl'
                           6892 ;------------------------------------------------------------
                           6893 ;------------------------------------------------------------
                           6894 ;	../../shared/src/spd_ctrl.c:696: void loadSpeedtbl(void) {
                           6895 ;	-----------------------------------------
                           6896 ;	 function loadSpeedtbl
                           6897 ;	-----------------------------------------
   1A35                    6898 _loadSpeedtbl:
                           6899 ;	../../shared/src/spd_ctrl.c:698: loadspeedtbl_gen();
   1A35 12s0Dr90           6900 	lcall	_loadspeedtbl_gen
                           6901 ;	../../shared/src/spd_ctrl.c:706: if( mcuid== master_mcu ) {
   1A38 90 22 00           6902 	mov	dptr,#_MCU_CONTROL_LANE
   1A3B E0                 6903 	movx	a,@dptr
   1A3C FA                 6904 	mov	r2,a
   1A3D 90 E6 50           6905 	mov	dptr,#_MCU_CONFIG
   1A40 E0                 6906 	movx	a,@dptr
   1A41 FB                 6907 	mov	r3,a
   1A42 EA                 6908 	mov	a,r2
   1A43 B5 03 36           6909 	cjne	a,ar3,00111$
                           6910 ;	../../shared/src/spd_ctrl.c:709: if(!use_ring_pll) {
   1A46 20*00 1C           6911 	jb	_use_ring_pll,00107$
                           6912 ;	../../shared/src/spd_ctrl.c:712: if (phy_mode==PCIE)
   1A49 90 A3 16           6913 	mov	dptr,#(_SYSTEM + 0x0002)
   1A4C E0                 6914 	movx	a,@dptr
   1A4D 54 07              6915 	anl	a,#0x07
   1A4F FA                 6916 	mov	r2,a
   1A50 BA 03 09           6917 	cjne	r2,#0x03,00102$
                           6918 ;	../../shared/src/spd_ctrl.c:715: loadspeedtbl_pll(gen_pll_rate);
   1A53 90s00r00           6919 	mov	dptr,#_gen_pll_rate
   1A56 E0                 6920 	movx	a,@dptr
   1A57 F5 82              6921 	mov	dpl,a
   1A59 02s03rD5           6922 	ljmp	_loadspeedtbl_pll
   1A5C                    6923 00102$:
                           6924 ;	../../shared/src/spd_ctrl.c:718: loadspeedtbl_pll(tx_pll_rate);
   1A5C A2*00              6925 	mov	c,_tx_pll_rate
   1A5E E4                 6926 	clr	a
   1A5F 33                 6927 	rlc	a
   1A60 F5 82              6928 	mov	dpl,a
   1A62 02s03rD5           6929 	ljmp	_loadspeedtbl_pll
   1A65                    6930 00107$:
                           6931 ;	../../shared/src/spd_ctrl.c:722: if( tx_pll_rate != PLL_RATE_SEL_RING )
   1A65 90 E6 1F           6932 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   1A68 E0                 6933 	movx	a,@dptr
   1A69 FA                 6934 	mov	r2,a
   1A6A A2*00              6935 	mov	c,_tx_pll_rate
   1A6C E4                 6936 	clr	a
   1A6D 33                 6937 	rlc	a
   1A6E FB                 6938 	mov	r3,a
   1A6F B5 02 01           6939 	cjne	a,ar2,00122$
   1A72 22                 6940 	ret
   1A73                    6941 00122$:
                           6942 ;	../../shared/src/spd_ctrl.c:723: loadspeedtbl_ringpll(tx_pll_rate);
   1A73 A2*00              6943 	mov	c,_tx_pll_rate
   1A75 E4                 6944 	clr	a
   1A76 33                 6945 	rlc	a
   1A77 F5 82              6946 	mov	dpl,a
   1A79 02s07rA8           6947 	ljmp	_loadspeedtbl_ringpll
   1A7C                    6948 00111$:
   1A7C 22                 6949 	ret
                           6950 ;------------------------------------------------------------
                           6951 ;Allocation info for local variables in function 'loadSpdtbl_4_fcnt'
                           6952 ;------------------------------------------------------------
                           6953 ;fbck                      Allocated to registers 
                           6954 ;rate                      Allocated to registers r2 
                           6955 ;------------------------------------------------------------
                           6956 ;	../../shared/src/spd_ctrl.c:732: void loadSpdtbl_4_fcnt(void) {
                           6957 ;	-----------------------------------------
                           6958 ;	 function loadSpdtbl_4_fcnt
                           6959 ;	-----------------------------------------
   1A7D                    6960 _loadSpdtbl_4_fcnt:
                           6961 ;	../../shared/src/spd_ctrl.c:736: if(phy_mode==SERDES) rate = gen_pll_rate;
   1A7D 90 A3 16           6962 	mov	dptr,#(_SYSTEM + 0x0002)
   1A80 E0                 6963 	movx	a,@dptr
   1A81 54 07              6964 	anl	a,#0x07
   1A83 FA                 6965 	mov	r2,a
   1A84 BA 04 07           6966 	cjne	r2,#0x04,00102$
   1A87 90s00r00           6967 	mov	dptr,#_gen_pll_rate
   1A8A E0                 6968 	movx	a,@dptr
   1A8B FA                 6969 	mov	r2,a
   1A8C 80 06              6970 	sjmp	00103$
   1A8E                    6971 00102$:
                           6972 ;	../../shared/src/spd_ctrl.c:737: else rate = PLL_RATE_SEL;
   1A8E 90 E6 1E           6973 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0002)
   1A91 E0                 6974 	movx	a,@dptr
   1A92 FB                 6975 	mov	r3,a
   1A93 FA                 6976 	mov	r2,a
   1A94                    6977 00103$:
                           6978 ;	../../shared/src/spd_ctrl.c:739: reg_FBDIV_7_0 		= lc_speedtable[fbck][rate][spdoft_fbdiv_cal];
   1A94 EA                 6979 	mov	a,r2
   1A95 C4                 6980 	swap	a
   1A96 23                 6981 	rl	a
   1A97 54 E0              6982 	anl	a,#0xe0
   1A99 FA                 6983 	mov	r2,a
   1A9A FB                 6984 	mov	r3,a
   1A9B 7C E0              6985 	mov	r4,#(_lc_speedtable >> 8)
   1A9D 8B 82              6986 	mov	dpl,r3
   1A9F 8C 83              6987 	mov	dph,r4
   1AA1 A3                 6988 	inc	dptr
   1AA2 A3                 6989 	inc	dptr
   1AA3 A3                 6990 	inc	dptr
   1AA4 A3                 6991 	inc	dptr
   1AA5 E0                 6992 	movx	a,@dptr
   1AA6 90 82 A4           6993 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_169
   1AA9 F0                 6994 	movx	@dptr,a
                           6995 ;	../../shared/src/spd_ctrl.c:740: reg_FBDIV_9_8 		= lc_speedtable[fbck][rate][spdoft_fbdiv_cal+1];
   1AAA 7B E0              6996 	mov	r3,#(_lc_speedtable >> 8)
   1AAC 8A 82              6997 	mov	dpl,r2
   1AAE 8B 83              6998 	mov	dph,r3
   1AB0 A3                 6999 	inc	dptr
   1AB1 A3                 7000 	inc	dptr
   1AB2 A3                 7001 	inc	dptr
   1AB3 A3                 7002 	inc	dptr
   1AB4 A3                 7003 	inc	dptr
   1AB5 E0                 7004 	movx	a,@dptr
   1AB6 90 82 A0           7005 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_168
   1AB9 C4                 7006 	swap	a
   1ABA 54 30              7007 	anl	a,#(0xf0&0x30)
   1ABC F5 F0              7008 	mov	b,a
   1ABE E0                 7009 	movx	a,@dptr
   1ABF 54 CF              7010 	anl	a,#0xcf
   1AC1 45 F0              7011 	orl	a,b
   1AC3 F0                 7012 	movx	@dptr,a
                           7013 ;	../../shared/src/spd_ctrl.c:741: reg_ANA_FBCK_SEL = 0;
   1AC4 90 A3 19           7014 	mov	dptr,#(_PM_CMN_REG1 + 0x0001)
   1AC7 E0                 7015 	movx	a,@dptr
   1AC8 54 FD              7016 	anl	a,#0xfd
   1ACA F0                 7017 	movx	@dptr,a
   1ACB 22                 7018 	ret
                           7019 ;------------------------------------------------------------
                           7020 ;Allocation info for local variables in function 'ringloadSpdtbl_4_fcnt'
                           7021 ;------------------------------------------------------------
                           7022 ;fbck                      Allocated to registers 
                           7023 ;ck1g                      Allocated to registers r2 
                           7024 ;rate                      Allocated to registers r3 
                           7025 ;------------------------------------------------------------
                           7026 ;	../../shared/src/spd_ctrl.c:745: void ringloadSpdtbl_4_fcnt(void) {
                           7027 ;	-----------------------------------------
                           7028 ;	 function ringloadSpdtbl_4_fcnt
                           7029 ;	-----------------------------------------
   1ACC                    7030 _ringloadSpdtbl_4_fcnt:
                           7031 ;	../../shared/src/spd_ctrl.c:749: ck1g = ring_use_250m;
   1ACC A2*00              7032 	mov	c,_ring_use_250m
   1ACE E4                 7033 	clr	a
   1ACF 33                 7034 	rlc	a
   1AD0 FA                 7035 	mov	r2,a
                           7036 ;	../../shared/src/spd_ctrl.c:750: if(phy_mode==SERDES) rate = gen_pll_rate;
   1AD1 90 A3 16           7037 	mov	dptr,#(_SYSTEM + 0x0002)
   1AD4 E0                 7038 	movx	a,@dptr
   1AD5 54 07              7039 	anl	a,#0x07
   1AD7 FB                 7040 	mov	r3,a
   1AD8 BB 04 07           7041 	cjne	r3,#0x04,00102$
   1ADB 90s00r00           7042 	mov	dptr,#_gen_pll_rate
   1ADE E0                 7043 	movx	a,@dptr
   1ADF FB                 7044 	mov	r3,a
   1AE0 80 06              7045 	sjmp	00103$
   1AE2                    7046 00102$:
                           7047 ;	../../shared/src/spd_ctrl.c:751: else rate = PLL_RATE_SEL_RING;
   1AE2 90 E6 1F           7048 	mov	dptr,#(_CONTROL_CONFIG6 + 0x0003)
   1AE5 E0                 7049 	movx	a,@dptr
   1AE6 FC                 7050 	mov	r4,a
   1AE7 FB                 7051 	mov	r3,a
   1AE8                    7052 00103$:
                           7053 ;	../../shared/src/spd_ctrl.c:758: reg_PLL_FBDIV_RING_7_0 = ring_speedtable[ck1g][fbck][rate][spdoft_fbdiv_cal_ring];
   1AE8 7C 00              7054 	mov	r4,#0x00
   1AEA C0 03              7055 	push	ar3
   1AEC C0 02              7056 	push	ar2
   1AEE C0 04              7057 	push	ar4
   1AF0 90 01 20           7058 	mov	dptr,#0x0120
   1AF3 12s00r00           7059 	lcall	__mulint
   1AF6 AA 82              7060 	mov	r2,dpl
   1AF8 AC 83              7061 	mov	r4,dph
   1AFA 15 81              7062 	dec	sp
   1AFC 15 81              7063 	dec	sp
   1AFE D0 03              7064 	pop	ar3
   1B00 EA                 7065 	mov	a,r2
   1B01 24 C0              7066 	add	a,#_ring_speedtable
   1B03 FD                 7067 	mov	r5,a
   1B04 EC                 7068 	mov	a,r4
   1B05 34 E1              7069 	addc	a,#(_ring_speedtable >> 8)
   1B07 FE                 7070 	mov	r6,a
   1B08 EB                 7071 	mov	a,r3
   1B09 75 F0 24           7072 	mov	b,#0x24
   1B0C A4                 7073 	mul	ab
   1B0D FB                 7074 	mov	r3,a
   1B0E 2D                 7075 	add	a,r5
   1B0F FD                 7076 	mov	r5,a
   1B10 E4                 7077 	clr	a
   1B11 3E                 7078 	addc	a,r6
   1B12 FE                 7079 	mov	r6,a
   1B13 74 0B              7080 	mov	a,#0x0B
   1B15 2D                 7081 	add	a,r5
   1B16 F5 82              7082 	mov	dpl,a
   1B18 E4                 7083 	clr	a
   1B19 3E                 7084 	addc	a,r6
   1B1A F5 83              7085 	mov	dph,a
   1B1C E0                 7086 	movx	a,@dptr
   1B1D 90 82 F4           7087 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_189
   1B20 F0                 7088 	movx	@dptr,a
                           7089 ;	../../shared/src/spd_ctrl.c:759: reg_PLL_FBDIV_RING_9_8 = ring_speedtable[ck1g][fbck][rate][spdoft_fbdiv_cal_ring+1];
   1B21 EA                 7090 	mov	a,r2
   1B22 24 C0              7091 	add	a,#_ring_speedtable
   1B24 FA                 7092 	mov	r2,a
   1B25 EC                 7093 	mov	a,r4
   1B26 34 E1              7094 	addc	a,#(_ring_speedtable >> 8)
   1B28 FC                 7095 	mov	r4,a
   1B29 EB                 7096 	mov	a,r3
   1B2A 2A                 7097 	add	a,r2
   1B2B FB                 7098 	mov	r3,a
   1B2C E4                 7099 	clr	a
   1B2D 3C                 7100 	addc	a,r4
   1B2E FD                 7101 	mov	r5,a
   1B2F 74 0C              7102 	mov	a,#0x0C
   1B31 2B                 7103 	add	a,r3
   1B32 F5 82              7104 	mov	dpl,a
   1B34 E4                 7105 	clr	a
   1B35 3D                 7106 	addc	a,r5
   1B36 F5 83              7107 	mov	dph,a
   1B38 E0                 7108 	movx	a,@dptr
   1B39 90 82 F0           7109 	mov	dptr,#_UPHY14_CMN_ANAREG_TOP_188
   1B3C 25 E0              7110 	add	a,acc
   1B3E 54 06              7111 	anl	a,#0x06
   1B40 F5 F0              7112 	mov	b,a
   1B42 E0                 7113 	movx	a,@dptr
   1B43 54 F9              7114 	anl	a,#0xf9
   1B45 45 F0              7115 	orl	a,b
   1B47 F0                 7116 	movx	@dptr,a
                           7117 ;	../../shared/src/spd_ctrl.c:760: reg_ANA_FBCK_SEL_RING = 0;
   1B48 90 A3 18           7118 	mov	dptr,#_PM_CMN_REG1
   1B4B E0                 7119 	movx	a,@dptr
   1B4C 54 FB              7120 	anl	a,#0xfb
   1B4E F0                 7121 	movx	@dptr,a
   1B4F 22                 7122 	ret
                           7123 	.area CSEG    (CODE)
                           7124 	.area CONST   (CODE)
                           7125 	.area CABS    (ABS,CODE)
