// Seed: 595819086
module module_0 (
    output logic id_0,
    input supply0 id_1,
    input wor void id_2
);
  always id_0 <= 1 + 1'd0;
  wire id_4;
  assign module_1.type_20 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4,
    output uwire id_5,
    input supply0 id_6,
    input tri id_7,
    output logic id_8,
    input tri id_9,
    input supply1 id_10,
    output wire id_11,
    input wire id_12,
    output tri1 id_13,
    output supply1 id_14,
    output tri1 id_15
    , id_17
);
  always id_8 <= 1;
  id_18(
      .id_0(1), .id_1(id_5 + 1)
  );
  module_0 modCall_1 (
      id_8,
      id_9,
      id_6
  );
  assign id_15 = 1;
endmodule
