{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.6.11  2017-06-12 bk=1.3860 VDI=40 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port DDR -pg 1 -y 0 -defaultsOSRD
preplace port resetn -pg 1 -y 410 -defaultsOSRD
preplace port UART_out -pg 1 -y 910 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 430 -defaultsOSRD
preplace port clk -pg 1 -y 260 -defaultsOSRD
preplace portBus IN_Port -pg 1 -y 870 -defaultsOSRD -right
preplace portBus OUT_Port -pg 1 -y 890 -defaultsOSRD
preplace inst Address_Decoder_0 -pg 1 -lvl 4 -y 610 -defaultsOSRD
preplace inst memory_wrapper_0 -pg 1 -lvl 5 -y 610 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 730 -defaultsOSRD
preplace inst Out_bank_0 -pg 1 -lvl 6 -y 1090 -defaultsOSRD
preplace inst picorv32_0 -pg 1 -lvl 3 -y 220 -defaultsOSRD
preplace inst Inverter_0 -pg 1 -lvl 1 -y 350 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 2 -y 120 -defaultsOSRD
preplace netloc processing_system7_0_DDR 1 2 5 690J 0 NJ 0 NJ 0 NJ 0 NJ
preplace netloc memory_wrapper_0_dina 1 5 1 2320
preplace netloc memory_wrapper_0_addra 1 5 1 2330
preplace netloc Out_bank_0_UART_out 1 6 1 2720J
preplace netloc Address_Decoder_0_bankSwitch 1 4 2 1680 500 2270
preplace netloc Inverter_0_out 1 1 5 N 350 690J 470 1120 800 N 800 2250
preplace netloc memory_wrapper_0_mem_ready_memory 1 3 3 1160 790 NJ 790 2210
preplace netloc memory_wrapper_0_mem_rdata_memory 1 3 3 1140 780 NJ 780 2220
preplace netloc Address_Decoder_0_mem_wdata_memory 1 4 1 1720
preplace netloc Address_Decoder_0_mem_valid_io 1 4 2 1690 510 2290
preplace netloc memory_wrapper_0_wea 1 5 1 2280
preplace netloc Address_Decoder_0_mem_ready 1 2 3 700 440 NJ 440 1670
preplace netloc IN_Port_1 1 5 2 2330 870 NJ
preplace netloc Address_Decoder_0_mem_valid_memory 1 4 1 1700
preplace netloc resetn_1 1 0 1 -80
preplace netloc clk_1 1 0 6 -80 250 250 250 680 480 1110 770 1710 770 2260
preplace netloc picorv32_0_mem_wstrb 1 3 1 1130
preplace netloc processing_system7_0_FIXED_IO 1 2 5 680J -10 NJ -10 NJ -10 NJ -10 2690J
preplace netloc memory_wrapper_0_ena 1 5 1 2300
preplace netloc picorv32_0_mem_addr 1 3 1 1160
preplace netloc blk_mem_gen_0_douta 1 4 2 1730 750 N
preplace netloc Out_bank_0_out_registers 1 6 1 2710J
preplace netloc picorv32_0_mem_wdata 1 3 1 1140
preplace netloc processing_system7_0_FCLK_CLK0 1 2 4 670J 460 1150J 420 NJ 420 2310
preplace netloc Address_Decoder_0_mem_rdata 1 2 3 710 450 NJ 450 1660
preplace netloc Out_bank_0_mem_ready 1 3 4 1180 840 NJ 840 N 840 2700
preplace netloc Address_Decoder_0_mem_wstrb_io 1 4 2 N 720 2230
preplace netloc picorv32_0_mem_instr 1 3 1 1170
preplace netloc picorv32_0_mem_valid 1 3 1 1180
preplace netloc Address_Decoder_0_mem_addr_memory 1 4 1 1680
preplace netloc Address_Decoder_0_mem_wstrb_memory 1 4 1 1670
preplace netloc Out_bank_0_mem_rdata 1 3 4 1130 860 NJ 860 N 860 2690
preplace netloc Address_Decoder_0_mem_wdata_io 1 4 2 1660 710 2240
levelinfo -pg 1 -100 150 460 920 1430 1980 2510 2750 -top -340 -bot 1330
",
}
{
   da_ps7_cnt: "1",
}
