[[COMP22111]]

the MXU within a [[Google TPU]] has a systolic array architecture, which differs massively to CPUs and GPUs
![](https://i.imgur.com/yAo3OBz.png)


by ==chaining multiple ALUs together==, the register is read once and reused