Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.2 (win64) Build 6299465 Fri Nov 14 19:35:11 GMT 2025
| Date         : Sun Feb 22 22:50:13 2026
| Host         : G-A001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.831        0.000                      0                 3298        0.056        0.000                      0                 3298        3.870        0.000                       0                  1178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.831        0.000                      0                 3298        0.056        0.000                      0                 3298        3.870        0.000                       0                  1178  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.831ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.947ns  (logic 3.858ns (55.531%)  route 3.089ns (44.469%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 12.210 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.907     9.342    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.105     9.447 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[0]_i_1/O
                         net (fo=1, routed)           0.000     9.447    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[0]
    SLICE_X45Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.227    12.210    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X45Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[0]/C
                         clock pessimism              0.192    12.402    
                         clock uncertainty           -0.154    12.248    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)        0.030    12.278    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[0]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.836ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.944ns  (logic 3.858ns (55.555%)  route 3.086ns (44.445%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 12.210 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.904     9.339    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X45Y82         LUT5 (Prop_lut5_I4_O)        0.105     9.444 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[4]_i_1/O
                         net (fo=1, routed)           0.000     9.444    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[4]
    SLICE_X45Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.227    12.210    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X45Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]/C
                         clock pessimism              0.192    12.402    
                         clock uncertainty           -0.154    12.248    
    SLICE_X45Y82         FDRE (Setup_fdre_C_D)        0.032    12.280    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[4]
  -------------------------------------------------------------------
                         required time                         12.280    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                  2.836    

Slack (MET) :             2.869ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.914ns  (logic 3.858ns (55.804%)  route 3.056ns (44.196%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 12.214 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.873     9.308    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.105     9.413 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[1]_i_1/O
                         net (fo=1, routed)           0.000     9.413    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_1_fu_388_p3[1]
    SLICE_X37Y85         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.231    12.214    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X37Y85         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[1]/C
                         clock pessimism              0.192    12.406    
                         clock uncertainty           -0.154    12.252    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)        0.030    12.282    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[1]
  -------------------------------------------------------------------
                         required time                         12.282    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  2.869    

Slack (MET) :             2.874ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 3.858ns (55.828%)  route 3.053ns (44.172%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.214ns = ( 12.214 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.870     9.305    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X37Y85         LUT5 (Prop_lut5_I4_O)        0.105     9.410 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/class_idx_11_fu_84[2]_i_1/O
                         net (fo=1, routed)           0.000     9.410    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_1_fu_388_p3[2]
    SLICE_X37Y85         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.231    12.214    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X37Y85         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[2]/C
                         clock pessimism              0.192    12.406    
                         clock uncertainty           -0.154    12.252    
    SLICE_X37Y85         FDRE (Setup_fdre_C_D)        0.032    12.284    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/class_idx_11_fu_84_reg[2]
  -------------------------------------------------------------------
                         required time                         12.284    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  2.874    

Slack (MET) :             2.877ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 3.858ns (55.549%)  route 3.087ns (44.452%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 12.212 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.904     9.340    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.105     9.445 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[1]_i_1/O
                         net (fo=1, routed)           0.000     9.445    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[1]
    SLICE_X38Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.229    12.212    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X38Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[1]/C
                         clock pessimism              0.192    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.072    12.322    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[1]
  -------------------------------------------------------------------
                         required time                         12.322    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  2.877    

Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.941ns  (logic 3.858ns (55.581%)  route 3.083ns (44.419%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.212ns = ( 12.212 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.900     9.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X38Y82         LUT5 (Prop_lut5_I4_O)        0.105     9.441 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[3]_i_1/O
                         net (fo=1, routed)           0.000     9.441    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[3]
    SLICE_X38Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.229    12.212    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X38Y82         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[3]/C
                         clock pessimism              0.192    12.404    
                         clock uncertainty           -0.154    12.250    
    SLICE_X38Y82         FDRE (Setup_fdre_C_D)        0.076    12.326    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[3]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.441    
  -------------------------------------------------------------------
                         slack                                  2.885    

Slack (MET) :             2.894ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.884ns  (logic 3.858ns (56.044%)  route 3.026ns (43.956%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.210ns = ( 12.210 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.843     9.279    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.105     9.384 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[2]_i_1/O
                         net (fo=1, routed)           0.000     9.384    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[2]
    SLICE_X43Y81         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.227    12.210    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X43Y81         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[2]/C
                         clock pessimism              0.192    12.402    
                         clock uncertainty           -0.154    12.248    
    SLICE_X43Y81         FDRE (Setup_fdre_C_D)        0.030    12.278    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[2]
  -------------------------------------------------------------------
                         required time                         12.278    
                         arrival time                          -9.384    
  -------------------------------------------------------------------
                         slack                                  2.894    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.838ns  (logic 3.858ns (56.424%)  route 2.980ns (43.576%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 12.211 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.797     9.232    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I4_O)        0.105     9.337 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[10]_i_1/O
                         net (fo=1, routed)           0.000     9.337    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[10]
    SLICE_X44Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.228    12.211    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X44Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[10]/C
                         clock pessimism              0.192    12.403    
                         clock uncertainty           -0.154    12.249    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.030    12.279    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[10]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.337    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.946ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.836ns  (logic 3.858ns (56.439%)  route 2.978ns (43.561%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 12.211 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.795     9.230    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X44Y83         LUT5 (Prop_lut5_I4_O)        0.105     9.335 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[12]_i_1/O
                         net (fo=1, routed)           0.000     9.335    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[12]
    SLICE_X44Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.228    12.211    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X44Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[12]/C
                         clock pessimism              0.192    12.403    
                         clock uncertainty           -0.154    12.249    
    SLICE_X44Y83         FDRE (Setup_fdre_C_D)        0.032    12.281    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[12]
  -------------------------------------------------------------------
                         required time                         12.281    
                         arrival time                          -9.335    
  -------------------------------------------------------------------
                         slack                                  2.946    

Slack (MET) :             2.948ns  (required time - arrival time)
  Source:                 system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.858ns (56.474%)  route 2.973ns (43.526%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.211ns = ( 12.211 - 10.000 ) 
    Source Clock Delay      (SCD):    2.500ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.421     2.500    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/ap_clk
    RAMB18_X2Y32         RAMB18E1                                     r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125     4.625 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/q0_reg/DOADO[3]
                         net (fo=4, routed)           1.125     5.750    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/DOADO[3]
    SLICE_X40Y81         LUT2 (Prop_lut2_I0_O)        0.105     5.855 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U/final_score_fu_361_p2_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.855    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/bias_l2_U_n_4
    SLICE_X40Y81         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     6.295 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.295    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.495 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/final_score_fu_361_p2_carry__1/O[2]
                         net (fo=3, routed)           0.491     6.986    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/sext_ln86_2_fu_367_p1[10]
    SLICE_X44Y83         LUT6 (Prop_lut6_I0_O)        0.253     7.239 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3/O
                         net (fo=1, routed)           0.567     7.806    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_i_3_n_0
    SLICE_X42Y83         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.430     8.236 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.236    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__0_n_0
    SLICE_X42Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.336 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.336    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__1_n_0
    SLICE_X42Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     8.436 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/icmp_ln90_fu_371_p2_carry__2/CO[3]
                         net (fo=36, routed)          0.791     9.226    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/CO[0]
    SLICE_X45Y83         LUT5 (Prop_lut5_I4_O)        0.105     9.331 r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/mac_muladd_7ns_6s_31s_31_4_1_U10/bgn_inference_mac_muladd_7ns_6s_31s_31_4_1_DSP48_0_U/max_score_12_fu_88[18]_i_1/O
                         net (fo=1, routed)           0.000     9.331    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_1_fu_377_p3[18]
    SLICE_X45Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.228    12.211    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/ap_clk
    SLICE_X45Y83         FDRE                                         r  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[18]/C
                         clock pessimism              0.192    12.403    
                         clock uncertainty           -0.154    12.249    
    SLICE_X45Y83         FDRE (Setup_fdre_C_D)        0.030    12.279    system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER2_VITIS_LOOP_79_2_fu_93/max_score_12_fu_88_reg[18]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                          -9.331    
  -------------------------------------------------------------------
                         slack                                  2.948    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y91         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[19]/Q
                         net (fo=1, routed)           0.103     1.159    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[2]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y91         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[21]/Q
                         net (fo=1, routed)           0.103     1.159    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[4]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.557     0.893    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y91         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y91         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[23]/Q
                         net (fo=1, routed)           0.103     1.159    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[6]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.558     0.894    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y95         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[29]/Q
                         net (fo=1, routed)           0.103     1.160    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[11]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.558     0.894    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y95         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[31]/Q
                         net (fo=1, routed)           0.103     1.160    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[13]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.558     0.894    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y94         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[20]/Q
                         net (fo=1, routed)           0.103     1.160    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[3]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.558     0.894    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y94         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[22]/Q
                         net (fo=1, routed)           0.103     1.160    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[5]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.160    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.928%)  route 0.114ns (41.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.558     0.894    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X32Y94         FDRE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y94         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[24]/Q
                         net (fo=2, routed)           0.114     1.172    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/s_axi_CTRL_WDATA[7]
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.864     1.230    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/ap_clk
    RAMB36_X2Y18         RAMB36E1                                     r  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.155     1.103    system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.923%)  route 0.379ns (67.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.577     0.913    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[s_stall_d]/Q
                         net (fo=11, routed)          0.379     1.433    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/p_0_in[0]
    SLICE_X30Y100        LUT6 (Prop_lut6_I1_O)        0.045     1.478 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[m_valid_i]_i_1__0/O
                         net (fo=1, routed)           0.000     1.478    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state[m_valid_i]_i_1__0_n_0
    SLICE_X30Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.931     1.297    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X30Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.120     1.382    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state_reg[m_valid_i]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.966%)  route 0.186ns (50.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.656     0.992    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg[1]/Q
                         net (fo=5, routed)           0.186     1.319    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs_reg_n_0_[1]
    SLICE_X29Y99         LUT6 (Prop_lut6_I2_O)        0.045     1.364 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_i_1/O
                         net (fo=1, routed)           0.000     1.364    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_i_1_n_0
    SLICE_X29Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.845     1.211    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_wready_i_reg
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.364    
  -------------------------------------------------------------------
                         slack                                  0.096    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         10.000      7.528      RAMB36_X2Y18  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y18  system_i/bgn_inference_0/inst/CTRL_s_axi_U/int_input_img/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y28  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/bn_offset_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB18_X2Y29  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/bn_scale_U/q0_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y18  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y19  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y17  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y15  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_11/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X3Y22  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_12/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X2Y22  system_i/bgn_inference_0/inst/grp_bgn_inference_Pipeline_LAYER1_VITIS_LOOP_44_1_fu_79/weights_l1_U/q0_reg_13/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y76  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y76  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X36Y77  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y76  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.130         5.000       3.870      SLICE_X38Y76  system_i/bgn_inference_0/inst/hidden_out_U/ram_reg_0_127_0_0__1/HIGH/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.472ns  (logic 0.105ns (7.134%)  route 1.367ns (92.866%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.367     1.367    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X37Y99         LUT1 (Prop_lut1_I0_O)        0.105     1.472 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.472    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X37Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236     2.219    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X37Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.413%)  route 0.657ns (93.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  system_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.657     0.657    system_i/rst_ps7_0_100M/U0/EXT_LPF/ext_reset_in
    SLICE_X37Y99         LUT1 (Prop_lut1_I0_O)        0.045     0.702 r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.702    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X37Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.825     1.191    system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X37Y99         FDRE                                         r  system_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.538ns (22.683%)  route 1.834ns (77.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.307     4.420    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y96         LUT1 (Prop_lut1_I0_O)        0.105     4.525 f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     5.052    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y96         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236     2.219    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y96         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.538ns (22.683%)  route 1.834ns (77.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.307     4.420    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y96         LUT1 (Prop_lut1_I0_O)        0.105     4.525 f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     5.052    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y96         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236     2.219    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y96         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.372ns  (logic 0.538ns (22.683%)  route 1.834ns (77.317%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.307     4.420    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X39Y96         LUT1 (Prop_lut1_I0_O)        0.105     4.525 f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.527     5.052    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X39Y96         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236     2.219    system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X39Y96         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.551ns (24.261%)  route 1.720ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.118     4.547 f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     4.951    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.551ns (24.261%)  route 1.720ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.118     4.547 f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     4.951    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.551ns (24.261%)  route 1.720ns (75.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.118     4.547 f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.404     4.951    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y95         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y95         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.233ns  (logic 0.538ns (24.090%)  route 1.695ns (75.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.534 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.379     4.913    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y94         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y94         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.233ns  (logic 0.538ns (24.090%)  route 1.695ns (75.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.534 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.379     4.913    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y94         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y94         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.233ns  (logic 0.538ns (24.090%)  route 1.695ns (75.910%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.462ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.316     4.429    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X41Y95         LUT1 (Prop_lut1_I0_O)        0.105     4.534 f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.379     4.913    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X41Y94         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.235     2.218    system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X41Y94         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.561ns (26.261%)  route 1.575ns (73.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    2.680ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.601     2.680    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.433     3.113 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           1.064     4.177    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X38Y95         LUT1 (Prop_lut1_I0_O)        0.128     4.305 f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.511     4.816    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X38Y95         FDCE                                         f  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905     0.905    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     0.982 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        1.236     2.219    system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X38Y95         FDCE                                         r  system_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.503ns  (logic 0.186ns (37.002%)  route 0.317ns (62.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.639     0.975    system_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X40Y100        FDRE                                         r  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 f  system_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.317     1.433    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/aresetn
    SLICE_X35Y102        LUT1 (Prop_lut1_I0_O)        0.045     1.478 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_i_1/O
                         net (fo=1, routed)           0.000     1.478    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/src_in
    SLICE_X35Y102        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.912     1.278    system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/dest_clk
    SLICE_X35Y102        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.206ns (28.174%)  route 0.525ns (71.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.042     1.607 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.726    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y98         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y98         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.206ns (28.174%)  route 0.525ns (71.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.042     1.607 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.726    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y98         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y98         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.206ns (28.174%)  route 0.525ns (71.826%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.042     1.607 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.119     1.726    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y98         FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y98         FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.750%)  route 0.536ns (72.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.355     1.514    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.042     1.556 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.737    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y99         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y99         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.750%)  route 0.536ns (72.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.355     1.514    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.042     1.556 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.737    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y99         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y99         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.206ns (27.750%)  route 0.536ns (72.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.355     1.514    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y99         LUT1 (Prop_lut1_I0_O)        0.042     1.556 f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.181     1.737    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X35Y99         FDCE                                         f  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.826     1.192    system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X35Y99         FDCE                                         r  system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.399%)  route 0.583ns (73.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.610 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.787    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y100        FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.912     1.278    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y100        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.399%)  route 0.583ns (73.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.610 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.787    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y100        FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.912     1.278    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y100        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.209ns (26.399%)  route 0.583ns (73.601%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.659     0.995    system_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X30Y101        FDRE                                         r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y101        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  system_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.406     1.565    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X33Y98         LUT1 (Prop_lut1_I0_O)        0.045     1.610 f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     1.787    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X33Y100        FDCE                                         f  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1178, routed)        0.912     1.278    system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X33Y100        FDCE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





