#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17f0330 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1841720 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x17ee3f0 .functor NOT 1, L_0x1881b20, C4<0>, C4<0>, C4<0>;
L_0x17ef390 .functor XOR 4, L_0x18815c0, L_0x18818a0, C4<0000>, C4<0000>;
L_0x181e400 .functor XOR 4, L_0x17ef390, L_0x18819e0, C4<0000>, C4<0000>;
v0x186ee60_0 .net *"_ivl_10", 3 0, L_0x18819e0;  1 drivers
v0x186ef60_0 .net *"_ivl_12", 3 0, L_0x181e400;  1 drivers
v0x186f040_0 .net *"_ivl_2", 3 0, L_0x1881520;  1 drivers
v0x186f100_0 .net *"_ivl_4", 3 0, L_0x18815c0;  1 drivers
v0x186f1e0_0 .net *"_ivl_6", 3 0, L_0x18818a0;  1 drivers
v0x186f310_0 .net *"_ivl_8", 3 0, L_0x17ef390;  1 drivers
v0x186f3f0_0 .net "aaah_dut", 0 0, v0x186deb0_0;  1 drivers
v0x186f490_0 .net "aaah_ref", 0 0, L_0x17ee890;  1 drivers
v0x186f530_0 .net "areset", 0 0, L_0x17ee630;  1 drivers
v0x186f660_0 .net "bump_left", 0 0, v0x186d170_0;  1 drivers
v0x186f700_0 .net "bump_right", 0 0, v0x186d210_0;  1 drivers
v0x186f7a0_0 .var "clk", 0 0;
v0x186f840_0 .net "dig", 0 0, v0x186d440_0;  1 drivers
v0x186f8e0_0 .net "digging_dut", 0 0, v0x186e4b0_0;  1 drivers
v0x186f980_0 .net "digging_ref", 0 0, L_0x17eee90;  1 drivers
v0x186fa20_0 .net "ground", 0 0, v0x186d510_0;  1 drivers
v0x186fac0_0 .var/2u "stats1", 351 0;
v0x186fb60_0 .var/2u "strobe", 0 0;
v0x186fc00_0 .net "tb_match", 0 0, L_0x1881b20;  1 drivers
v0x186fca0_0 .net "tb_mismatch", 0 0, L_0x17ee3f0;  1 drivers
v0x186fd40_0 .net "walk_left_dut", 0 0, v0x186e930_0;  1 drivers
v0x186fde0_0 .net "walk_left_ref", 0 0, L_0x1880410;  1 drivers
v0x186feb0_0 .net "walk_right_dut", 0 0, v0x186e9f0_0;  1 drivers
v0x186ff80_0 .net "walk_right_ref", 0 0, L_0x1880730;  1 drivers
v0x1870050_0 .net "wavedrom_enable", 0 0, v0x186d720_0;  1 drivers
v0x1870120_0 .net "wavedrom_title", 511 0, v0x186d7c0_0;  1 drivers
L_0x1881520 .concat [ 1 1 1 1], L_0x17eee90, L_0x17ee890, L_0x1880730, L_0x1880410;
L_0x18815c0 .concat [ 1 1 1 1], L_0x17eee90, L_0x17ee890, L_0x1880730, L_0x1880410;
L_0x18818a0 .concat [ 1 1 1 1], v0x186e4b0_0, v0x186deb0_0, v0x186e9f0_0, v0x186e930_0;
L_0x18819e0 .concat [ 1 1 1 1], L_0x17eee90, L_0x17ee890, L_0x1880730, L_0x1880410;
L_0x1881b20 .cmp/eeq 4, L_0x1881520, L_0x181e400;
S_0x1812b50 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x1841720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x1812ce0 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x1812d20 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x1812d60 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x1812da0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x1812de0 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x1812e20 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x17ee890 .functor OR 1, L_0x18809e0, L_0x1880d20, C4<0>, C4<0>;
L_0x17eee90 .functor OR 1, L_0x1881040, L_0x1881280, C4<0>, C4<0>;
v0x17f2620_0 .net *"_ivl_0", 31 0, L_0x1880260;  1 drivers
L_0x7f3130d880f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17f2850_0 .net *"_ivl_11", 28 0, L_0x7f3130d880f0;  1 drivers
L_0x7f3130d88138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x17ee460_0 .net/2u *"_ivl_12", 31 0, L_0x7f3130d88138;  1 drivers
v0x17ee6a0_0 .net *"_ivl_16", 31 0, L_0x18808f0;  1 drivers
L_0x7f3130d88180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x17ee900_0 .net *"_ivl_19", 28 0, L_0x7f3130d88180;  1 drivers
L_0x7f3130d881c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x17eefe0_0 .net/2u *"_ivl_20", 31 0, L_0x7f3130d881c8;  1 drivers
v0x17ef4a0_0 .net *"_ivl_22", 0 0, L_0x18809e0;  1 drivers
v0x186a840_0 .net *"_ivl_24", 31 0, L_0x1880b60;  1 drivers
L_0x7f3130d88210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186a920_0 .net *"_ivl_27", 28 0, L_0x7f3130d88210;  1 drivers
L_0x7f3130d88258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x186aa00_0 .net/2u *"_ivl_28", 31 0, L_0x7f3130d88258;  1 drivers
L_0x7f3130d88060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186aae0_0 .net *"_ivl_3", 28 0, L_0x7f3130d88060;  1 drivers
v0x186abc0_0 .net *"_ivl_30", 0 0, L_0x1880d20;  1 drivers
v0x186ac80_0 .net *"_ivl_34", 31 0, L_0x1880f50;  1 drivers
L_0x7f3130d882a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186ad60_0 .net *"_ivl_37", 28 0, L_0x7f3130d882a0;  1 drivers
L_0x7f3130d882e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x186ae40_0 .net/2u *"_ivl_38", 31 0, L_0x7f3130d882e8;  1 drivers
L_0x7f3130d880a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186af20_0 .net/2u *"_ivl_4", 31 0, L_0x7f3130d880a8;  1 drivers
v0x186b000_0 .net *"_ivl_40", 0 0, L_0x1881040;  1 drivers
v0x186b0c0_0 .net *"_ivl_42", 31 0, L_0x18811e0;  1 drivers
L_0x7f3130d88330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x186b1a0_0 .net *"_ivl_45", 28 0, L_0x7f3130d88330;  1 drivers
L_0x7f3130d88378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x186b280_0 .net/2u *"_ivl_46", 31 0, L_0x7f3130d88378;  1 drivers
v0x186b360_0 .net *"_ivl_48", 0 0, L_0x1881280;  1 drivers
v0x186b420_0 .net *"_ivl_8", 31 0, L_0x18805a0;  1 drivers
v0x186b500_0 .net "aaah", 0 0, L_0x17ee890;  alias, 1 drivers
v0x186b5c0_0 .net "areset", 0 0, L_0x17ee630;  alias, 1 drivers
v0x186b680_0 .net "bump_left", 0 0, v0x186d170_0;  alias, 1 drivers
v0x186b740_0 .net "bump_right", 0 0, v0x186d210_0;  alias, 1 drivers
v0x186b800_0 .net "clk", 0 0, v0x186f7a0_0;  1 drivers
v0x186b8c0_0 .net "dig", 0 0, v0x186d440_0;  alias, 1 drivers
v0x186b980_0 .net "digging", 0 0, L_0x17eee90;  alias, 1 drivers
v0x186ba40_0 .net "ground", 0 0, v0x186d510_0;  alias, 1 drivers
v0x186bb00_0 .var "next", 2 0;
v0x186bbe0_0 .var "state", 2 0;
v0x186bcc0_0 .net "walk_left", 0 0, L_0x1880410;  alias, 1 drivers
v0x186bf90_0 .net "walk_right", 0 0, L_0x1880730;  alias, 1 drivers
E_0x180e140 .event posedge, v0x186b5c0_0, v0x186b800_0;
E_0x180cd80/0 .event anyedge, v0x186bbe0_0, v0x186ba40_0, v0x186b8c0_0, v0x186b680_0;
E_0x180cd80/1 .event anyedge, v0x186b740_0;
E_0x180cd80 .event/or E_0x180cd80/0, E_0x180cd80/1;
L_0x1880260 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d88060;
L_0x1880410 .cmp/eq 32, L_0x1880260, L_0x7f3130d880a8;
L_0x18805a0 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d880f0;
L_0x1880730 .cmp/eq 32, L_0x18805a0, L_0x7f3130d88138;
L_0x18808f0 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d88180;
L_0x18809e0 .cmp/eq 32, L_0x18808f0, L_0x7f3130d881c8;
L_0x1880b60 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d88210;
L_0x1880d20 .cmp/eq 32, L_0x1880b60, L_0x7f3130d88258;
L_0x1880f50 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d882a0;
L_0x1881040 .cmp/eq 32, L_0x1880f50, L_0x7f3130d882e8;
L_0x18811e0 .concat [ 3 29 0 0], v0x186bbe0_0, L_0x7f3130d88330;
L_0x1881280 .cmp/eq 32, L_0x18811e0, L_0x7f3130d88378;
S_0x186c190 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x1841720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x17ee630 .functor BUFZ 1, v0x186d5e0_0, C4<0>, C4<0>, C4<0>;
v0x186d0b0_0 .net "areset", 0 0, L_0x17ee630;  alias, 1 drivers
v0x186d170_0 .var "bump_left", 0 0;
v0x186d210_0 .var "bump_right", 0 0;
v0x186d2b0_0 .net "clk", 0 0, v0x186f7a0_0;  alias, 1 drivers
L_0x7f3130d88018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x186d350_0 .net "d", 55 0, L_0x7f3130d88018;  1 drivers
v0x186d440_0 .var "dig", 0 0;
v0x186d510_0 .var "ground", 0 0;
v0x186d5e0_0 .var "reset", 0 0;
v0x186d680_0 .net "tb_match", 0 0, L_0x1881b20;  alias, 1 drivers
v0x186d720_0 .var "wavedrom_enable", 0 0;
v0x186d7c0_0 .var "wavedrom_title", 511 0;
E_0x180cfd0/0 .event negedge, v0x186b800_0;
E_0x180cfd0/1 .event posedge, v0x186b800_0;
E_0x180cfd0 .event/or E_0x180cfd0/0, E_0x180cfd0/1;
S_0x186c3b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x186c190;
 .timescale -12 -12;
v0x186c5f0_0 .var/2s "i", 31 0;
E_0x17e29f0 .event posedge, v0x186b800_0;
S_0x186c6f0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x186c190;
 .timescale -12 -12;
v0x186c910_0 .var/2u "arfail", 0 0;
v0x186c9f0_0 .var "async", 0 0;
v0x186cab0_0 .var/2u "datafail", 0 0;
v0x186cb50_0 .var/2u "srfail", 0 0;
E_0x184db50 .event negedge, v0x186b800_0;
TD_tb.stim1.reset_test ;
    %wait E_0x17e29f0;
    %wait E_0x17e29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17e29f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x184db50;
    %load/vec4 v0x186d680_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186cab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %wait E_0x17e29f0;
    %load/vec4 v0x186d680_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186c910_0, 0, 1;
    %wait E_0x17e29f0;
    %load/vec4 v0x186d680_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x186cb50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %load/vec4 v0x186cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x186c910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x186c9f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x186cab0_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x186c9f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x186cc10 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x186c190;
 .timescale -12 -12;
v0x186cdf0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x186ced0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x186c190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x186d960 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x1841720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x186db20 .param/l "IDLE" 0 4 18, C4<00>;
P_0x186db60 .param/l "WALK_LEFT" 0 4 19, C4<01>;
P_0x186dba0 .param/l "WALK_RIGHT" 0 4 20, C4<10>;
v0x186deb0_0 .var "aaah", 0 0;
v0x186df90_0 .net "areset", 0 0, L_0x17ee630;  alias, 1 drivers
v0x186e0a0_0 .net "bump_left", 0 0, v0x186d170_0;  alias, 1 drivers
v0x186e190_0 .net "bump_right", 0 0, v0x186d210_0;  alias, 1 drivers
v0x186e280_0 .net "clk", 0 0, v0x186f7a0_0;  alias, 1 drivers
v0x186e3c0_0 .net "dig", 0 0, v0x186d440_0;  alias, 1 drivers
v0x186e4b0_0 .var "digging", 0 0;
v0x186e550_0 .net "ground", 0 0, v0x186d510_0;  alias, 1 drivers
v0x186e640_0 .var "next_state", 1 0;
v0x186e790_0 .var "prev_state", 0 0;
v0x186e850_0 .var "state", 1 0;
v0x186e930_0 .var "walk_left", 0 0;
v0x186e9f0_0 .var "walk_right", 0 0;
E_0x184de70/0 .event negedge, v0x186b800_0;
E_0x184de70/1 .event posedge, v0x186b5c0_0;
E_0x184de70 .event/or E_0x184de70/0, E_0x184de70/1;
S_0x186ec50 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x1841720;
 .timescale -12 -12;
E_0x186ede0 .event anyedge, v0x186fb60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x186fb60_0;
    %nor/r;
    %assign/vec4 v0x186fb60_0, 0;
    %wait E_0x186ede0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x186c190;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x186d440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x186d510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x186d210_0, 0;
    %assign/vec4 v0x186d170_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x186c9f0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x186c6f0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %wait E_0x17e29f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186d5e0_0, 0;
    %wait E_0x184db50;
    %fork t_1, S_0x186c3b0;
    %jmp t_0;
    .scope S_0x186c3b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x186c5f0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x186c5f0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x17e29f0;
    %load/vec4 v0x186d350_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x186c5f0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x186d440_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x186d510_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x186d210_0, 0;
    %assign/vec4 v0x186d170_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186c5f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x186c5f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x186c190;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x186ced0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x180cfd0;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x186d170_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x186d210_0, 0;
    %assign/vec4 v0x186d440_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x186d510_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x186d5e0_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1812b50;
T_5 ;
Ewait_0 .event/or E_0x180cd80, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x186bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x186ba40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x186b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x186b680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x186ba40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x186b8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x186b740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x186bb00_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x186ba40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x186ba40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x186ba40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x186ba40_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x186bb00_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1812b50;
T_6 ;
    %wait E_0x180e140;
    %load/vec4 v0x186b5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x186bbe0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x186bb00_0;
    %assign/vec4 v0x186bbe0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x186d960;
T_7 ;
    %wait E_0x180e140;
    %load/vec4 v0x186df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x186e850_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x186e640_0;
    %assign/vec4 v0x186e850_0, 0;
    %load/vec4 v0x186e850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x186e0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.8, 9;
    %load/vec4 v0x186e190_0;
    %nor/r;
    %and;
T_7.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x186e0a0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.11, 9;
    %load/vec4 v0x186e190_0;
    %and;
T_7.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.14, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.17, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.15, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.21, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.21;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.20, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.25, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.25;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.24, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.29, 10;
    %load/vec4 v0x186e3c0_0;
    %nor/r;
    %and;
T_7.29;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.28, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.27;
T_7.26 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.33, 10;
    %load/vec4 v0x186e3c0_0;
    %nor/r;
    %and;
T_7.33;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.32, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.32;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.30, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
T_7.30 ;
T_7.27 ;
T_7.23 ;
T_7.19 ;
T_7.16 ;
T_7.13 ;
T_7.10 ;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x186e190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.34, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.35;
T_7.34 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.38, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.38;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.36, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.37;
T_7.36 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.41, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.41;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.39, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.40;
T_7.39 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.45, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.45;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.44, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.44;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.42, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.43;
T_7.42 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.49, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.49;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.48, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.48;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.46, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
T_7.46 ;
T_7.43 ;
T_7.40 ;
T_7.37 ;
T_7.35 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x186e0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.50, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.51;
T_7.50 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.54, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.54;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.52, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.53;
T_7.52 ;
    %load/vec4 v0x186e550_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.57, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.57;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.55, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.56;
T_7.55 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.61, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.61;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.60, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.60;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.58, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
    %jmp T_7.59;
T_7.58 ;
    %load/vec4 v0x186e550_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_7.65, 10;
    %load/vec4 v0x186e3c0_0;
    %and;
T_7.65;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.64, 9;
    %load/vec4 v0x186e790_0;
    %pad/u 2;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.64;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.62, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x186e640_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186deb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x186e4b0_0, 0;
T_7.62 ;
T_7.59 ;
T_7.56 ;
T_7.53 ;
T_7.51 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x186d960;
T_8 ;
    %wait E_0x184de70;
    %load/vec4 v0x186df90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x186e790_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x186e850_0;
    %pad/u 1;
    %assign/vec4 v0x186e790_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1841720;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186f7a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x186fb60_0, 0, 1;
    %end;
    .thread T_9, $init;
    .scope S_0x1841720;
T_10 ;
T_10.0 ;
    %delay 5, 0;
    %load/vec4 v0x186f7a0_0;
    %inv;
    %store/vec4 v0x186f7a0_0, 0, 1;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .thread T_10;
    .scope S_0x1841720;
T_11 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x186d2b0_0, v0x186fca0_0, v0x186f7a0_0, v0x186f530_0, v0x186f660_0, v0x186f700_0, v0x186fa20_0, v0x186f840_0, v0x186fde0_0, v0x186fd40_0, v0x186ff80_0, v0x186feb0_0, v0x186f490_0, v0x186f3f0_0, v0x186f980_0, v0x186f8e0_0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x1841720;
T_12 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_12.1 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_12.3 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_12.5 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_12.7 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_12, $final;
    .scope S_0x1841720;
T_13 ;
    %wait E_0x180cfd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186fac0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
    %load/vec4 v0x186fc00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x186fac0_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.0 ;
    %load/vec4 v0x186fde0_0;
    %load/vec4 v0x186fde0_0;
    %load/vec4 v0x186fd40_0;
    %xor;
    %load/vec4 v0x186fde0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.4, 6;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.6 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.4 ;
    %load/vec4 v0x186ff80_0;
    %load/vec4 v0x186ff80_0;
    %load/vec4 v0x186feb0_0;
    %xor;
    %load/vec4 v0x186ff80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.8, 6;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.10 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.8 ;
    %load/vec4 v0x186f490_0;
    %load/vec4 v0x186f490_0;
    %load/vec4 v0x186f3f0_0;
    %xor;
    %load/vec4 v0x186f490_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.12, 6;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.14 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.12 ;
    %load/vec4 v0x186f980_0;
    %load/vec4 v0x186f980_0;
    %load/vec4 v0x186f8e0_0;
    %xor;
    %load/vec4 v0x186f980_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_13.16, 6;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.18 ;
    %load/vec4 v0x186fac0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x186fac0_0, 4, 32;
T_13.16 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter8/response3/top_module.sv";
