Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a0a0697f79c94c32b2f7a40686717ed8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'i_trigger_cp' [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:25]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 12 for port 'o_trigger_cp' [D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/OFDM_Demodulation/OFDM_Demodulation/ctr_ofdm/ctr_ofdm/ctr_ofdm.srcs/sim_1/new/tb.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend_valid_4096
Compiling module xil_defaultlib.ctr_fft
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
