

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sat Dec 14 13:57:25 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        dft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.958 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   524626|   524626|  5.246 ms|  5.246 ms|  524627|  524627|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                                        |                                              |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_29_2_fu_46  |dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_29_2  |   524362|   524362|  5.244 ms|  5.244 ms|  524362|  524362|       no|
        |grp_dft_Pipeline_VITIS_LOOP_41_3_fu_70                  |dft_Pipeline_VITIS_LOOP_41_3                  |      261|      261|  2.610 us|  2.610 us|     261|     261|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        8|   68|   10147|   9442|    -|
|Memory           |        4|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    173|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       12|   68|   10153|   9615|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        4|   30|       9|     18|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_29_2_fu_46  |dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_29_2  |        8|  68|  9864|  9347|    0|
    |grp_dft_Pipeline_VITIS_LOOP_41_3_fu_70                  |dft_Pipeline_VITIS_LOOP_41_3                  |        0|   0|   283|    95|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+
    |Total                                                   |                                              |        8|  68| 10147|  9442|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |          Module         | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |freq_real_U  |freq_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    |freq_imag_U  |freq_real_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   64|     1|        16384|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                         |        4|  0|   0|    0|   512|  128|     2|        32768|
    +-------------+-------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  25|          5|    1|          5|
    |freq_imag_address0   |  14|          3|    8|         24|
    |freq_imag_ce0        |  14|          3|    1|          3|
    |freq_imag_we0        |   9|          2|    1|          2|
    |freq_real_address0   |  14|          3|    8|         24|
    |freq_real_ce0        |  14|          3|    1|          3|
    |freq_real_we0        |   9|          2|    1|          2|
    |imag_input_address0  |  14|          3|    8|         24|
    |imag_input_ce0       |  14|          3|    1|          3|
    |imag_input_we0       |   9|          2|    1|          2|
    |real_input_address0  |  14|          3|    8|         24|
    |real_input_ce0       |  14|          3|    1|          3|
    |real_input_we0       |   9|          2|    1|          2|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 173|         37|   41|        121|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  4|   0|    4|          0|
    |grp_dft_Pipeline_VITIS_LOOP_21_1_VITIS_LOOP_29_2_fu_46_ap_start_reg  |  1|   0|    1|          0|
    |grp_dft_Pipeline_VITIS_LOOP_41_3_fu_70_ap_start_reg                  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  6|   0|    6|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|           dft|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|           dft|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|           dft|  return value|
|real_input_address0  |  out|    8|   ap_memory|    real_input|         array|
|real_input_ce0       |  out|    1|   ap_memory|    real_input|         array|
|real_input_we0       |  out|    1|   ap_memory|    real_input|         array|
|real_input_d0        |  out|   32|   ap_memory|    real_input|         array|
|real_input_q0        |   in|   32|   ap_memory|    real_input|         array|
|imag_input_address0  |  out|    8|   ap_memory|    imag_input|         array|
|imag_input_ce0       |  out|    1|   ap_memory|    imag_input|         array|
|imag_input_we0       |  out|    1|   ap_memory|    imag_input|         array|
|imag_input_d0        |  out|   32|   ap_memory|    imag_input|         array|
|imag_input_q0        |   in|   32|   ap_memory|    imag_input|         array|
+---------------------+-----+-----+------------+--------------+--------------+

