Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Mon Feb 18 16:17:42 2019
| Host             : sabarmati running 64-bit Ubuntu 16.04.5 LTS
| Command          : report_power -file memoryInt_power_routed.rpt -pb memoryInt_power_summary_routed.pb -rpx memoryInt_power_routed.rpx
| Design           : memoryInt
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 9.154 |
| Dynamic (W)              | 9.026 |
| Device Static (W)        | 0.128 |
| Effective TJA (C/W)      | 5.0   |
| Max Ambient (C)          | 39.2  |
| Junction Temperature (C) | 70.8  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     0.650 |      818 |       --- |             --- |
|   LUT as Logic           |     0.541 |      312 |     20800 |            1.50 |
|   CARRY4                 |     0.089 |       20 |      8150 |            0.25 |
|   Register               |     0.009 |      121 |     41600 |            0.29 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   F7/F8 Muxes            |     0.005 |      112 |     32600 |            0.34 |
|   Others                 |     0.000 |       97 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |      128 |      9600 |            1.33 |
| Signals                  |     0.885 |      509 |       --- |             --- |
| I/O                      |     7.492 |       27 |       106 |           25.47 |
| Static Power             |     0.128 |          |           |                 |
| Total                    |     9.154 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.630 |       1.574 |      0.056 |
| Vccaux    |       1.800 |     0.291 |       0.273 |      0.018 |
| Vcco33    |       3.300 |     2.110 |       2.109 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| memoryInt                         |     9.026 |
|   CPU_D                           |     1.165 |
|   Data_Memory                     |     0.000 |
|     U0                            |     0.000 |
|       synth_options.dist_mem_inst |     0.000 |
|         gen_sp_ram.spram_inst     |     0.000 |
|           ram_reg_0_255_0_0       |     0.000 |
|           ram_reg_0_255_10_10     |     0.000 |
|           ram_reg_0_255_11_11     |     0.000 |
|           ram_reg_0_255_12_12     |     0.000 |
|           ram_reg_0_255_13_13     |     0.000 |
|           ram_reg_0_255_14_14     |     0.000 |
|           ram_reg_0_255_15_15     |     0.000 |
|           ram_reg_0_255_16_16     |     0.000 |
|           ram_reg_0_255_17_17     |     0.000 |
|           ram_reg_0_255_18_18     |     0.000 |
|           ram_reg_0_255_19_19     |     0.000 |
|           ram_reg_0_255_1_1       |     0.000 |
|           ram_reg_0_255_20_20     |     0.000 |
|           ram_reg_0_255_21_21     |     0.000 |
|           ram_reg_0_255_22_22     |     0.000 |
|           ram_reg_0_255_23_23     |     0.000 |
|           ram_reg_0_255_24_24     |     0.000 |
|           ram_reg_0_255_25_25     |     0.000 |
|           ram_reg_0_255_26_26     |     0.000 |
|           ram_reg_0_255_27_27     |     0.000 |
|           ram_reg_0_255_28_28     |     0.000 |
|           ram_reg_0_255_29_29     |     0.000 |
|           ram_reg_0_255_2_2       |     0.000 |
|           ram_reg_0_255_30_30     |     0.000 |
|           ram_reg_0_255_31_31     |     0.000 |
|           ram_reg_0_255_3_3       |     0.000 |
|           ram_reg_0_255_4_4       |     0.000 |
|           ram_reg_0_255_5_5       |     0.000 |
|           ram_reg_0_255_6_6       |     0.000 |
|           ram_reg_0_255_7_7       |     0.000 |
|           ram_reg_0_255_8_8       |     0.000 |
|           ram_reg_0_255_9_9       |     0.000 |
|   Program_Mem                     |     0.009 |
|     U0                            |     0.009 |
|       synth_options.dist_mem_inst |     0.009 |
|         gen_rom.rom_inst          |     0.009 |
|   debounceG                       |     0.017 |
|   debounceR                       |     0.009 |
|   debounceS                       |     0.012 |
|   freq_div                        |     0.079 |
+-----------------------------------+-----------+


