// Seed: 3590576106
`define pp_3 0
module module_0 (
    output logic id_0,
    output logic id_1,
    input id_2
);
  logic id_3;
  assign id_3 = id_3 ? 1'h0 * id_2 - id_3 : 1 ? 1 : 1;
  logic id_4 = id_4;
  always @(id_2 or 0 || id_2 === id_4 == id_2 || id_3) id_4 = id_4;
  type_9(
      1'b0, 1, 1'b0
  ); type_10(
      id_1 != id_1, id_2
  );
endmodule
