<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Quartus® Prime Design Software</title>

    <link rel="stylesheet" href="/css/mv_product/quartus_development_software_tools_quartus_prime_design_software_feature.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header>

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/Product/B10_intel_Quarts.html">Altera® FPGA Development Tools</a></li>
                    <li><p class="mb-0">Quartus® Prime Design Software</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Quartus® Prime ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content">
                        <h1>Quartus® Prime Design Software</h1>
                        <p>The intuitive high-performance design environment. From design entry and synthesis to optimization, verification, and simulation, Quartus® Prime Design Software unlocks increased capabilities on devices with multi-million logic elements, providing designers with the ideal platform to meet next-generation design opportunities.</p>
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_overview.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Overview</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Features</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/quartus_development_software_tools_quartus_prime_design_software_download.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Downloads</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Videos</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!------------------------- Design Flow navs & tabs  ----------------------------->
    <section>
        <div style="background-color: #F7F7F7; padding-top: 2.5rem; padding-bottom: 2.5rem;" class="mv_deploy_nav_tab">
            <div class="container">
                <ul class="nav nav-pills mv_deploy_nav_pills pt-4" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link active mv_deploy_nav_link" id="pills-home-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-home" type="button" role="tab" aria-controls="pills-home"
                            aria-selected="true">Design Flow</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-profile-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-profile" type="button" role="tab" aria-controls="pills-profile"
                            aria-selected="false">Design Entry/Planning</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-ecosystem-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-ecosystem" type="button" role="tab" aria-controls="pills-ecosystem"
                            aria-selected="false">Placement and Routing</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-open-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-open" type="button" role="tab" aria-controls="pills-open"
                            aria-selected="false">Timing and Power Verification</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-documentation-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-documentation" type="button" role="tab" aria-controls="pills-documentation"
                            aria-selected="false">Simulation and Debug</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_deploy_nav_link" id="pills-additional-tab" data-bs-toggle="pill"
                            data-bs-target="#pills-additional" type="button" role="tab" aria-controls="pills-additional"
                            aria-selected="false">Additional Development Tools</button>
                    </li>
                </ul>
            </div>
            <section>
                <div style="background-color: #fff !important;">
                    <div class="">
                        <div class="tab-content" id="pills-tabContent">
                            <div class="tab-pane fade show active" id="pills-home" role="tabpanel"
                                aria-labelledby="pills-home-tab" tabindex="0">
                                <!-- Platform Designer -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="/vaidikhtml/mv_product/platform_designer.html">Platform Designer</a></h4>
                                                <p class="mb-2">Platform Designer is a system integration tool in the Quartus® Prime Software that automatically generates interconnect logic to connect intellectual property (IP) functions and subsystems, saving significant time and effort in the FPGA design process.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Block-Based Design</a></h4>
                                                <p class="mb-2">Design, implement, and verify core or periphery blocks once, and then reuse those blocks multiple times across different projects that use the same device.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Partial Reconfiguration</a></h4>
                                                <p class="mb-2">Reconfigure a portion of the FPGA dynamically while the remaining FPGA design continues to function. </p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                            <div class="tab-pane fade" id="pills-profile" role="tabpanel" aria-labelledby="pills-profile-tab"
                                tabindex="0">
                                <!-- Design Partition Planner -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Partition Planner</a></h4>
                                                <p class="mb-2">A design partition is a logical, named, hierarchical boundary that you can assign to an instance in your design. Defining a design partition allows you to optimize and lock down the compilation results for individual blocks.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Chip Planner</a></h4>
                                                <p class="mb-2">Chip Planner simplifies floorplanning by allowing you to view and constrain design logic within a visual display of the FPGA chip resources. You can use the Chip Planner to view and modify the logic placement, connections, and routing paths after running the Fitter.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Interface Planner</a></h4>
                                                <p class="mb-2">The Interface Planner explores a device’s peripheral architecture and efficiently assigns interfaces. The Interface Planner prevents illegal pin assignments by performing fitter and legality checks in real-time.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                                <!-- Design Partition Planner -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Logic Lock Regions</a></h4>
                                                <p class="mb-2">A Logic Lock region is a powerful type of logic placement and routing constraint. You can define any arbitrary region of physical resources on the target device as a Logic Lock region, and then assign design nodes and other properties to the region.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Multiprocessor Support (Faster Compile Time)</a></h4>
                                                <p class="mb-2">Using multi-processors for compilation can result in faster compile times depending on the number of cores used.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">IP Base Suite</a></h4>
                                                <p class="mb-2">Intel provides full production licenses for some of its popular intellectual property (IP) cores in the Altera® FPGA IP Base Suite, which is free with the Quartus® Prime Software and Quartus Prime Pro Edition Software.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                            <div class="tab-pane fade" id="pills-ecosystem" role="tabpanel" aria-labelledby="pills-ecosystem-tab"
                                tabindex="0">
                                <!-- Fitter (Place and Route) -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-6 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Fitter (Place and Route)</a></h4>
                                                <p class="mb-2">The Compiler's Fitter performs design placement and routing. During place and route, the Fitter determines the best placement and routing of logic in the target FPGA device.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-6 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Register Retiming</a></h4>
                                                <p class="mb-2">Register Retiming can balance register chains by retiming (moving) ALM registers into Hyper-Registers in the routing fabric.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                            <div class="tab-pane fade" id="pills-open" role="tabpanel" aria-labelledby="pills-open-tab"
                                tabindex="0">
                                <!-- Timing Analyzer -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Timing Analyzer</a></h4>
                                                <p class="mb-2">The Timing Analyzer is a powerful ASIC-style timing analysis tool that validates the timing performance of all logic in your design using an industry-standard constraint, analysis, and reporting methodology.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Design Space Explorer II</a></h4>
                                                <p class="mb-2">The Design Space Explorer II tool allows you to find optimal project settings for resource, performance, or power optimization goals.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Power Analysis</a></h4>
                                                <p class="mb-2">Power analysis features include Early Power Estimators, Altera® FPGA Power and Thermal Calculator, and the Power Analyzer that give you the ability to estimate power consumption.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                            <div class="tab-pane fade" id="pills-documentation" role="tabpanel" aria-labelledby="pills-documentation-tab"
                                tabindex="0">
                                <!-- Timing Analyzer -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Signal Tap Logic Analyzer</a></h4>
                                                <p class="mb-2">The Signal Tap logic analyzer captures and displays the real-time signal behavior in an FPGA design allowing you to probe and debug the behavior of internal signals during normal device operation, without requiring extra I/O pins or external lab equipment.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Transceiver Toolkit</a></h4>
                                                <p class="mb-2">Transceiver Toolkit uses System Console technology to help FPGA and board designers validate transceiver link signal integrity in real-time in a system and improve board bring-up time.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Questa*-Intel® FPGA Edition Softwares</a></h4>
                                                <p class="mb-2">Questa*-Intel® FPGA and Questa*-Intel® FPGA Starter software editions are a version of the Siemens EDA Questa* Core software targeted for Altera® FPGAs devices.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                            <div class="tab-pane fade" id="pills-additional" role="tabpanel" aria-labelledby="pills-additional-tab"
                                tabindex="0">
                                <!-- Intel® Advanced Link Analyzer Tool -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® Advanced Link Analyzer Tool</a></h4>
                                                <p class="mb-2">The Intel® Advanced Link Analyzer is a state-of-the-art jitter/noise eye link analysis tool that allows you to quickly and easily evaluate high-speed serial link performance.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® HLS Compiler</a></h4>
                                                <p class="mb-2">The Intel® HLS Compiler is a high-level synthesis (HLS) tool that takes in untimed C++ as input and generates production-quality register transfer level (RTL) code that is optimized for Altera® FPGAs.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-4 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">DSP Builder for Altera® FPGAs</a></h4>
                                                <p class="mb-2">DSP Builder is a digital signal processing design tool that enables Hardware Description Language generation of DSP algorithms directly from the MathWorks Simulink environment onto Altera® FPGAs.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                                <!-- Fitter (Place and Route) -->
                                <div style="padding-top: 2.5rem; padding-bottom: 2.5rem;">
                                    <div class="container">
                                        <div class="row">
                                            <div style="padding: 16px;" class="col-md-6 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Nios® Soft Processors for Altera® FPGAs</a></h4>
                                                <p class="mb-2">The Nios® soft processors are designed specifically for Altera® FPGAs. The soft processor series is suitable for a wide range of embedded computing applications, from digital signal processing to system control.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                            <div style="padding: 16px;" class="col-md-6 col-sm-6">
                                                <h4 style="font-weight: 350;"><a class="b_special_a2" href="">The Altera® SoC FPGA Embedded Development Suite (EDS)</a></h4>
                                                <p class="mb-2">The Altera® SoC FPGA EDS is a comprehensive tool suite for embedded software development on Altera® SoC FPGAs. It comprises of development tools, utility programs, run-time software, and application examples.</p>
                                                <a class="mv_read_the_btn mb-2" href="">Documentation</a>
                                                <a class="mv_read_the_btn mb-2" href="">Videos</a>
                                                <a class="mv_read_the_btn mb-2" href="">Training</a>
                                            </div>
                                        </div>
                                    </div>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </section>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------ -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>