module BitVault (
    input logic clk,
    input logic write_en,
    input logic [1:0] addr,
    input logic [7:0] din,
    output logic [7:0] dout
);

logic [7:0] mem [3:0];

always_ff @(posedge clk) begin
    if (write_en)
        mem[addr] <= din;
end

assign dout = mem[addr];

endmodule
