Version:9.1.5.1
ACTGENU_CALL:1
BATCH:T
FAM:SmartFusion
OUTFORMAT:Verilog
LPMTYPE:LPM_MULT
LPM_HINT:XBOOTHMULT
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:C:/Actelprj/SDRv2_LiberoV9/smartgen\signed_mult8x8
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IP6X5M2
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
WIDTHA:8
WIDTHB:8
REPRESENTATION:SIGNED
CLK_EDGE:RISE
MAXPGEN:0
PIPES:0
INST_FA:1
HYBRID:0
DEBUG:0
