INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:35:28 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 fork10/control/generateBlocks[10].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.955ns period=3.910ns})
  Destination:            buffer25/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.955ns period=3.910ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.910ns  (clk rise@3.910ns - clk rise@0.000ns)
  Data Path Delay:        3.481ns  (logic 0.603ns (17.323%)  route 2.878ns (82.677%))
  Logic Levels:           9  (LUT4=1 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.393 - 3.910 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1258, unset)         0.508     0.508    fork10/control/generateBlocks[10].regblock/clk
    SLICE_X9Y157         FDSE                                         r  fork10/control/generateBlocks[10].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y157         FDSE (Prop_fdse_C_Q)         0.216     0.724 f  fork10/control/generateBlocks[10].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.614     1.338    buffer29/control/transmitValue_12
    SLICE_X13Y155        LUT5 (Prop_lut5_I0_O)        0.043     1.381 r  buffer29/control/transmitValue_i_5__3/O
                         net (fo=1, routed)           0.326     1.707    fork35/control/generateBlocks[5].regblock/transmitValue_i_3__50_1
    SLICE_X13Y156        LUT6 (Prop_lut6_I5_O)        0.043     1.750 r  fork35/control/generateBlocks[5].regblock/transmitValue_i_4__11/O
                         net (fo=4, routed)           0.097     1.847    buffer51/control/transmitValue_reg_5
    SLICE_X13Y156        LUT6 (Prop_lut6_I1_O)        0.043     1.890 f  buffer51/control/transmitValue_i_2__58/O
                         net (fo=6, routed)           0.306     2.196    buffer51/control/fullReg_reg_1
    SLICE_X12Y155        LUT6 (Prop_lut6_I3_O)        0.043     2.239 f  buffer51/control/join_inputs/transmitValue_i_3/O
                         net (fo=2, routed)           0.344     2.583    buffer29/control/mux23_outs_ready
    SLICE_X14Y157        LUT6 (Prop_lut6_I0_O)        0.043     2.626 r  buffer29/control/transmitValue_i_2__53/O
                         net (fo=4, routed)           0.273     2.899    fork10/control/generateBlocks[5].regblock/transmitValue_reg_1
    SLICE_X10Y157        LUT4 (Prop_lut4_I1_O)        0.043     2.942 r  fork10/control/generateBlocks[5].regblock/transmitValue_i_15/O
                         net (fo=1, routed)           0.249     3.191    fork10/control/generateBlocks[4].regblock/transmitValue_reg_0[0]
    SLICE_X9Y157         LUT5 (Prop_lut5_I4_O)        0.043     3.234 r  fork10/control/generateBlocks[4].regblock/transmitValue_i_6__0/O
                         net (fo=2, routed)           0.299     3.533    fork10/control/generateBlocks[6].regblock/transmitValue_reg_9
    SLICE_X8Y156         LUT6 (Prop_lut6_I5_O)        0.043     3.576 f  fork10/control/generateBlocks[6].regblock/transmitValue_i_4__33/O
                         net (fo=18, routed)          0.191     3.767    control_merge1/tehb/control/transmitValue_reg_15
    SLICE_X9Y154         LUT6 (Prop_lut6_I5_O)        0.043     3.810 r  control_merge1/tehb/control/dataReg[6]_i_1__2/O
                         net (fo=7, routed)           0.179     3.989    buffer25/E[0]
    SLICE_X11Y154        FDRE                                         r  buffer25/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.910     3.910 r  
                                                      0.000     3.910 r  clk (IN)
                         net (fo=1258, unset)         0.483     4.393    buffer25/clk
    SLICE_X11Y154        FDRE                                         r  buffer25/dataReg_reg[0]/C
                         clock pessimism              0.000     4.393    
                         clock uncertainty           -0.035     4.357    
    SLICE_X11Y154        FDRE (Setup_fdre_C_CE)      -0.194     4.163    buffer25/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.163    
                         arrival time                          -3.989    
  -------------------------------------------------------------------
                         slack                                  0.174    




