<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AMDGPU/R600Packetizer.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L102'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----- R600Packetizer.cpp - VLIW packetizer ---------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \file</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This pass implements instructions packetization for R600. It unsets isLast</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// bit of instructions inside a bundle and substitutes src register with</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// PreviousVector when applicable.</pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/R600MCTargetDesc.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;R600.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;R600Subtarget.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/DFAPacketizer.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineDominators.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/MachineLoopInfo.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;llvm/CodeGen/ScheduleDAG.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#define DEBUG_TYPE &quot;packets&quot;</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>namespace {</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class R600Packetizer : public MachineFunctionPass {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  static char ID;</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  R600Packetizer() : MachineFunctionPass(ID) {}</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  void getAnalysisUsage(AnalysisUsage &amp;AU) const override {</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    AU.setPreservesCFG();</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    AU.addPreserved&lt;MachineDominatorTree&gt;();</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    AU.addRequired&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    AU.addPreserved&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>    MachineFunctionPass::getAnalysisUsage(AU);</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  StringRef getPassName() const override { return &quot;R600 Packetizer&quot;; }</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool runOnMachineFunction(MachineFunction &amp;Fn) override;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>class R600PacketizerList : public VLIWPacketizerList {</pre></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>private:</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const R600InstrInfo *TII;</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  const R600RegisterInfo &amp;TRI;</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool VLIW5;</pre></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ConsideredInstUsesAlreadyWrittenVectorElement;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>  unsigned getSlot(const MachineInstr &amp;MI) const {</pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>    return TRI.getHWRegChan(MI.getOperand(0).getReg());</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='covered-line'><pre>263k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// \returns register to PV chan mapping for bundle/single instructions that</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  /// immediately precedes I.</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  DenseMap&lt;unsigned, unsigned&gt; getPreviousVector(MachineBasicBlock::iterator I)</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>      const {</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    DenseMap&lt;unsigned, unsigned&gt; Result;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    I--;</pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    if (!TII-&gt;isALUInstr(I-&gt;getOpcode()) &amp;&amp; <div class='tooltip'>!I-&gt;isBundle()<span class='tooltip-content'>33.0k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>33.0k</span>, <span class='None'>False</span>: <span class='covered-line'>15.9k</span>]
  Branch (<span class='line-number'><a name='L67' href='#L67'><span>67:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.95k</span>, <span class='None'>False</span>: <span class='covered-line'>26.1k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L67'><span>67:9</span></a></span>) to (<span class='line-number'><a href='#L67'><span>67:59</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (67:9)
     Condition C2 --> (67:45)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='covered-line'><pre>6.95k</pre></td><td class='code'><pre>      return Result;</pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    MachineBasicBlock::instr_iterator BI = I.getInstrIterator();</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    if (I-&gt;isBundle())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L70' href='#L70'><span>70:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>26.1k</span>, <span class='None'>False</span>: <span class='covered-line'>15.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='covered-line'><pre>26.1k</pre></td><td class='code'><pre>      BI++;</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    int LastDstChan = -1;</pre></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    do {</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      bool isTrans = false;</pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      int BISlot = getSlot(*BI);</pre></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      if (LastDstChan &gt;= BISlot)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L76' href='#L76'><span>76:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.2k</span>, <span class='None'>False</span>: <span class='covered-line'>83.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>17.2k</pre></td><td class='code'><pre>        isTrans = true;</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      LastDstChan = BISlot;</pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>      if (TII-&gt;isPredicated(*BI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L79' href='#L79'><span>79:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>602</span>, <span class='None'>False</span>: <span class='covered-line'>99.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>602</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>99.9k</pre></td><td class='code'><pre>      int OperandIdx = TII-&gt;getOperandIdx(BI-&gt;getOpcode(), R600::OpName::write);</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='covered-line'><pre>99.9k</pre></td><td class='code'><pre>      if (OperandIdx &gt; -1 &amp;&amp; <div class='tooltip'>BI-&gt;getOperand(OperandIdx).getImm() == 0<span class='tooltip-content'>71.1k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>71.1k</span>, <span class='None'>False</span>: <span class='covered-line'>28.8k</span>]
  Branch (<span class='line-number'><a name='L82' href='#L82'><span>82:30</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.21k</span>, <span class='None'>False</span>: <span class='covered-line'>69.9k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L82'><span>82:11</span></a></span>) to (<span class='line-number'><a href='#L82'><span>82:70</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (82:11)
     Condition C2 --> (82:30)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='covered-line'><pre>98.7k</pre></td><td class='code'><pre>      int DstIdx = TII-&gt;getOperandIdx(BI-&gt;getOpcode(), R600::OpName::dst);</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>98.7k</pre></td><td class='code'><pre>      if (DstIdx == -1) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.12k</span>, <span class='None'>False</span>: <span class='covered-line'>94.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='covered-line'><pre>4.12k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>      Register Dst = BI-&gt;getOperand(DstIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>94.6k</pre></td><td class='code'><pre>      if (isTrans || <div class='tooltip'>TII-&gt;isTransOnly(*BI)<span class='tooltip-content'>77.5k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17.1k</span>, <span class='None'>False</span>: <span class='covered-line'>77.5k</span>]
  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>783</span>, <span class='None'>False</span>: <span class='covered-line'>76.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L89'><span>89:11</span></a></span>) to (<span class='line-number'><a href='#L89'><span>89:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (89:11)
     Condition C2 --> (89:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>        Result[Dst] = R600::PS;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>17.8k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>76.7k</pre></td><td class='code'><pre>      if (BI-&gt;getOpcode() == R600::DOT4_r600 ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L93' href='#L93'><span>93:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>76.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>76.7k</pre></td><td class='code'><pre>          <div class='tooltip'>BI-&gt;getOpcode() == R600::DOT4_eg<span class='tooltip-content'>76.7k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L94' href='#L94'><span>94:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>19</span>, <span class='None'>False</span>: <span class='covered-line'>76.7k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L93'><span>93:11</span></a></span>) to (<span class='line-number'><a href='#L93'><span>94:43</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (93:11)
     Condition C2 --> (94:11)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        Result[Dst] = R600::PV_X;</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>27</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>76.7k</pre></td><td class='code'><pre>      if (Dst == R600::OQAP) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L98' href='#L98'><span>98:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.71k</span>, <span class='None'>False</span>: <span class='covered-line'>75.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>      unsigned PVReg = 0;</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>      switch (TRI.getHWRegChan(Dst)) {</pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>      case 0:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L103' href='#L103'><span>103:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.7k</span>, <span class='None'>False</span>: <span class='covered-line'>60.2k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>        PVReg = R600::PV_X;</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='covered-line'><pre>14.7k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>      case 1:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L106' href='#L106'><span>106:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>14.0k</span>, <span class='None'>False</span>: <span class='covered-line'>60.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>        PVReg = R600::PV_Y;</pre></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='covered-line'><pre>14.0k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>      case 2:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L109' href='#L109'><span>109:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16.1k</span>, <span class='None'>False</span>: <span class='covered-line'>58.8k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>        PVReg = R600::PV_Z;</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>16.1k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>      case 3:</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L112' href='#L112'><span>112:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.0k</span>, <span class='None'>False</span>: <span class='covered-line'>44.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>        PVReg = R600::PV_W;</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='covered-line'><pre>30.0k</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>default:</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L115' href='#L115'><span>115:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>75.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        </span><span class='red'>llvm_unreachable</span>(&quot;Invalid Chan&quot;);</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>::llvm::llvm_unreachable_internal(msg, __FILE__, __LINE__)</span></pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='covered-line'><pre>75.0k</pre></td><td class='code'><pre>      Result[Dst] = PVReg;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='covered-line'><pre>100k</pre></td><td class='code'><pre>    } while ((++BI)-&gt;isBundledWithPred());</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L119' href='#L119'><span>119:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>58.4k</span>, <span class='None'>False</span>: <span class='covered-line'>42.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>    return Result;</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>42.1k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  void substitutePV(MachineInstr &amp;MI, const DenseMap&lt;unsigned, unsigned&gt; &amp;PVs)</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      const {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    unsigned Ops[] = {</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      R600::OpName::src0,</pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      R600::OpName::src1,</pre></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      R600::OpName::src2</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    };</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>    for (unsigned Op : Ops) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L130' href='#L130'><span>130:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>135k</span>, <span class='None'>False</span>: <span class='covered-line'>45.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>      int OperandIdx = TII-&gt;getOperandIdx(MI.getOpcode(), Op);</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>135k</pre></td><td class='code'><pre>      if (OperandIdx &lt; 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L132' href='#L132'><span>132:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>46.0k</span>, <span class='None'>False</span>: <span class='covered-line'>89.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='covered-line'><pre>46.0k</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>      Register Src = MI.getOperand(OperandIdx).getReg();</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>      const DenseMap&lt;unsigned, unsigned&gt;::const_iterator It = PVs.find(Src);</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>      if (It != PVs.end())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L136' href='#L136'><span>136:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>22.5k</span>, <span class='None'>False</span>: <span class='covered-line'>66.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='covered-line'><pre>22.5k</pre></td><td class='code'><pre>        MI.getOperand(OperandIdx).setReg(It-&gt;second);</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='covered-line'><pre>89.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>public:</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Ctor.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  R600PacketizerList(MachineFunction &amp;MF, const R600Subtarget &amp;ST,</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                     MachineLoopInfo &amp;MLI)</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      : VLIWPacketizerList(MF, MLI, nullptr),</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>        TII(ST.getInstrInfo()),</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>        TRI(TII-&gt;getRegisterInfo()) {</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    VLIW5 = !ST.hasCaymanISA();</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // initPacketizerState - initialize some internal flags.</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>  void initPacketizerState() override {</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>    ConsideredInstUsesAlreadyWrittenVectorElement = false;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // ignorePseudoInstruction - Ignore bundling of pseudo instructions.</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool ignorePseudoInstruction(const MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>                               const MachineBasicBlock *MBB) override {</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // isSoloInstruction - return true if instruction MI can not be packetized</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // with any other instruction, which means that MI itself is a packet.</pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>  bool isSoloInstruction(const MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>    if (TII-&gt;isVector(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L164' href='#L164'><span>164:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>66.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>66.4k</pre></td><td class='code'><pre>    if (!TII-&gt;isALUInstr(MI.getOpcode()))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L166' href='#L166'><span>166:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>13.8k</span>, <span class='None'>False</span>: <span class='covered-line'>52.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>13.8k</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>    if (MI.getOpcode() == R600::GROUP_BARRIER)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L168' href='#L168'><span>168:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>52.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // XXX: This can be removed once the packetizer properly handles all the</pre></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // LDS instruction group restrictions.</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>    return TII-&gt;isLDSInstr(MI.getOpcode());</pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='covered-line'><pre>52.5k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // isLegalToPacketizeTogether - Is it legal to packetize SUI and SUJ</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // together.</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>  bool isLegalToPacketizeTogether(SUnit *SUI, SUnit *SUJ) override {</pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    MachineInstr *MII = SUI-&gt;getInstr(), *MIJ = SUJ-&gt;getInstr();</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    if (getSlot(*MII) == getSlot(*MIJ))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L179' href='#L179'><span>179:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.5k</span>, <span class='None'>False</span>: <span class='covered-line'>41.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='covered-line'><pre>12.5k</pre></td><td class='code'><pre>      ConsideredInstUsesAlreadyWrittenVectorElement = true;</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Does MII and MIJ share the same pred_sel ?</pre></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    int OpI = TII-&gt;getOperandIdx(MII-&gt;getOpcode(), R600::OpName::pred_sel),</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>        OpJ = TII-&gt;getOperandIdx(MIJ-&gt;getOpcode(), R600::OpName::pred_sel);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    Register PredI = (OpI &gt; -1)?MII-&gt;getOperand(OpI).getReg() : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L184' href='#L184'><span>184:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>      PredJ = (OpJ &gt; -1)?MIJ-&gt;getOperand(OpJ).getReg() : <div class='tooltip'><span class='red'>Register()</span><span class='tooltip-content'>0</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L185' href='#L185'><span>185:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>54.1k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>54.1k</pre></td><td class='code'><pre>    if (PredI != PredJ)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L186' href='#L186'><span>186:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>60</span>, <span class='None'>False</span>: <span class='covered-line'>54.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>    if (SUJ-&gt;isSucc(SUI)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L188' href='#L188'><span>188:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12.4k</span>, <span class='None'>False</span>: <span class='covered-line'>41.6k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='covered-line'><pre>44.3k</pre></td><td class='code'><pre>      for (unsigned i = 0, e = SUJ-&gt;Succs.size(); i &lt; e; <div class='tooltip'>++i<span class='tooltip-content'>31.9k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L189' href='#L189'><span>189:51</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>37.9k</span>, <span class='None'>False</span>: <span class='covered-line'>6.47k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='covered-line'><pre>37.9k</pre></td><td class='code'><pre>        const SDep &amp;Dep = SUJ-&gt;Succs[i];</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='covered-line'><pre>37.9k</pre></td><td class='code'><pre>        if (Dep.getSUnit() != SUI)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L191' href='#L191'><span>191:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>25.4k</span>, <span class='None'>False</span>: <span class='covered-line'>12.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>25.4k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>        if (Dep.getKind() == SDep::Anti)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L193' href='#L193'><span>193:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>6.47k</span>, <span class='None'>False</span>: <span class='covered-line'>5.98k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='covered-line'><pre>6.47k</pre></td><td class='code'><pre>          continue;</pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>        if (Dep.getKind() == SDep::Output)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L195' href='#L195'><span>195:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>907</span>, <span class='None'>False</span>: <span class='covered-line'>5.08k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='covered-line'><pre>907</pre></td><td class='code'><pre>          if (MII-&gt;getOperand(0).getReg() != MIJ-&gt;getOperand(0).getReg())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L196' href='#L196'><span>196:15</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8</span>, <span class='None'>False</span>: <span class='covered-line'>899</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>8</pre></td><td class='code'><pre>            continue;</pre></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>5.97k</pre></td><td class='code'><pre>        return false;</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='covered-line'><pre>5.98k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='covered-line'><pre>12.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>    bool ARDef =</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>        TII-&gt;definesAddressRegister(*MII) || <div class='tooltip'>TII-&gt;definesAddressRegister(*MIJ)<span class='tooltip-content'>47.8k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>212</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
  Branch (<span class='line-number'><a name='L203' href='#L203'><span>203:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L203'><span>203:9</span></a></span>) to (<span class='line-number'><a href='#L203'><span>203:79</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (203:9)
     Condition C2 --> (203:46)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>    bool ARUse =</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>        TII-&gt;usesAddressRegister(*MII) || TII-&gt;usesAddressRegister(*MIJ);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>48.0k</span>]
  Branch (<span class='line-number'><a name='L205' href='#L205'><span>205:43</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>261</span>, <span class='None'>False</span>: <span class='covered-line'>47.8k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L205'><span>205:9</span></a></span>) to (<span class='line-number'><a href='#L205'><span>205:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (205:9)
     Condition C2 --> (205:43)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { F,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='covered-line'><pre>48.0k</pre></td><td class='code'><pre>    return !ARDef || <div class='tooltip'>!ARUse<span class='tooltip-content'>212</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>212</span>]
  Branch (<span class='line-number'><a name='L207' href='#L207'><span>207:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>75</span>, <span class='None'>False</span>: <span class='covered-line'>137</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L207'><span>207:12</span></a></span>) to (<span class='line-number'><a href='#L207'><span>207:28</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (207:12)
     Condition C2 --> (207:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>54.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // isLegalToPruneDependencies - Is it legal to prune dependency between SUI</pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // and SUJ.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>6.17k</pre></td><td class='code'><pre>  bool isLegalToPruneDependencies(SUnit *SUI, SUnit *SUJ) override {</pre></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>6.17k</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>6.17k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>  void setIsLastBit(MachineInstr *MI, unsigned Bit) const {</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>    unsigned LastOp = TII-&gt;getOperandIdx(MI-&gt;getOpcode(), R600::OpName::last);</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>    MI-&gt;getOperand(LastOp).setImm(Bit);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  bool isBundlableWithCurrentPMI(MachineInstr &amp;MI,</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 const DenseMap&lt;unsigned, unsigned&gt; &amp;PV,</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                                 std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;BS,</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>                                 bool &amp;isTransSlot) {</pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    isTransSlot = TII-&gt;isTransOnly(MI);</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    assert (!isTransSlot || VLIW5);</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Is the dst reg sequence legal ?</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    if (!isTransSlot &amp;&amp; <div class='tooltip'>!CurrentPacketMIs.empty()<span class='tooltip-content'>47.8k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>47.8k</span>, <span class='None'>False</span>: <span class='covered-line'>1.17k</span>]
  Branch (<span class='line-number'><a name='L229' href='#L229'><span>229:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>27.4k</span>, <span class='None'>False</span>: <span class='covered-line'>20.4k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L229'><span>229:9</span></a></span>) to (<span class='line-number'><a href='#L229'><span>229:50</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (229:9)
     Condition C2 --> (229:25)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }
  3 { T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='covered-line'><pre>27.4k</pre></td><td class='code'><pre>      if (getSlot(MI) &lt;= getSlot(*CurrentPacketMIs.back())) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L230' href='#L230'><span>230:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11.7k</span>, <span class='None'>False</span>: <span class='covered-line'>15.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>        if (ConsideredInstUsesAlreadyWrittenVectorElement &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.60k</span>, <span class='None'>False</span>: <span class='covered-line'>2.16k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>            <div class='tooltip'>!TII-&gt;isVectorOnly(MI)<span class='tooltip-content'>9.60k</span></div> &amp;&amp; <div class='tooltip'>VLIW5<span class='tooltip-content'>9.24k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.24k</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
  Branch (<span class='line-number'><a name='L232' href='#L232'><span>232:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>8.78k</span>, <span class='None'>False</span>: <span class='covered-line'>463</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L231'><span>231:13</span></a></span>) to (<span class='line-number'><a href='#L231'><span>232:44</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (231:13)
     Condition C2 --> (232:13)
     Condition C3 --> (232:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  F  = F      }
  4 { T,  T,  T  = T      }

  C1-Pair: covered: (1,4)
  C2-Pair: covered: (2,4)
  C3-Pair: covered: (3,4)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>          isTransSlot = true;</pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>          <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'>::llvm::isCurrentDebugType(TYPE)<span class='tooltip-content'>176</span></div>) <div class='tooltip'><span class='red'>{ X; }</span><span class='tooltip-content'>0</span></div> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>176</span>, <span class='None'>False</span>: <span class='covered-line'>8.61k</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>176</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>            dbgs() &lt;&lt; &quot;Considering as Trans Inst :&quot;;</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>            MI.dump();</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>          });</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='covered-line'><pre>8.78k</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>        else</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>2.98k</pre></td><td class='code'><pre>          return false;</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='covered-line'><pre>11.7k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>27.4k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Are the Constants limitations met ?</pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>46.0k</pre></td><td class='code'><pre>    CurrentPacketMIs.push_back(&amp;MI);</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>46.0k</pre></td><td class='code'><pre>    if (!TII-&gt;fitsConstReadLimitations(CurrentPacketMIs)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>353</span>, <span class='None'>False</span>: <span class='covered-line'>45.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>353</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;Couldn&apos;t pack :\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        MI.dump();</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;with the following packets :\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        for (unsigned i = 0, e = CurrentPacketMIs.size() - 1; i &lt; e; i++) {</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>          CurrentPacketMIs[i]-&gt;dump();</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>          dbgs() &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;because of Consts read limitations\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      CurrentPacketMIs.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>353</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Is there a BankSwizzle set that meet Read Port limitations ?</pre></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>45.7k</pre></td><td class='code'><pre>    if (!TII-&gt;fitsReadPortLimitations(CurrentPacketMIs,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L262' href='#L262'><span>262:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>714</span>, <span class='None'>False</span>: <span class='covered-line'>45.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>45.7k</pre></td><td class='code'><pre>            PV, BS, isTransSlot)) {</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      <span class='cyan'>LLVM_DEBUG</span>({</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>#define LLVM_DEBUG(X) <span class='cyan'>DEBUG_WITH_TYPE</span>(DEBUG_TYPE, X)</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  do { if (::llvm::DebugFlag &amp;&amp; <div class='tooltip'><span class='red'>::llvm::isCurrentDebugType(TYPE)</span><span class='tooltip-content'>0</span></div>) <div class='tooltip'><span class='red'>{ </span><span class='tooltip-content'>0</span></div><div class='tooltip'><span class='red'>X</span><span class='tooltip-content'>0</span></div><span class='red'>; }</span> \</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:12</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>714</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:33</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L65' href='#L65'><span>65:69</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>  } while (false)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L66' href='#L66'><span>66:12</span></a></span>): [Folded - Ignored]
</pre></div></td></tr></table></div></div></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;Couldn&apos;t pack :\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        MI.dump();</pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;with the following packets :\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        for (unsigned i = 0, e = CurrentPacketMIs.size() - 1; i &lt; e; i++) {</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>          CurrentPacketMIs[i]-&gt;dump();</pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>          dbgs() &lt;&lt; &quot;\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        }</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>        dbgs() &lt;&lt; &quot;because of Read port limitations\n&quot;;</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      });</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      CurrentPacketMIs.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>      return false;</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='covered-line'><pre>714</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We cannot read LDS source registers from the Trans slot.</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    if (isTransSlot &amp;&amp; <div class='tooltip'>TII-&gt;readsLDSSrcReg(MI)<span class='tooltip-content'>9.43k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>35.5k</span>]
  Branch (<span class='line-number'><a name='L279' href='#L279'><span>279:24</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>9.43k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L279'><span>279:9</span></a></span>) to (<span class='line-number'><a href='#L279'><span>279:47</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (279:9)
     Condition C2 --> (279:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    CurrentPacketMIs.pop_back();</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>  MachineBasicBlock::iterator addToPacket(MachineInstr &amp;MI) override {</pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    MachineBasicBlock::iterator FirstInBundle =</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>        CurrentPacketMIs.empty() ? <div class='tooltip'>&amp;MI<span class='tooltip-content'>20.9k</span></div> : <div class='tooltip'>CurrentPacketMIs.front()<span class='tooltip-content'>28.0k</span></div>;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L288' href='#L288'><span>288:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20.9k</span>, <span class='None'>False</span>: <span class='covered-line'>28.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    const DenseMap&lt;unsigned, unsigned&gt; &amp;PV =</pre></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>        getPreviousVector(FirstInBundle);</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    std::vector&lt;R600InstrInfo::BankSwizzle&gt; BS;</pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    bool isTransSlot;</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>49.0k</pre></td><td class='code'><pre>    if (isBundlableWithCurrentPMI(MI, PV, BS, isTransSlot)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L294' href='#L294'><span>294:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>45.0k</span>, <span class='None'>False</span>: <span class='covered-line'>4.04k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='covered-line'><pre>84.1k</pre></td><td class='code'><pre>      for (unsigned i = 0, e = CurrentPacketMIs.size(); i &lt; e; <div class='tooltip'>i++<span class='tooltip-content'>39.1k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L295' href='#L295'><span>295:57</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>39.1k</span>, <span class='None'>False</span>: <span class='covered-line'>45.0k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>        MachineInstr *MI = CurrentPacketMIs[i];</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>        unsigned Op = TII-&gt;getOperandIdx(MI-&gt;getOpcode(),</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>            R600::OpName::bank_swizzle);</pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>        MI-&gt;getOperand(Op).setImm(BS[i]);</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>39.1k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      unsigned Op =</pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>          TII-&gt;getOperandIdx(MI.getOpcode(), R600::OpName::bank_swizzle);</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      MI.getOperand(Op).setImm(BS.back());</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      if (!CurrentPacketMIs.empty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L304' href='#L304'><span>304:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24.0k</span>, <span class='None'>False</span>: <span class='covered-line'>20.9k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='covered-line'><pre>24.0k</pre></td><td class='code'><pre>        setIsLastBit(CurrentPacketMIs.back(), 0);</pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      substitutePV(MI, PV);</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      MachineBasicBlock::iterator It = VLIWPacketizerList::addToPacket(MI);</pre></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      if (isTransSlot) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L308' href='#L308'><span>308:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9.43k</span>, <span class='None'>False</span>: <span class='covered-line'>35.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>        endPacket(std::next(It)-&gt;getParent(), std::next(It));</pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='covered-line'><pre>9.43k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>      return It;</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>45.0k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>    endPacket(MI.getParent(), MI);</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>    if (TII-&gt;isTransOnly(MI))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L314' href='#L314'><span>314:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>4.03k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>      return MI;</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='covered-line'><pre>4.03k</pre></td><td class='code'><pre>    return VLIWPacketizerList::addToPacket(MI);</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>4.04k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>};</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>bool R600Packetizer::runOnMachineFunction(MachineFunction &amp;Fn) {</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  const R600Subtarget &amp;ST = Fn.getSubtarget&lt;R600Subtarget&gt;();</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  const R600InstrInfo *TII = ST.getInstrInfo();</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  MachineLoopInfo &amp;MLI = getAnalysis&lt;MachineLoopInfo&gt;();</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Instantiate the packetizer.</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  R600PacketizerList Packetizer(Fn, ST, MLI);</pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // DFA state table should not be empty.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  assert(Packetizer.getResourceTracker() &amp;&amp; &quot;Empty DFA table!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  assert(Packetizer.getResourceTracker()-&gt;getInstrItins());</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  if (Packetizer.getResourceTracker()-&gt;getInstrItins()-&gt;isEmpty())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L333' href='#L333'><span>333:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop over all basic blocks and remove KILL pseudo-instructions</pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // These instructions confuse the dependence analysis. Consider:</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // D0 = ...   (Insn 0)</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // R0 = KILL R0, D0 (Insn 1)</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // R0 = ... (Insn 2)</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Here, Insn 1 will result in the dependence graph not emitting an output</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dependence between Insn 0 and Insn 2. This can lead to incorrect</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // packetization</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  for (MachineBasicBlock &amp;MBB : Fn) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L346' href='#L346'><span>346:31</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>    for (MachineInstr &amp;MI : llvm::make_early_inc_range(MBB)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L347' href='#L347'><span>347:27</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>67.1k</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>      if (MI.isKill() || MI.getOpcode() == R600::IMPLICIT_DEF ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>67.1k</span>]
  Branch (<span class='line-number'><a name='L348' href='#L348'><span>348:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>24</span>, <span class='None'>False</span>: <span class='covered-line'>67.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>          <div class='tooltip'>(<span class='tooltip-content'>67.1k</span></div><div class='tooltip'>MI.getOpcode() == R600::CF_ALU<span class='tooltip-content'>67.1k</span></div> &amp;&amp; <div class='tooltip'>!MI.getOperand(8).getImm()<span class='tooltip-content'>4.13k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4.13k</span>, <span class='None'>False</span>: <span class='covered-line'>63.0k</span>]
  Branch (<span class='line-number'><a name='L349' href='#L349'><span>349:46</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>4.13k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L348'><span>348:11</span></a></span>) to (<span class='line-number'><a href='#L348'><span>349:73</span></a></span>)

  Number of Conditions: 4
     Condition C1 --> (348:11)
     Condition C2 --> (348:26)
     Condition C3 --> (349:12)
     Condition C4 --> (349:46)

  Executed MC/DC Test Vectors:

     C1, C2, C3, C4    Result
  1 { F,  F,  F,  -  = F      }
  2 { F,  F,  T,  F  = F      }
  3 { F,  T,  -,  -  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  C4-Pair: not covered
  MC/DC Coverage for Expression: 25.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>        MBB.erase(MI);</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>67.1k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Loop over all of the basic blocks.</pre></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  for (MachineFunction::iterator MBB = Fn.begin(), MBBe = Fn.end();</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>6.25k</pre></td><td class='code'><pre>       MBB != MBBe; <div class='tooltip'>++MBB<span class='tooltip-content'>3.12k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L356' href='#L356'><span>356:8</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find scheduling regions and schedule / packetize each region.</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    unsigned RemainingCount = MBB-&gt;size();</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>    for(MachineBasicBlock::iterator RegionEnd = MBB-&gt;end();</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>6.25k</pre></td><td class='code'><pre>        RegionEnd != MBB-&gt;begin();) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L360' href='#L360'><span>360:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // The next region starts above the previous region. Look backward in the</pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // instruction stream until we find the nearest boundary.</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      MachineBasicBlock::iterator I = RegionEnd;</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      for(;I != MBB-&gt;begin(); <div class='tooltip'><span class='red'>--I, --RemainingCount</span><span class='tooltip-content'>0</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L364' href='#L364'><span>364:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>        if (TII-&gt;isSchedulingBoundary(*std::prev(I), &amp;*MBB, Fn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L365' href='#L365'><span>365:13</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>3.12k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>          break;</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      I = MBB-&gt;begin();</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip empty scheduling regions.</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      if (I == RegionEnd) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L371' href='#L371'><span>371:11</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>3.12k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        RegionEnd = std::prev(RegionEnd);</span></pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        --RemainingCount;</span></pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>        continue;</span></pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>      }</span></pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Skip regions with one instruction.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>      if (I == std::prev(RegionEnd)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L377' href='#L377'><span>377:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>762</span>, <span class='None'>False</span>: <span class='covered-line'>2.36k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>        RegionEnd = std::prev(RegionEnd);</pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>        continue;</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>762</pre></td><td class='code'><pre>      }</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='covered-line'><pre>2.36k</pre></td><td class='code'><pre>      Packetizer.PacketizeMIs(&amp;*MBB, &amp;*I, RegionEnd);</pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>2.36k</pre></td><td class='code'><pre>      RegionEnd = I;</pre></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>2.36k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='covered-line'><pre>3.12k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>} // end anonymous namespace</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_BEGIN</span>(R600Packetizer, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  static void *initialize##passName##PassOnce(PassRegistry &amp;Registry) {</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>                     &quot;R600 Packetizer&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre><span class='cyan'>INITIALIZE_PASS_END</span>(R600Packetizer, DEBUG_TYPE,</pre><div class='expansion-view'><div class='centered'><table><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source</pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  PassInfo *PI = new PassInfo(                                                 \</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>      name, arg, &amp;passName::ID,                                                \</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>      PassInfo::NormalCtor_t(callDefaultCtor&lt;passName&gt;), cfg, analysis);       \</pre></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  Registry.registerPass(*PI, true);                                            \</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  return PI;                                                                   \</pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>71.9k</pre></td><td class='code'><pre>  }                                                                            \</pre></td></tr></table></div></div></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>                    &quot;R600 Packetizer&quot;, false, false)</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char R600Packetizer::ID = 0;</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>char &amp;llvm::R600PacketizerID = R600Packetizer::ID;</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>llvm::FunctionPass *llvm::createR600Packetizer() {</pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>  return new R600Packetizer();</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>303</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>