Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 10 11:23:19 2020
| Host         : DESKTOP-NOA060L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab7_timing_summary_routed.rpt -pb top_lab7_timing_summary_routed.pb -rpx top_lab7_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count0/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count0/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count1/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count1/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count2/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count2/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count3/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count3/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count4/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Hcount/count4/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count0/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count0/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count1/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count1/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count2/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count2/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count3/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count3/Q1_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count4/Q0_FF/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: Vcount/count4/Q1_FF/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.951        0.000                      0                  333        0.119        0.000                      0                  333        3.000        0.000                       0                   216  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.951        0.000                      0                  333        0.119        0.000                      0                  333       19.500        0.000                       0                   212  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.951ns  (required time - arrival time)
  Source:                 LSFR/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum6/Q9_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.868ns  (logic 2.420ns (30.758%)  route 5.448ns (69.242%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.559    -0.953    LSFR/clk_out
    SLICE_X29Y15         FDRE                                         r  LSFR/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  LSFR/Q1_FF/Q
                         net (fo=29, routed)          2.286     1.790    LSFR/lsfrOut[1]
    SLICE_X39Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.914 r  LSFR/Q0_FF_i_36__2/O
                         net (fo=1, routed)           0.000     1.914    storeNum0/Q0_FF_i_20__4_0[0]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.464 r  storeNum0/Q0_FF_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.464    storeNum0/Q0_FF_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  storeNum0/Q0_FF_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.578    storeNum0/Q0_FF_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.806 f  storeNum0/Q0_FF_i_18__0/CO[2]
                         net (fo=1, routed)           1.123     3.928    storeNum0/Q0_FF_i_18__0_n_1
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.313     4.241 f  storeNum0/Q0_FF_i_20__4/O
                         net (fo=1, routed)           0.803     5.044    storeNum0/Q0_FF_i_20__4_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.168 r  storeNum0/Q0_FF_i_11__5/O
                         net (fo=1, routed)           0.000     5.168    storeNum0/Q0_FF_i_11__5_n_0
    SLICE_X38Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     5.382 r  storeNum0/Q0_FF_i_4__13/O
                         net (fo=10, routed)          1.236     6.618    storeNum0/Q0_FF_i_4__13_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.297     6.915 r  storeNum0/Q9_FF_i_1/O
                         net (fo=1, routed)           0.000     6.915    storeNum6/D_0[9]
    SLICE_X36Y21         FDRE                                         r  storeNum6/Q9_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.433    38.438    storeNum6/clk
    SLICE_X36Y21         FDRE                                         r  storeNum6/Q9_FF/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.094    38.835    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.031    38.866    storeNum6/Q9_FF
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -6.915    
  -------------------------------------------------------------------
                         slack                                 31.951    

Slack (MET) :             31.976ns  (required time - arrival time)
  Source:                 storeNum4/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            StateMachine/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.844ns  (logic 2.618ns (33.375%)  route 5.226ns (66.625%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.557    -0.955    storeNum4/clk
    SLICE_X29Y17         FDRE                                         r  storeNum4/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  storeNum4/Q2_FF/Q
                         net (fo=11, routed)          1.327     0.829    storeNum4/store4[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  storeNum4/vgaGreen_OBUF[3]_inst_i_60/O
                         net (fo=1, routed)           0.000     0.953    storeNum4/vgaGreen_OBUF[3]_inst_i_60_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.351 r  storeNum4/vgaGreen_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.351    storeNum4/vgaGreen_OBUF[3]_inst_i_54_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.590 r  storeNum4/Q2_FF_i_48/O[2]
                         net (fo=4, routed)           1.516     3.106    BlockSize4/O[2]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.302     3.408 r  BlockSize4/vgaGreen_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000     3.408    storeNum4/vgaGreen_OBUF[3]_inst_i_44[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.832 f  storeNum4/vgaGreen_OBUF[3]_inst_i_52/O[1]
                         net (fo=3, routed)           0.830     4.662    StateMachine/outX4[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.303     4.965 r  StateMachine/Q2_FF_i_45/O
                         net (fo=1, routed)           0.264     5.230    storeNum4/Q2_FF_i_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.354 r  storeNum4/Q2_FF_i_13/O
                         net (fo=1, routed)           0.668     6.022    BlockPos4/count4/Q2_FF
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.146 f  BlockPos4/count4/Q2_FF_i_3/O
                         net (fo=2, routed)           0.620     6.766    StateMachine/Q3_FF_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.890 r  StateMachine/Q3_FF_i_1/O
                         net (fo=1, routed)           0.000     6.890    StateMachine/D_3
    SLICE_X40Y27         FDRE                                         r  StateMachine/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.433    38.438    StateMachine/clk_out
    SLICE_X40Y27         FDRE                                         r  StateMachine/Q3_FF/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.094    38.835    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.031    38.866    StateMachine/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.866    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                 31.976    

Slack (MET) :             31.978ns  (required time - arrival time)
  Source:                 storeNum4/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            StateMachine/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 2.618ns (33.392%)  route 5.222ns (66.608%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT6=4)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.557    -0.955    storeNum4/clk
    SLICE_X29Y17         FDRE                                         r  storeNum4/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  storeNum4/Q2_FF/Q
                         net (fo=11, routed)          1.327     0.829    storeNum4/store4[2]
    SLICE_X33Y20         LUT2 (Prop_lut2_I0_O)        0.124     0.953 r  storeNum4/vgaGreen_OBUF[3]_inst_i_60/O
                         net (fo=1, routed)           0.000     0.953    storeNum4/vgaGreen_OBUF[3]_inst_i_60_n_0
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.351 r  storeNum4/vgaGreen_OBUF[3]_inst_i_54/CO[3]
                         net (fo=1, routed)           0.000     1.351    storeNum4/vgaGreen_OBUF[3]_inst_i_54_n_0
    SLICE_X33Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.590 r  storeNum4/Q2_FF_i_48/O[2]
                         net (fo=4, routed)           1.516     3.106    BlockSize4/O[2]
    SLICE_X32Y27         LUT2 (Prop_lut2_I1_O)        0.302     3.408 r  BlockSize4/vgaGreen_OBUF[3]_inst_i_58/O
                         net (fo=1, routed)           0.000     3.408    storeNum4/vgaGreen_OBUF[3]_inst_i_44[0]
    SLICE_X32Y27         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     3.832 r  storeNum4/vgaGreen_OBUF[3]_inst_i_52/O[1]
                         net (fo=3, routed)           0.830     4.662    StateMachine/outX4[4]
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.303     4.965 f  StateMachine/Q2_FF_i_45/O
                         net (fo=1, routed)           0.264     5.230    storeNum4/Q2_FF_i_3
    SLICE_X33Y26         LUT6 (Prop_lut6_I0_O)        0.124     5.354 f  storeNum4/Q2_FF_i_13/O
                         net (fo=1, routed)           0.668     6.022    BlockPos4/count4/Q2_FF
    SLICE_X30Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.146 r  BlockPos4/count4/Q2_FF_i_3/O
                         net (fo=2, routed)           0.616     6.762    frame/count2/Q2_FF_1
    SLICE_X40Y27         LUT6 (Prop_lut6_I3_O)        0.124     6.886 r  frame/count2/Q2_FF_i_1/O
                         net (fo=1, routed)           0.000     6.886    StateMachine/D_2
    SLICE_X40Y27         FDRE                                         r  StateMachine/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.433    38.438    StateMachine/clk_out
    SLICE_X40Y27         FDRE                                         r  StateMachine/Q2_FF/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.094    38.835    
    SLICE_X40Y27         FDRE (Setup_fdre_C_D)        0.029    38.864    StateMachine/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.886    
  -------------------------------------------------------------------
                         slack                                 31.978    

Slack (MET) :             32.134ns  (required time - arrival time)
  Source:                 LSFR/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum6/Q6_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.755ns  (logic 2.420ns (31.204%)  route 5.335ns (68.796%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 38.439 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.559    -0.953    LSFR/clk_out
    SLICE_X29Y15         FDRE                                         r  LSFR/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  LSFR/Q1_FF/Q
                         net (fo=29, routed)          2.286     1.790    LSFR/lsfrOut[1]
    SLICE_X39Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.914 r  LSFR/Q0_FF_i_36__2/O
                         net (fo=1, routed)           0.000     1.914    storeNum0/Q0_FF_i_20__4_0[0]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.464 r  storeNum0/Q0_FF_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.464    storeNum0/Q0_FF_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  storeNum0/Q0_FF_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.578    storeNum0/Q0_FF_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.806 f  storeNum0/Q0_FF_i_18__0/CO[2]
                         net (fo=1, routed)           1.123     3.928    storeNum0/Q0_FF_i_18__0_n_1
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.313     4.241 f  storeNum0/Q0_FF_i_20__4/O
                         net (fo=1, routed)           0.803     5.044    storeNum0/Q0_FF_i_20__4_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.168 r  storeNum0/Q0_FF_i_11__5/O
                         net (fo=1, routed)           0.000     5.168    storeNum0/Q0_FF_i_11__5_n_0
    SLICE_X38Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     5.382 r  storeNum0/Q0_FF_i_4__13/O
                         net (fo=10, routed)          1.123     6.506    storeNum0/Q0_FF_i_4__13_n_0
    SLICE_X32Y19         LUT5 (Prop_lut5_I3_O)        0.297     6.803 r  storeNum0/Q6_FF_i_1/O
                         net (fo=1, routed)           0.000     6.803    storeNum6/D_0[6]
    SLICE_X32Y19         FDRE                                         r  storeNum6/Q6_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.434    38.439    storeNum6/clk
    SLICE_X32Y19         FDRE                                         r  storeNum6/Q6_FF/C
                         clock pessimism              0.564    39.002    
                         clock uncertainty           -0.094    38.908    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)        0.029    38.937    storeNum6/Q6_FF
  -------------------------------------------------------------------
                         required time                         38.937    
                         arrival time                          -6.803    
  -------------------------------------------------------------------
                         slack                                 32.134    

Slack (MET) :             32.160ns  (required time - arrival time)
  Source:                 LSFR/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum1/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.665ns  (logic 2.273ns (29.654%)  route 5.392ns (70.346%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.558    -0.954    LSFR/clk_out
    SLICE_X31Y15         FDRE                                         r  LSFR/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  LSFR/Q2_FF/Q
                         net (fo=29, routed)          3.004     2.507    LSFR/lsfrOut[2]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.631 r  LSFR/Q0_FF_i_36__0/O
                         net (fo=1, routed)           0.000     2.631    storeNum2/Q0_FF_i_21_0[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.029 r  storeNum2/Q0_FF_i_28__5/CO[3]
                         net (fo=1, routed)           0.000     3.029    storeNum2/Q0_FF_i_28__5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.143 r  storeNum2/Q0_FF_i_20__5/CO[3]
                         net (fo=1, routed)           0.000     3.143    storeNum2/Q0_FF_i_20__5_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.371 f  storeNum2/Q0_FF_i_19__1/CO[2]
                         net (fo=1, routed)           0.639     4.009    storeNum2/Q0_FF_i_19__1_n_1
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.313     4.322 f  storeNum2/Q0_FF_i_21/O
                         net (fo=1, routed)           0.952     5.274    storeNum2/Q0_FF_i_21_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.398 r  storeNum2/Q0_FF_i_12__5/O
                         net (fo=1, routed)           0.000     5.398    storeNum2/Q0_FF_i_12__5_n_0
    SLICE_X47Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     5.615 r  storeNum2/Q0_FF_i_4__8/O
                         net (fo=10, routed)          0.797     6.413    storeNum2/Q0_FF_i_4__8_n_0
    SLICE_X44Y18         LUT5 (Prop_lut5_I3_O)        0.299     6.712 r  storeNum2/Q2_FF_i_1__2/O
                         net (fo=1, routed)           0.000     6.712    storeNum1/D_0[2]
    SLICE_X44Y18         FDRE                                         r  storeNum1/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.438    38.443    storeNum1/clk
    SLICE_X44Y18         FDRE                                         r  storeNum1/Q2_FF/C
                         clock pessimism              0.492    38.934    
                         clock uncertainty           -0.094    38.840    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)        0.031    38.871    storeNum1/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.871    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                 32.160    

Slack (MET) :             32.165ns  (required time - arrival time)
  Source:                 LSFR/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum1/Q3_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.661ns  (logic 2.273ns (29.671%)  route 5.388ns (70.329%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 38.443 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.558    -0.954    LSFR/clk_out
    SLICE_X31Y15         FDRE                                         r  LSFR/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  LSFR/Q2_FF/Q
                         net (fo=29, routed)          3.004     2.507    LSFR/lsfrOut[2]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.631 r  LSFR/Q0_FF_i_36__0/O
                         net (fo=1, routed)           0.000     2.631    storeNum2/Q0_FF_i_21_0[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.029 r  storeNum2/Q0_FF_i_28__5/CO[3]
                         net (fo=1, routed)           0.000     3.029    storeNum2/Q0_FF_i_28__5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.143 r  storeNum2/Q0_FF_i_20__5/CO[3]
                         net (fo=1, routed)           0.000     3.143    storeNum2/Q0_FF_i_20__5_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.371 f  storeNum2/Q0_FF_i_19__1/CO[2]
                         net (fo=1, routed)           0.639     4.009    storeNum2/Q0_FF_i_19__1_n_1
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.313     4.322 f  storeNum2/Q0_FF_i_21/O
                         net (fo=1, routed)           0.952     5.274    storeNum2/Q0_FF_i_21_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.398 r  storeNum2/Q0_FF_i_12__5/O
                         net (fo=1, routed)           0.000     5.398    storeNum2/Q0_FF_i_12__5_n_0
    SLICE_X47Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     5.615 r  storeNum2/Q0_FF_i_4__8/O
                         net (fo=10, routed)          0.793     6.408    storeNum2/Q0_FF_i_4__8_n_0
    SLICE_X44Y18         LUT5 (Prop_lut5_I3_O)        0.299     6.707 r  storeNum2/Q3_FF_i_1__2/O
                         net (fo=1, routed)           0.000     6.707    storeNum1/D_0[3]
    SLICE_X44Y18         FDRE                                         r  storeNum1/Q3_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.438    38.443    storeNum1/clk
    SLICE_X44Y18         FDRE                                         r  storeNum1/Q3_FF/C
                         clock pessimism              0.492    38.934    
                         clock uncertainty           -0.094    38.840    
    SLICE_X44Y18         FDRE (Setup_fdre_C_D)        0.032    38.872    storeNum1/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.872    
                         arrival time                          -6.707    
  -------------------------------------------------------------------
                         slack                                 32.165    

Slack (MET) :             32.191ns  (required time - arrival time)
  Source:                 LSFR/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum1/Q4_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.630ns  (logic 2.273ns (29.789%)  route 5.357ns (70.211%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.558    -0.954    LSFR/clk_out
    SLICE_X31Y15         FDRE                                         r  LSFR/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  LSFR/Q2_FF/Q
                         net (fo=29, routed)          3.004     2.507    LSFR/lsfrOut[2]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.631 r  LSFR/Q0_FF_i_36__0/O
                         net (fo=1, routed)           0.000     2.631    storeNum2/Q0_FF_i_21_0[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.029 r  storeNum2/Q0_FF_i_28__5/CO[3]
                         net (fo=1, routed)           0.000     3.029    storeNum2/Q0_FF_i_28__5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.143 r  storeNum2/Q0_FF_i_20__5/CO[3]
                         net (fo=1, routed)           0.000     3.143    storeNum2/Q0_FF_i_20__5_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.371 f  storeNum2/Q0_FF_i_19__1/CO[2]
                         net (fo=1, routed)           0.639     4.009    storeNum2/Q0_FF_i_19__1_n_1
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.313     4.322 f  storeNum2/Q0_FF_i_21/O
                         net (fo=1, routed)           0.952     5.274    storeNum2/Q0_FF_i_21_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.398 r  storeNum2/Q0_FF_i_12__5/O
                         net (fo=1, routed)           0.000     5.398    storeNum2/Q0_FF_i_12__5_n_0
    SLICE_X47Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     5.615 r  storeNum2/Q0_FF_i_4__8/O
                         net (fo=10, routed)          0.762     6.378    storeNum2/Q0_FF_i_4__8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I3_O)        0.299     6.677 r  storeNum2/Q4_FF_i_1__1/O
                         net (fo=1, routed)           0.000     6.677    storeNum1/D_0[4]
    SLICE_X44Y19         FDRE                                         r  storeNum1/Q4_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.437    38.442    storeNum1/clk
    SLICE_X44Y19         FDRE                                         r  storeNum1/Q4_FF/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.094    38.839    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.029    38.868    storeNum1/Q4_FF
  -------------------------------------------------------------------
                         required time                         38.868    
                         arrival time                          -6.677    
  -------------------------------------------------------------------
                         slack                                 32.191    

Slack (MET) :             32.193ns  (required time - arrival time)
  Source:                 LSFR/Q5_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum2/Q4_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.678ns  (logic 2.348ns (30.580%)  route 5.330ns (69.420%))
  Logic Levels:           7  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.563ns = ( 38.437 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.551    -0.961    LSFR/clk_out
    SLICE_X30Y21         FDRE                                         r  LSFR/Q5_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  LSFR/Q5_FF/Q
                         net (fo=30, routed)          2.425     1.983    storeNum3/lsfrOut[5]
    SLICE_X39Y20         LUT2 (Prop_lut2_I1_O)        0.124     2.107 r  storeNum3/Q0_FF_i_25__1/O
                         net (fo=1, routed)           0.000     2.107    storeNum3/Q0_FF_i_25__1_n_0
    SLICE_X39Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.657 r  storeNum3/Q0_FF_i_15__2/CO[3]
                         net (fo=1, routed)           0.000     2.657    storeNum3/Q0_FF_i_15__2_n_0
    SLICE_X39Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.879 r  storeNum3/Q0_FF_i_16__2/O[0]
                         net (fo=1, routed)           0.800     3.679    storeNum3/Q0_FF_i_16__2_n_7
    SLICE_X38Y19         LUT4 (Prop_lut4_I0_O)        0.299     3.978 f  storeNum3/Q0_FF_i_13__1/O
                         net (fo=1, routed)           0.949     4.927    storeNum3/Q0_FF_i_13__1_n_0
    SLICE_X37Y21         LUT6 (Prop_lut6_I1_O)        0.124     5.051 r  storeNum3/Q0_FF_i_10__0/O
                         net (fo=1, routed)           0.000     5.051    storeNum3/Q0_FF_i_10__0_n_0
    SLICE_X37Y21         MUXF7 (Prop_muxf7_I0_O)      0.212     5.263 r  storeNum3/Q0_FF_i_4__9/O
                         net (fo=10, routed)          1.156     6.419    storeNum3/Q0_FF_i_4__9_n_0
    SLICE_X42Y23         LUT5 (Prop_lut5_I3_O)        0.299     6.718 r  storeNum3/Q4_FF_i_1__2/O
                         net (fo=1, routed)           0.000     6.718    storeNum2/D_0[4]
    SLICE_X42Y23         FDRE                                         r  storeNum2/Q4_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.432    38.437    storeNum2/clk
    SLICE_X42Y23         FDRE                                         r  storeNum2/Q4_FF/C
                         clock pessimism              0.492    38.928    
                         clock uncertainty           -0.094    38.834    
    SLICE_X42Y23         FDRE (Setup_fdre_C_D)        0.077    38.911    storeNum2/Q4_FF
  -------------------------------------------------------------------
                         required time                         38.911    
                         arrival time                          -6.718    
  -------------------------------------------------------------------
                         slack                                 32.193    

Slack (MET) :             32.205ns  (required time - arrival time)
  Source:                 LSFR/Q2_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum1/Q5_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.619ns  (logic 2.273ns (29.833%)  route 5.346ns (70.167%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 38.442 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.558    -0.954    LSFR/clk_out
    SLICE_X31Y15         FDRE                                         r  LSFR/Q2_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.498 r  LSFR/Q2_FF/Q
                         net (fo=29, routed)          3.004     2.507    LSFR/lsfrOut[2]
    SLICE_X43Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.631 r  LSFR/Q0_FF_i_36__0/O
                         net (fo=1, routed)           0.000     2.631    storeNum2/Q0_FF_i_21_0[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.029 r  storeNum2/Q0_FF_i_28__5/CO[3]
                         net (fo=1, routed)           0.000     3.029    storeNum2/Q0_FF_i_28__5_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.143 r  storeNum2/Q0_FF_i_20__5/CO[3]
                         net (fo=1, routed)           0.000     3.143    storeNum2/Q0_FF_i_20__5_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.371 f  storeNum2/Q0_FF_i_19__1/CO[2]
                         net (fo=1, routed)           0.639     4.009    storeNum2/Q0_FF_i_19__1_n_1
    SLICE_X43Y21         LUT4 (Prop_lut4_I3_O)        0.313     4.322 f  storeNum2/Q0_FF_i_21/O
                         net (fo=1, routed)           0.952     5.274    storeNum2/Q0_FF_i_21_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.398 r  storeNum2/Q0_FF_i_12__5/O
                         net (fo=1, routed)           0.000     5.398    storeNum2/Q0_FF_i_12__5_n_0
    SLICE_X47Y20         MUXF7 (Prop_muxf7_I1_O)      0.217     5.615 r  storeNum2/Q0_FF_i_4__8/O
                         net (fo=10, routed)          0.751     6.367    storeNum2/Q0_FF_i_4__8_n_0
    SLICE_X44Y19         LUT5 (Prop_lut5_I3_O)        0.299     6.666 r  storeNum2/Q5_FF_i_1__1/O
                         net (fo=1, routed)           0.000     6.666    storeNum1/D_0[5]
    SLICE_X44Y19         FDRE                                         r  storeNum1/Q5_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.437    38.442    storeNum1/clk
    SLICE_X44Y19         FDRE                                         r  storeNum1/Q5_FF/C
                         clock pessimism              0.492    38.933    
                         clock uncertainty           -0.094    38.839    
    SLICE_X44Y19         FDRE (Setup_fdre_C_D)        0.031    38.870    storeNum1/Q5_FF
  -------------------------------------------------------------------
                         required time                         38.870    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 32.205    

Slack (MET) :             32.207ns  (required time - arrival time)
  Source:                 LSFR/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            storeNum6/Q7_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.609ns  (logic 2.420ns (31.804%)  route 5.189ns (68.196%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.562ns = ( 38.438 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.953ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.559    -0.953    LSFR/clk_out
    SLICE_X29Y15         FDRE                                         r  LSFR/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y15         FDRE (Prop_fdre_C_Q)         0.456    -0.497 r  LSFR/Q1_FF/Q
                         net (fo=29, routed)          2.286     1.790    LSFR/lsfrOut[1]
    SLICE_X39Y16         LUT2 (Prop_lut2_I0_O)        0.124     1.914 r  LSFR/Q0_FF_i_36__2/O
                         net (fo=1, routed)           0.000     1.914    storeNum0/Q0_FF_i_20__4_0[0]
    SLICE_X39Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.464 r  storeNum0/Q0_FF_i_27/CO[3]
                         net (fo=1, routed)           0.000     2.464    storeNum0/Q0_FF_i_27_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.578 r  storeNum0/Q0_FF_i_19/CO[3]
                         net (fo=1, routed)           0.000     2.578    storeNum0/Q0_FF_i_19_n_0
    SLICE_X39Y18         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     2.806 f  storeNum0/Q0_FF_i_18__0/CO[2]
                         net (fo=1, routed)           1.123     3.928    storeNum0/Q0_FF_i_18__0_n_1
    SLICE_X38Y15         LUT4 (Prop_lut4_I3_O)        0.313     4.241 f  storeNum0/Q0_FF_i_20__4/O
                         net (fo=1, routed)           0.803     5.044    storeNum0/Q0_FF_i_20__4_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I5_O)        0.124     5.168 r  storeNum0/Q0_FF_i_11__5/O
                         net (fo=1, routed)           0.000     5.168    storeNum0/Q0_FF_i_11__5_n_0
    SLICE_X38Y15         MUXF7 (Prop_muxf7_I1_O)      0.214     5.382 r  storeNum0/Q0_FF_i_4__13/O
                         net (fo=10, routed)          0.977     6.360    storeNum0/Q0_FF_i_4__13_n_0
    SLICE_X36Y21         LUT5 (Prop_lut5_I3_O)        0.297     6.657 r  storeNum0/Q7_FF_i_1/O
                         net (fo=1, routed)           0.000     6.657    storeNum6/D_0[7]
    SLICE_X36Y21         FDRE                                         r  storeNum6/Q7_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         1.433    38.438    storeNum6/clk
    SLICE_X36Y21         FDRE                                         r  storeNum6/Q7_FF/C
                         clock pessimism              0.492    38.929    
                         clock uncertainty           -0.094    38.835    
    SLICE_X36Y21         FDRE (Setup_fdre_C_D)        0.029    38.864    storeNum6/Q7_FF
  -------------------------------------------------------------------
                         required time                         38.864    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                 32.207    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 BlockPos5/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos5/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.033%)  route 0.316ns (62.967%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.559    -0.622    BlockPos5/count1/clk_out
    SLICE_X36Y36         FDRE                                         r  BlockPos5/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  BlockPos5/count1/Q1_FF/Q
                         net (fo=13, routed)          0.316    -0.165    BlockPos5/count1/Q1_FF_0
    SLICE_X34Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.120 r  BlockPos5/count1/Q0_FF_i_1__26/O
                         net (fo=1, routed)           0.000    -0.120    BlockPos5/count2/D_0_0
    SLICE_X34Y35         FDRE                                         r  BlockPos5/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.826    -0.864    BlockPos5/count2/clk_out
    SLICE_X34Y35         FDRE                                         r  BlockPos5/count2/Q0_FF/C
                         clock pessimism              0.503    -0.360    
    SLICE_X34Y35         FDRE (Hold_fdre_C_D)         0.121    -0.239    BlockPos5/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.239    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 EdgeDetector/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos4/count0/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.186ns (35.733%)  route 0.335ns (64.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.555    -0.626    EdgeDetector/clk_out
    SLICE_X36Y30         FDRE                                         r  EdgeDetector/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  EdgeDetector/Q1_FF/Q
                         net (fo=11, routed)          0.335    -0.151    EdgeDetector/Q_1
    SLICE_X34Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.106 r  EdgeDetector/Q0_FF_i_2__16/O
                         net (fo=1, routed)           0.000    -0.106    BlockPos4/count0/D_0
    SLICE_X34Y33         FDRE                                         r  BlockPos4/count0/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.824    -0.866    BlockPos4/count0/clk_out
    SLICE_X34Y33         FDRE                                         r  BlockPos4/count0/Q0_FF/C
                         clock pessimism              0.503    -0.362    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.120    -0.242    BlockPos4/count0/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.106    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BlockPos1/count2/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos1/count3/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.445%)  route 0.339ns (64.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.557    -0.624    BlockPos1/count2/clk_out
    SLICE_X36Y32         FDRE                                         r  BlockPos1/count2/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  BlockPos1/count2/Q1_FF/Q
                         net (fo=17, routed)          0.339    -0.145    BlockPos1/count2/Q1_FF_0
    SLICE_X34Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.100 r  BlockPos1/count2/Q0_FF_i_1__29/O
                         net (fo=1, routed)           0.000    -0.100    BlockPos1/count3/D_0
    SLICE_X34Y32         FDRE                                         r  BlockPos1/count3/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.823    -0.867    BlockPos1/count3/clk_out
    SLICE_X34Y32         FDRE                                         r  BlockPos1/count3/Q0_FF/C
                         clock pessimism              0.503    -0.363    
    SLICE_X34Y32         FDRE (Hold_fdre_C_D)         0.120    -0.243    BlockPos1/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BlockPos5/count0/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos5/count4/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.186ns (36.804%)  route 0.319ns (63.196%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.559    -0.622    BlockPos5/count0/clk_out
    SLICE_X36Y34         FDRE                                         r  BlockPos5/count0/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  BlockPos5/count0/Q0_FF/Q
                         net (fo=14, routed)          0.319    -0.162    BlockPos5/count0/Q0_FF_0
    SLICE_X32Y35         LUT6 (Prop_lut6_I3_O)        0.045    -0.117 r  BlockPos5/count0/Q0_FF_i_1__27/O
                         net (fo=1, routed)           0.000    -0.117    BlockPos5/count4/D_0
    SLICE_X32Y35         FDRE                                         r  BlockPos5/count4/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.827    -0.863    BlockPos5/count4/clk_out
    SLICE_X32Y35         FDRE                                         r  BlockPos5/count4/Q0_FF/C
                         clock pessimism              0.503    -0.359    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.091    -0.268    BlockPos5/count4/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 EdgeDetector/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos6/count0/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.186ns (34.879%)  route 0.347ns (65.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.555    -0.626    EdgeDetector/clk_out
    SLICE_X36Y30         FDRE                                         r  EdgeDetector/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.485 r  EdgeDetector/Q1_FF/Q
                         net (fo=11, routed)          0.347    -0.138    EdgeDetector/Q_1
    SLICE_X34Y30         LUT6 (Prop_lut6_I1_O)        0.045    -0.093 r  EdgeDetector/Q0_FF_i_2__14/O
                         net (fo=1, routed)           0.000    -0.093    BlockPos6/count0/D_0
    SLICE_X34Y30         FDRE                                         r  BlockPos6/count0/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.821    -0.869    BlockPos6/count0/clk_out
    SLICE_X34Y30         FDRE                                         r  BlockPos6/count0/Q0_FF/C
                         clock pessimism              0.503    -0.365    
    SLICE_X34Y30         FDRE (Hold_fdre_C_D)         0.120    -0.245    BlockPos6/count0/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 EdgeDetector1/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            EdgeDetector1/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.607%)  route 0.117ns (45.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.561    -0.620    EdgeDetector1/clk_out
    SLICE_X41Y11         FDRE                                         r  EdgeDetector1/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  EdgeDetector1/Q0_FF/Q
                         net (fo=6, routed)           0.117    -0.362    EdgeDetector1/D_1
    SLICE_X39Y12         FDRE                                         r  EdgeDetector1/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.828    -0.862    EdgeDetector1/clk_out
    SLICE_X39Y12         FDRE                                         r  EdgeDetector1/Q1_FF/C
                         clock pessimism              0.274    -0.587    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.070    -0.517    EdgeDetector1/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 EdgeDetector1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gameCounter/count0/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.560    -0.621    EdgeDetector1/clk_out
    SLICE_X39Y12         FDRE                                         r  EdgeDetector1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  EdgeDetector1/Q1_FF/Q
                         net (fo=5, routed)           0.120    -0.360    EdgeDetector1/Q_1
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.045    -0.315 r  EdgeDetector1/Q0_FF_i_1__44/O
                         net (fo=1, routed)           0.000    -0.315    gameCounter/count0/D_0
    SLICE_X38Y12         FDRE                                         r  gameCounter/count0/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.828    -0.862    gameCounter/count0/clk_out
    SLICE_X38Y12         FDRE                                         r  gameCounter/count0/Q0_FF/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.120    -0.488    gameCounter/count0/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 EdgeDetector1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gameCounter/count0/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.560    -0.621    EdgeDetector1/clk_out
    SLICE_X39Y12         FDRE                                         r  EdgeDetector1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  EdgeDetector1/Q1_FF/Q
                         net (fo=5, routed)           0.124    -0.356    gameCounter/count0/Q_1
    SLICE_X38Y12         LUT5 (Prop_lut5_I2_O)        0.045    -0.311 r  gameCounter/count0/Q1_FF_i_1__50/O
                         net (fo=1, routed)           0.000    -0.311    gameCounter/count0/D_1_0
    SLICE_X38Y12         FDRE                                         r  gameCounter/count0/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.828    -0.862    gameCounter/count0/clk_out
    SLICE_X38Y12         FDRE                                         r  gameCounter/count0/Q1_FF/C
                         clock pessimism              0.253    -0.608    
    SLICE_X38Y12         FDRE (Hold_fdre_C_D)         0.121    -0.487    gameCounter/count0/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 LSFR/Q7_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            LSFR/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.551    -0.630    LSFR/clk_out
    SLICE_X30Y23         FDRE                                         r  LSFR/Q7_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148    -0.482 r  LSFR/Q7_FF/Q
                         net (fo=1, routed)           0.059    -0.423    LSFR/Q7_FF_n_0
    SLICE_X30Y23         LUT4 (Prop_lut4_I2_O)        0.098    -0.325 r  LSFR/Q0_FF_i_1__67/O
                         net (fo=1, routed)           0.000    -0.325    LSFR/D
    SLICE_X30Y23         FDRE                                         r  LSFR/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.817    -0.873    LSFR/clk_out
    SLICE_X30Y23         FDRE                                         r  LSFR/Q0_FF/C
                         clock pessimism              0.242    -0.630    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.120    -0.510    LSFR/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BlockPos5/count1/Q1_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BlockPos5/count2/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.333%)  route 0.356ns (65.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.559    -0.622    BlockPos5/count1/clk_out
    SLICE_X36Y36         FDRE                                         r  BlockPos5/count1/Q1_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  BlockPos5/count1/Q1_FF/Q
                         net (fo=13, routed)          0.356    -0.126    BlockPos5/count2/Q1_FF_8
    SLICE_X33Y35         LUT6 (Prop_lut6_I2_O)        0.045    -0.081 r  BlockPos5/count2/Q1_FF_i_1__27/O
                         net (fo=1, routed)           0.000    -0.081    BlockPos5/count2/D_1_0
    SLICE_X33Y35         FDRE                                         r  BlockPos5/count2/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    lab7_clk/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  lab7_clk/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    lab7_clk/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    lab7_clk/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  lab7_clk/slowclk/XLXI_401/O
                         net (fo=210, routed)         0.827    -0.863    BlockPos5/count2/clk_out
    SLICE_X33Y35         FDRE                                         r  BlockPos5/count2/Q1_FF/C
                         clock pessimism              0.503    -0.359    
    SLICE_X33Y35         FDRE (Hold_fdre_C_D)         0.091    -0.268    BlockPos5/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    lab7_clk/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y31     BlockPos0/count0/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32     BlockPos0/count0/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y32     BlockPos0/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X38Y33     BlockPos2/count0/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y34     BlockPos2/count0/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y34     BlockPos2/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X34Y33     BlockPos4/count0/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X31Y33     BlockPos4/count0/Q1_FF/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     BlockPos6/count0/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y26     Hcount/count4/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y26     Hcount/count2/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X46Y26     Hcount/count2/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X45Y26     Hcount/count4/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y21     LSFR/Q5_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y21     LSFR/Q6_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y21     storeNum6/Q7_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y21     storeNum6/Q8_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y21     storeNum6/Q9_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y31     BlockPos0/count0/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32     BlockPos0/count0/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y32     BlockPos0/count1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y33     BlockPos2/count0/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y34     BlockPos2/count0/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y34     BlockPos2/count1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y33     BlockPos4/count0/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y33     BlockPos4/count0/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y33     BlockPos4/count1/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y30     BlockPos6/count0/Q0_FF/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab7_clk/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    lab7_clk/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  lab7_clk/my_clk_inst/mmcm_adv_inst/CLKFBOUT



