-- -------------------------------------------------------------
--
--  Entity Declaration for inst_6_e
--
-- Generated
--  by:  wig
--  on:  Thu Nov  6 15:55:58 2003
--  cmd: H:\work\mix\mix_0.pl -nodelta ..\generic.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_6_e-e.vhd,v 1.1 2004/04/06 11:09:16 wig Exp $
-- $Date: 2004/04/06 11:09:16 $
-- $Log: inst_6_e-e.vhd,v $
-- Revision 1.1  2004/04/06 11:09:16  wig
-- Adding result/generic
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.31 2003/10/23 12:13:17 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.17 , wilfried.gaensheimer@micronas.com
-- (C) 2003 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty

--

--
-- Start of Generated Entity inst_6_e
--
entity inst_6_e is
        -- Generics:
		generic(
		-- Generated Generics for Entity inst_6_e
			FOO	: integer -- __W_NODEFAULT
		-- End of Generated Generics for Entity inst_6_e
		);
    	-- Generated Port Declaration:
		-- No Generated Port for Entity inst_6_e

end inst_6_e;
--
-- End of Generated Entity inst_6_e
--

--
--!End of Entity/ies
-- --------------------------------------------------------------
