
---------- Begin Simulation Statistics ----------
final_tick                                 4773944400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102298                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407960                       # Number of bytes of host memory used
host_op_rate                                   179809                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.94                       # Real time elapsed on the host
host_tick_rate                               97555254                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5006034                       # Number of instructions simulated
sim_ops                                       8799071                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004774                       # Number of seconds simulated
sim_ticks                                  4773944400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               850035                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 79                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28194                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            874832                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             634107                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          850035                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           215928                       # Number of indirect misses.
system.cpu.branchPred.lookups                  913456                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   18776                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        13321                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4302271                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4787475                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             28284                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     630420                       # Number of branches committed
system.cpu.commit.bw_lim_events               1492560                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1770                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3087540                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              5006034                       # Number of instructions committed
system.cpu.commit.committedOps                8799071                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     10940287                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.804282                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.436327                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      7678303     70.18%     70.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1119285     10.23%     80.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       240871      2.20%     82.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       409268      3.74%     86.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      1492560     13.64%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10940287                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     259571                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                12752                       # Number of function calls committed.
system.cpu.commit.int_insts                   8742542                       # Number of committed integer instructions.
system.cpu.commit.loads                       1370324                       # Number of loads committed
system.cpu.commit.membars                          17                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20436      0.23%      0.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6276939     71.34%     71.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             832      0.01%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36808      0.42%     72.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2896      0.03%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     72.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1280      0.01%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     72.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6294      0.07%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     72.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11376      0.13%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12314      0.14%     72.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6631      0.08%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     72.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1370      0.02%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     72.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1258434     14.30%     86.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         946908     10.76%     97.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       111890      1.27%     98.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       104663      1.19%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           8799071                       # Class of committed instruction
system.cpu.commit.refs                        2421895                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     5006034                       # Number of Instructions Simulated
system.cpu.committedOps                       8799071                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.384095                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.384095                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        59504                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       129243                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified       205988                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         22040                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               7312774                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               14219907                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   724181                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   3065031                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  72153                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                586705                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2366421                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2618                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2298176                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                          1042                       # TLB misses on write requests
system.cpu.fetch.Branches                      913456                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    686142                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      10903651                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7168                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        7672339                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           611                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  144306                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.076537                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             784286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             652883                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.642851                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           11760844                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.263721                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.792422                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7654661     65.09%     65.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   215675      1.83%     66.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   255053      2.17%     69.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   405175      3.45%     72.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3230280     27.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             11760844                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   1031055                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   817137                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    526452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    526452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    526452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    526452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    526452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    526452400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8294000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8294000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       582400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4452800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4605200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4596000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4441600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    472278000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    473503600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    473004400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    473379200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     5087894800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          174018                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                36632                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   775657                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.092642                       # Inst execution rate
system.cpu.iew.exec_refs                      4667155                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2298168                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1395225                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2443022                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1490                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1100                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2344602                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13543524                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2368987                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            130084                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              13040534                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   4280                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 78737                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  72153                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 83180                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           843                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            41745                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          252                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          145                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1072695                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1293030                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            145                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        22320                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14312                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11578070                       # num instructions consuming a value
system.cpu.iew.wb_count                      12497076                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.681647                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7892152                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.047107                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12961552                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 20363041                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8721230                       # number of integer regfile writes
system.cpu.ipc                               0.419446                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.419446                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            450881      3.42%      3.42% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7896791     59.96%     63.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  858      0.01%     63.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40612      0.31%     63.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4488      0.03%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1336      0.01%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6860      0.05%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14806      0.11%     63.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13946      0.11%     64.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7154      0.05%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2473      0.02%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1560634     11.85%     75.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1386615     10.53%     86.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          858935      6.52%     92.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         924232      7.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               13170621                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1835254                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3671853                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1718364                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3474159                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10884486                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34449653                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10778712                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14813947                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13539220                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  13170621                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4304                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4744442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19423                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2534                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1991968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      11760844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.119870                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.605424                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             7394370     62.87%     62.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              583403      4.96%     67.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              882266      7.50%     75.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              780534      6.64%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2120271     18.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        11760844                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.103542                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      686247                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13135                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            43959                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2443022                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2344602                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6256069                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    720                       # number of misc regfile writes
system.cpu.numCycles                         11934862                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                    550                       # Number of system calls
system.cpu.rename.BlockCycles                 1637022                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11036217                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               26                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  53119                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1019087                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  13630                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  6945                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              34766844                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13970503                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            15522033                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   3304498                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                5366910                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  72153                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               5695266                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4485789                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1132446                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         22056496                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          32818                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1415                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1760669                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1469                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     20765458                       # The number of ROB reads
system.cpu.rob.rob_writes                    24594753                       # The number of ROB writes
system.cpu.timesIdled                            1723                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           17                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        86946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          917                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         175172                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              918                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued        19456                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified          19459                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             4981                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        77165                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        158603                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              51684                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        55041                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22123                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29754                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         51684                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       240041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       240041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 240041                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      8734656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      8734656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8734656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             81439                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   81439    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               81439                       # Request fanout histogram
system.membus.reqLayer2.occupancy           152808508                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          176850692                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               57533                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty        113687                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             50727                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              23178                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              30693                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             30693                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          57533                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8901                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       254493                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  263394                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       195136                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      9204288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  9399424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                            100654                       # Total snoops (count)
system.l2bus.snoopTraffic                     3523008                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             188876                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004966                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.070372                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   187939     99.50%     99.50% # Request fanout histogram
system.l2bus.snoop_fanout::1                      936      0.50%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total               188876                       # Request fanout histogram
system.l2bus.respLayer1.occupancy           102206399                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy            130565780                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3667197                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       682362                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           682362                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       682362                       # number of overall hits
system.cpu.icache.overall_hits::total          682362                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3779                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3779                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3779                       # number of overall misses
system.cpu.icache.overall_misses::total          3779                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    187812400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    187812400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    187812400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    187812400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       686141                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       686141                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       686141                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       686141                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005508                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005508                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005508                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005508                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49698.967981                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49698.967981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49698.967981                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49698.967981                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          724                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          724                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          724                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3055                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3055                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3055                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3055                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    153432400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    153432400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    153432400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    153432400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004452                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004452                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004452                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004452                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50223.371522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50223.371522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50223.371522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50223.371522                       # average overall mshr miss latency
system.cpu.icache.replacements                   2797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       682362                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          682362                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3779                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3779                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    187812400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    187812400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       686141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       686141                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005508                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49698.967981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49698.967981                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          724                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3055                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    153432400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    153432400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004452                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50223.371522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50223.371522                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.419929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              366831                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2799                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            131.057878                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.419929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997734                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          178                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1375337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1375337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3075809                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3075809                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3277873                       # number of overall hits
system.cpu.dcache.overall_hits::total         3277873                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        96263                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          96263                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        96863                       # number of overall misses
system.cpu.dcache.overall_misses::total         96863                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5721236799                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5721236799                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5721236799                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5721236799                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3172072                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3172072                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3374736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3374736                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030347                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030347                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.028702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.028702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59433.393921                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59433.393921                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59065.244717                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59065.244717                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        48506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          585                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1019                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.601570                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              2054                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        58646                       # number of writebacks
system.cpu.dcache.writebacks::total             58646                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52948                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52948                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52948                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        43315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        43315                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        43710                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        41463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        85173                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2801027999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2801027999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2811637199                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2295820116                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5107457315                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013655                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013655                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012952                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64666.466559                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64666.466559                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64324.804370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55370.332972                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59965.685311                       # average overall mshr miss latency
system.cpu.dcache.replacements                  84147                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2055652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2055652                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64844                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3492888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3492888000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2120496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2120496                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030580                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 53866.016902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53866.016902                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        52222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        52222                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12622                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    630456000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    630456000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005952                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49948.977975                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49948.977975                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1020157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1020157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        31419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        31419                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2228348799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2228348799                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1051576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1051576                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70923.606703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70923.606703                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          726                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        30693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        30693                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2170571999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2170571999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 70718.795784                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 70718.795784                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       202064                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        202064                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          600                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       202664                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       202664                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002961                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002961                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          395                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          395                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     10609200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     10609200                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001949                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001949                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 26858.734177                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 26858.734177                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        41463                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        41463                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2295820116                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2295820116                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55370.332972                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55370.332972                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.218178                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3337552                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             84147                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.663351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   560.012102                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   453.206076                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.546887                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.442584                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          465                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          559                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          445                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          404                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.454102                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.545898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6834643                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6834643                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             971                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5581                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher        12856                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               19408                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            971                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5581                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher        12856                       # number of overall hits
system.l2cache.overall_hits::total              19408                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2078                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38127                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher        28607                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             68812                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2078                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38127                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher        28607                       # number of overall misses
system.l2cache.overall_misses::total            68812                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    141572000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2710373600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher   2160754983                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5012700583                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    141572000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2710373600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher   2160754983                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5012700583                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         3049                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        43708                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        41463                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           88220                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         3049                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        43708                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        41463                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          88220                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.681535                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.872312                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.689940                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.780005                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.681535                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.872312                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.689940                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.780005                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68128.970164                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 71088.037349                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 75532.386584                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 72846.314349                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68128.970164                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 71088.037349                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 75532.386584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 72846.314349                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          55041                       # number of writebacks
system.l2cache.writebacks::total                55041                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           10                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher         1293                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total           1303                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           10                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher         1293                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total          1303                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         2078                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38117                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher        27314                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        67509                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2078                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38117                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher        27314                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher        13929                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        81438                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    124948000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2405090400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   1871361145                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   4401399545                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    124948000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2405090400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   1871361145                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    875907245                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5277306790                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.681535                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.872083                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.658756                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.765235                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.681535                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.872083                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.658756                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.923124                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60128.970164                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63097.578508                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68512.892473                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 65197.226222                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60128.970164                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63097.578508                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68512.892473                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 62883.713475                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 64801.527420                       # average overall mshr miss latency
system.l2cache.replacements                     77470                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        58646                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        58646                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        58646                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        58646                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          609                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          609                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher        13929                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total        13929                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    875907245                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    875907245                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 62883.713475                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 62883.713475                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               1                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             1                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total        12400                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        12400                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        12400                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          933                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::.cpu.dcache.prefetcher            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              934                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data        29759                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total          29759                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2124537600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2124537600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data        30692                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.dcache.prefetcher            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        30693                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.969601                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.969570                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 71391.431164                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 71391.431164                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data        29754                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total        29754                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   1886378000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   1886378000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.969438                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.969407                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63399.139611                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63399.139611                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          971                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4648                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher        12855                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        18474                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2078                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         8368                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        28607                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        39053                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    141572000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    585836000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2160754983                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2888162983                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         3049                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        13016                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        41462                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        57527                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.681535                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.642901                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.689957                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.678864                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68128.970164                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 70009.082218                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 75532.386584                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 73954.958211                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher         1293                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total         1298                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2078                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         8363                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        27314                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        37755                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    124948000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    518712400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   1871361145                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2515021545                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.681535                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.642517                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.658772                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.656301                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60128.970164                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 62024.680139                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 68512.892473                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 66614.264203                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4009.317029                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 179447                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                77470                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.316342                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     9.076297                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   112.501385                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1992.588327                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1253.914198                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   641.236822                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002216                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.027466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486472                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.306131                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.156552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.978837                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         2191                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         1905                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1         1031                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          924                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          736                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.534912                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.465088                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1482822                       # Number of tag accesses
system.l2cache.tags.data_accesses             1482822                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   4773944400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          132992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2439488                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher      1748096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       891456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             5212032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       132992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         132992                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      3522624                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          3522624                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2078                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            38117                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher        27314                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher        13929                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                81438                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         55041                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               55041                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           27857886                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          511000505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    366174353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    186733637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1091766381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      27857886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          27857886                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       737885427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             737885427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       737885427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          27857886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         511000505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    366174353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    186733637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1829651807                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                17595606400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 210218                       # Simulator instruction rate (inst/s)
host_mem_usage                                4408984                       # Number of bytes of host memory used
host_op_rate                                   421139                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   152.30                       # Real time elapsed on the host
host_tick_rate                               84184171                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    32017252                       # Number of instructions simulated
sim_ops                                      64141600                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012822                       # Number of seconds simulated
sim_ticks                                 12821662000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2750156                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            343277                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2148608                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1816087                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         2750156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           934069                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4250073                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1124812                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1111                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  31497278                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 10793261                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            343277                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    3121158                       # Number of branches committed
system.cpu.commit.bw_lim_events              10133380                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts        13527915                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             27011218                       # Number of instructions committed
system.cpu.commit.committedOps               55342529                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     28565720                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.937376                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.737695                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      9566380     33.49%     33.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5246235     18.37%     51.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1296401      4.54%     56.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      2323324      8.13%     64.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10133380     35.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     28565720                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   32885516                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               720026                       # Number of function calls committed.
system.cpu.commit.int_insts                  30979372                       # Number of committed integer instructions.
system.cpu.commit.loads                       5886017                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          459      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         24132515     43.61%     43.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     43.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.00%     43.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        3600018      6.50%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu         5760034     10.41%     60.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.00%     60.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2880024      5.20%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            18      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2522565      4.56%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      6480000     11.71%     81.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2160000      3.90%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     85.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          723336      1.31%     87.20% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1440654      2.60%     89.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      5162681      9.33%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       480072      0.87%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          55342529                       # Class of committed instruction
system.cpu.commit.refs                        7806743                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    27011218                       # Number of Instructions Simulated
system.cpu.committedOps                      55342529                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.186698                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.186698                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         6574                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           11                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         6589                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          1887                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               8345882                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               72228973                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  3835267                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  19028043                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 343376                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                498743                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     7397659                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           714                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2233182                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     4250073                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   4907975                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      26629217                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 53252                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       35510610                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                  686752                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.132590                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5078718                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            2940899                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.107832                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           32051311                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.287653                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.860028                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 11389548     35.54%     35.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  1711696      5.34%     40.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1519533      4.74%     45.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1150628      3.59%     49.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 16279906     50.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             32051311                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  55076799                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 32105018                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)   2008800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)   2008800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)   2008800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)   2008800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)   2008800400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)   2008800800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        11200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        10800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)    386421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)    386421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)    386421200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)    386420800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)   2207316400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)   2206856000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)   2207052400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)   2207780800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    944690800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    944247200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    944615200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    944321200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total    26205390400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               343581                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  3850795                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.024353                       # Inst execution rate
system.cpu.iew.exec_refs                      9341415                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2233182                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 7554784                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7274746                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               129                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2546211                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            68870441                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               7108233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            625113                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              64888927                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  49063                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   291                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 343376                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 66566                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           205251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          876                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           99                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       161485                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1388730                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       625486                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             99                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       141526                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         202055                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  75278155                       # num instructions consuming a value
system.cpu.iew.wb_count                      64600727                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.579931                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43656173                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.015362                       # insts written-back per cycle
system.cpu.iew.wb_sent                       64656880                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 49950970                       # number of integer regfile reads
system.cpu.int_regfile_writes                24269143                       # number of integer regfile writes
system.cpu.ipc                               0.842674                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.842674                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               564      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              30132012     45.99%     45.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     45.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    55      0.00%     45.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3864179      5.90%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              6850839     10.46%     62.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     62.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   95      0.00%     62.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3272290      4.99%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 55      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2662874      4.06%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         7122863     10.87%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2163454      3.30%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     85.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1114916      1.70%     87.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1772175      2.71%     89.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6077515      9.28%     99.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         480078      0.73%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               65514040                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                37136957                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            74671540                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36553270                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           45512998                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               28376519                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           88931167                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     28047457                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          36885454                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   68870420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  65514040                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        13527912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            523316                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     12157999                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      32051311                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.044036                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.678126                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10588935     33.04%     33.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2666841      8.32%     41.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3561097     11.11%     52.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             5212747     16.26%     68.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10021691     31.27%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32051311                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.043855                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     4907975                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             1                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            381245                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           453656                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7274746                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2546211                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                20677103                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                         32054155                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                 8140284                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              57745473                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 162407                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4208753                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     63                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    33                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             175202518                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               71235650                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            74401494                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  18998352                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    418                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 343376                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                360188                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                 16656027                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61025463                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         55213824                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            358                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    941267                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     87302784                       # The number of ROB reads
system.cpu.rob.rob_writes                   141226510                       # The number of ROB writes
system.cpu.timesIdled                              18                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        45097                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          102                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          90200                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              102                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        44996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         90072                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              45076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        44012                       # Transaction distribution
system.membus.trans_dist::CleanEvict              984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         45076                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       135148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       135148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 135148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      5701632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      5701632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5701632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             45076                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   45076    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               45076                       # Request fanout histogram
system.membus.reqLayer2.occupancy           106451301                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer0.occupancy           97355199                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               45099                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         88742                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1435                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          45101                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           88                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       135211                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  135299                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1856                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5747200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5749056                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             45078                       # Total snoops (count)
system.l2bus.snoopTraffic                     2816768                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              90179                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.001131                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.033613                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    90077     99.89%     99.89% # Request fanout histogram
system.l2bus.snoop_fanout::1                      102      0.11%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                90179                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            54084000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             73644337                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               34800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON     12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4907941                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4907941                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4907941                       # number of overall hits
system.cpu.icache.overall_hits::total         4907941                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           34                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             34                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           34                       # number of overall misses
system.cpu.icache.overall_misses::total            34                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2354400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2354400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2354400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2354400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4907975                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4907975                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4907975                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4907975                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69247.058824                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69247.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69247.058824                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69247.058824                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           30                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2145600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2145600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2145600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2145600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        71520                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        71520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        71520                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        71520                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4907941                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4907941                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           34                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            34                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2354400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2354400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4907975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4907975                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69247.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69247.058824                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2145600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2145600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        71520                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        71520                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7760                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                29                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            267.586207                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           9815979                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          9815979                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8881232                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8881232                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8881232                       # number of overall hits
system.cpu.dcache.overall_hits::total         8881232                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        70416                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          70416                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        70416                       # number of overall misses
system.cpu.dcache.overall_misses::total         70416                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4863684000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4863684000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4863684000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4863684000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8951648                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8951648                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8951648                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8951648                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007866                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 69070.722563                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69070.722563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69070.722563                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69070.722563                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                41                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        44730                       # number of writebacks
system.cpu.dcache.writebacks::total             44730                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        31918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        31918                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        31918                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        31918                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        38498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        38498                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        38498                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         6573                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45071                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2620456400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2620456400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2620456400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    512433920                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3132890320                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005035                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68067.338563                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68067.338563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68067.338563                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 77960.432071                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69510.113377                       # average overall mshr miss latency
system.cpu.dcache.replacements                  45070                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6960506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6960506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        70416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         70416                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4863684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4863684000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7030922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7030922                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010015                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 69070.722563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69070.722563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31918                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31918                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        38498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38498                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2620456400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2620456400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005476                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68067.338563                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68067.338563                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1920726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1920726                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data      1920726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1920726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         6573                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         6573                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    512433920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    512433920                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 77960.432071                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 77960.432071                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1456983                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45070                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             32.327113                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   869.530476                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   154.469524                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.849151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.150849                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          875                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           47                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          573                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.145508                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.854492                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17948366                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17948366                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               1                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              22                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  23                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              1                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             22                       # number of overall hits
system.l2cache.overall_hits::total                 23                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            29                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         38476                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         6573                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             45078                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           29                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        38476                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         6573                       # number of overall misses
system.l2cache.overall_misses::total            45078                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2102400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2574073200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    509319137                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   3085494737                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2102400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2574073200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    509319137                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   3085494737                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        38498                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         6573                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           45101                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        38498                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         6573                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          45101                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.966667                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.999429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.999490                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.966667                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.999429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.999490                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 72496.551724                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 66900.748519                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 77486.556671                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68447.906673                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 72496.551724                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 66900.748519                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 77486.556671                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68447.906673                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks          44012                       # number of writebacks
system.l2cache.writebacks::total                44012                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           29                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        38476                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         6573                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        45078                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           29                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        38476                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         6573                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        45078                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1878400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   2266273200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    456735137                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   2724886737                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1878400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   2266273200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    456735137                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   2724886737                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.966667                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.999429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.999490                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.966667                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.999429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.999490                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 64772.413793                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58900.956440                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69486.556671                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60448.261613                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 64772.413793                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58900.956440                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69486.556671                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60448.261613                       # average overall mshr miss latency
system.l2cache.replacements                     45078                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        44730                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        44730                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        44730                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        44730                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadSharedReq_hits::.cpu.inst            1                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           22                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           23                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           29                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        38476                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         6573                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        45078                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2102400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   2574073200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    509319137                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   3085494737                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        38498                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         6573                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        45101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.966667                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.999429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.999490                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 72496.551724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66900.748519                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 77486.556671                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68447.906673                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           29                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        38476                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         6573                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        45078                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1878400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   2266273200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    456735137                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2724886737                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.966667                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.999490                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 64772.413793                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 58900.956440                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69486.556671                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60448.261613                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  90696                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                45078                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.011979                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.963638                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst     7.163578                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3427.352346                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   625.155046                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher    35.365393                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000235                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.001749                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.836756                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.152626                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.008634                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          597                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3499                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           47                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          465                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           84                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          268                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2707                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.145752                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.854248                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               766678                       # Number of tag accesses
system.l2cache.tags.data_accesses              766678                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  12821662000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1792                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2462400                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       420672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2884864                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1792                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      2816768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          2816768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               28                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            38475                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         6573                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                45076                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         44012                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               44012                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             139763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          192049985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     32809475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              224999224                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        139763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            139763                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       219688212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             219688212                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       219688212                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            139763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         192049985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     32809475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             444687436                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                20094240800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                1108895                       # Simulator instruction rate (inst/s)
host_mem_usage                                4414104                       # Number of bytes of host memory used
host_op_rate                                  2176513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    31.51                       # Real time elapsed on the host
host_tick_rate                               79296108                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    34941391                       # Number of instructions simulated
sim_ops                                      68582275                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002499                       # Number of seconds simulated
sim_ticks                                  2498634400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               412768                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3827                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            412487                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             397002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          412768                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            15766                       # Number of indirect misses.
system.cpu.branchPred.lookups                  419980                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    4662                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1253                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1974288                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2901937                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              4182                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     277470                       # Number of branches committed
system.cpu.commit.bw_lim_events                979719                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             729                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2034239                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2924139                       # Number of instructions committed
system.cpu.commit.committedOps                4440675                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      5647059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.786370                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.534796                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4361703     77.24%     77.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       171765      3.04%     80.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        51582      0.91%     81.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        82290      1.46%     82.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       979719     17.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5647059                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     187759                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 1913                       # Number of function calls committed.
system.cpu.commit.int_insts                   4438590                       # Number of committed integer instructions.
system.cpu.commit.loads                        862358                       # Number of loads committed
system.cpu.commit.membars                           4                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          491      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2702884     60.87%     60.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             813      0.02%     60.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              887      0.02%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            162      0.00%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            272      0.01%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             154      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.01%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             340      0.01%     60.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            234      0.01%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           156      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          769100     17.32%     78.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         778765     17.54%     95.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        93258      2.10%     97.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        92914      2.09%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4440675                       # Class of committed instruction
system.cpu.commit.refs                        1734037                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2924139                       # Number of Instructions Simulated
system.cpu.committedOps                       4440675                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.136214                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.136214                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued        45852                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit      1807650                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      2005109                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage         73723                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               3514587                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                9168860                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   318952                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1880870                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  47916                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                430963                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2032717                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          1100                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2140584                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           184                       # TLB misses on write requests
system.cpu.fetch.Branches                      419980                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    792262                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       5325777                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1506                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        4991192                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles          2154                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   95832                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.067234                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             817075                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             401664                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.799027                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            6193288                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.547526                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.901680                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3663123     59.15%     59.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    19837      0.32%     59.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   191134      3.09%     62.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    94605      1.53%     64.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  2224589     35.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6193288                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    934930                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   772661                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    260080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    260080000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    260080000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    260080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    260080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    260080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       348800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        64400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        63600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        64000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       171200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       171200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       168400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       166800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    423972800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    421539600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    422123200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    421936000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     3251684800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           53298                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8550                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   399164                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.344021                       # Inst execution rate
system.cpu.iew.exec_refs                      4067013                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2140071                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1351304                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2050186                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                353                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                42                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2199279                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             8678522                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1926942                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            175340                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               8395540                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  19189                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 41093                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  47916                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 74316                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2658                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1006                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           55                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads      1187830                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores      1327600                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             55                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2147                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           6403                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   4769768                       # num instructions consuming a value
system.cpu.iew.wb_count                       7738684                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.824738                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3933810                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.238866                       # insts written-back per cycle
system.cpu.iew.wb_sent                        8216903                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12928508                       # number of integer regfile reads
system.cpu.int_regfile_writes                 4476043                       # number of integer regfile writes
system.cpu.ipc                               0.468118                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.468118                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            441668      5.15%      5.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3901202     45.52%     50.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  816      0.01%     50.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   928      0.01%     50.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 275      0.00%     50.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 366      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  214      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  468      0.01%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  476      0.01%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 287      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                249      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     50.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1019496     11.89%     62.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1216619     14.19%     76.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1036362     12.09%     88.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         951451     11.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                8570877                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1990195                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3994410                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1689657                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3850199                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                6139014                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           19386449                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      6049027                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           9066234                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    8676077                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   8570877                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2445                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4237857                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             45814                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1716                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1458596                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       6193288                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.383898                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.691849                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3389397     54.73%     54.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              460225      7.43%     62.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              238895      3.86%     66.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              786222     12.69%     78.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1318549     21.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6193288                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.372090                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      792622                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           395                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               705                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            21391                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2050186                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2199279                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 4867357                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    153                       # number of misc regfile writes
system.cpu.numCycles                          6246586                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     95                       # Number of system calls
system.cpu.rename.BlockCycles                 1911205                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               5376215                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  87237                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   521150                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  70418                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1075                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              21866080                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                8907637                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             8763799                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2050435                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1326047                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  47916                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1655831                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3387605                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           1036114                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         13692226                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6751                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                276                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1192726                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            291                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     10574310                       # The number of ROB reads
system.cpu.rob.rob_writes                    13496090                       # The number of ROB writes
system.cpu.timesIdled                             577                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        69357                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          324                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         138709                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              324                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued         6085                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified           6085                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage             1711                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        69017                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        137946                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64212                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15404                       # Transaction distribution
system.membus.trans_dist::CleanEvict            53612                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4718                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4718                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64212                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port       206876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total       206876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 206876                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      5397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      5397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5397376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             68930                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   68930    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               68930                       # Request fanout histogram
system.membus.reqLayer2.occupancy            80230094                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy          151186606                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              6.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               64491                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         27770                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict            110545                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq              10243                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               4864                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              4864                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          64490                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2877                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       205187                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  208064                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        61376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      5168768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5230144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             79203                       # Total snoops (count)
system.l2bus.snoopTraffic                      985856                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples             148557                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002221                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.047079                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                   148227     99.78%     99.78% # Request fanout histogram
system.l2bus.snoop_fanout::1                      330      0.22%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total               148557                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            82075599                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               3.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             79621902                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.2                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1150800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       791149                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           791149                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       791149                       # number of overall hits
system.cpu.icache.overall_hits::total          791149                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1113                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1113                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1113                       # number of overall misses
system.cpu.icache.overall_misses::total          1113                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     52718400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     52718400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     52718400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     52718400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       792262                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       792262                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       792262                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       792262                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001405                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001405                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001405                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001405                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47366.037736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47366.037736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47366.037736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47366.037736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          154                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          154                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          154                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          154                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          959                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          959                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          959                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     44100400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     44100400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     44100400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     44100400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 45985.818561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45985.818561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 45985.818561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45985.818561                       # average overall mshr miss latency
system.cpu.icache.replacements                    959                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       791149                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          791149                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1113                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1113                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     52718400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     52718400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       792262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       792262                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001405                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47366.037736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47366.037736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          154                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          154                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          959                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     44100400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     44100400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 45985.818561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45985.818561                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6010904                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1215                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4947.246091                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1585483                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1585483                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2118905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2118905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2333572                       # number of overall hits
system.cpu.dcache.overall_hits::total         2333572                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       527573                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         527573                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       570182                       # number of overall misses
system.cpu.dcache.overall_misses::total        570182                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27897552800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27897552800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27897552800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27897552800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2646478                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2646478                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2903754                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2903754                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.199349                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.199349                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.196360                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.196360                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52879.038162                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52879.038162                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48927.452638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48927.452638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       208682                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1344                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              2865                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              21                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.838394                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           64                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches             17001                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        12366                       # number of writebacks
system.cpu.dcache.writebacks::total             12366                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       505976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       505976                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       505976                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       505976                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        21597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        21597                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher        36420                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68395                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1457962800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1457962800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2164064800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2367670584                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4531735384                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008161                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008161                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011012                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023554                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67507.653841                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67507.653841                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67679.899922                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65010.175288                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66258.284728                       # average overall mshr miss latency
system.cpu.dcache.replacements                  68396                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1251628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1251628                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       522666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        522666                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  27525967200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  27525967200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1774294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1774294                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.294577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.294577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52664.545235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52664.545235                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       505933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       505933                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        16733                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        16733                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1091978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1091978000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009431                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65258.949381                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65258.949381                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       867277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         867277                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4907                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    371585600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    371585600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       872184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       872184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005626                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75725.616466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75725.616466                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4864                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    365984800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    365984800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005577                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 75243.585526                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75243.585526                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       214667                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        214667                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        42609                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        42609                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       257276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       257276                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.165616                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.165616                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        10378                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        10378                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    706102000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    706102000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.040338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.040338                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 68038.350357                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 68038.350357                       # average SoftPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher        36420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total        36420                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher   2367670584                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total   2367670584                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 65010.175288                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 65010.175288                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9896781                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69420                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            142.563829                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   570.156522                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   453.843478                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.556793                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.443207                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022           93                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          931                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          109                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.090820                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.909180                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5875904                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5875904                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             398                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            1798                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         3945                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6141                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            398                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           1798                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         3945                       # number of overall hits
system.l2cache.overall_hits::total               6141                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           561                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data         30177                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher        32475                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             63213                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          561                       # number of overall misses
system.l2cache.overall_misses::.cpu.data        30177                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher        32475                       # number of overall misses
system.l2cache.overall_misses::total            63213                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     39598800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   2110391200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher   2316813237                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   4466803237                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     39598800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   2110391200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher   2316813237                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   4466803237                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          959                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        31975                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher        36420                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           69354                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          959                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        31975                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher        36420                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          69354                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.584984                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.943769                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.891680                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.911454                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.584984                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.943769                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.891680                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.911454                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 70586.096257                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69933.764125                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 71341.439169                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 70662.731353                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 70586.096257                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69933.764125                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 71341.439169                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 70662.731353                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   16                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks          15404                       # number of writebacks
system.l2cache.writebacks::total                15404                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher          116                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total            119                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher          116                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total           119                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          561                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data        30174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher        32359                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        63094                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          561                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data        30174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher        32359                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher         5839                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        68933                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     35110800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   1868893600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher   2053982173                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   3957986573                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     35110800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   1868893600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher   2053982173                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher    371072107                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   4329058680                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.584984                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.943675                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.888495                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.909738                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.584984                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.943675                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.888495                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.993930                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62586.096257                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61937.217472                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63474.834606                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62731.584192                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62586.096257                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61937.217472                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63474.834606                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 63550.626306                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62800.961513                       # average overall mshr miss latency
system.l2cache.replacements                     68960                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        12366                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        12366                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        12366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        12366                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          374                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          374                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher         5839                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total         5839                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher    371072107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total    371072107                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 63550.626306                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 63550.626306                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          146                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              146                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         4718                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           4718                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    358891600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    358891600                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         4864                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4864                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.969984                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.969984                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 76068.588385                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 76068.588385                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         4718                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         4718                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    321147600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    321147600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.969984                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.969984                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 68068.588385                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68068.588385                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          398                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         1652                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         3945                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5995                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          561                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data        25459                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher        32475                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        58495                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     39598800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data   1751499600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher   2316813237                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   4107911637                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          959                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        27111                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher        36420                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        64490                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.584984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.939065                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.891680                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.907040                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 70586.096257                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68796.873404                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 71341.439169                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 70226.714027                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          116                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total          119                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          561                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data        25456                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher        32359                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        58376                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     35110800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data   1547746000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher   2053982173                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   3636838973                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.584984                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.938955                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.888495                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.905195                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62586.096257                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60800.832810                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 63474.834606                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62300.242788                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 151259                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                73056                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.070453                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     0.280255                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    13.952232                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2185.043004                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1603.895472                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   292.829037                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000068                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.003406                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.533458                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.391576                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.071491                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022           61                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         4035                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           20                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1         1397                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2427                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.014893                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1178600                       # Number of tag accesses
system.l2cache.tags.data_accesses             1178600                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2498634400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           35904                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         1931200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher      2070976                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher       373440                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             4411520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        35904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35904                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks       985856                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total           985856                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              561                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            30175                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher        32359                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher         5835                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                68930                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         15404                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               15404                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14369449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          772902190                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    828843147                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher    149457640                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1765572426                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14369449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14369449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       394557923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             394557923                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       394557923                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14369449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         772902190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    828843147                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher    149457640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            2160130350                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
