// Seed: 978155705
module module_0 (
    output logic id_0,
    input logic id_1,
    input id_2,
    input id_3,
    output id_4,
    input logic id_5,
    input logic id_6,
    input logic id_7
    , id_9,
    input logic id_8
);
  assign id_4 = 1 ? 1 : id_8 != id_5;
endmodule
