# Compile of Datapath.sv was successful.
# Compile of Controller.sv was successful.
# Compile of testcnt.sv was successful.
# Compile of Divider.sv was successful.
# Compile of testDivider.sv was successful.
# 5 compiles, 0 failed with no errors.
vsim work.Divider_tb
# vsim work.Divider_tb 
# Start time: 10:20:37 on Jun 12,2024
# Loading sv_std.std
# Loading work.Divider_tb
# Loading work.Divider
# Loading work.Divider_Datapath
# Loading work.register
# Loading work.shifter
# Loading work.subtractor
# Loading work.Divider_Controller
# Loading work.modu8cnt
add wave -position insertpoint  \
sim:/Divider_tb/st \
sim:/Divider_tb/Qbus_in \
sim:/Divider_tb/Mbus_in \
sim:/Divider_tb/clk \
sim:/Divider_tb/rst \
sim:/Divider_tb/Abus_out \
sim:/Divider_tb/Qbus_out \
sim:/Divider_tb/ready
run -all
# ** Note: $stop    : D:/DigitalSystemsProjects/CA5/testDivider.sv(28)
#    Time: 345 ns  Iteration: 0  Instance: /Divider_tb
# Break in Module Divider_tb at D:/DigitalSystemsProjects/CA5/testDivider.sv line 28
quit -sim
# End time: 10:25:50 on Jun 12,2024, Elapsed time: 0:05:13
# Errors: 0, Warnings: 2
