We are not aware of any previous work that has architecturally exploited the viability of reducing the retention time in STT-RAMs for improving the performance of caches.
