<html><body><samp><pre>
<!@TC:1707845181>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: shouyu-LOQ-15APH8

# Tue Feb 13 12:26:21 2024

#Implementation: project


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1707845181> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /usr/local/diamond/3.13/synpbase
OS: Ubuntu 20.04.6 LTS
Hostname: shouyu-LOQ-15APH8
max virtual memory: unlimited (bytes)
max user processes: 92689
max stack size: 8388608 (bytes)


Implementation : project
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095</a>

@N: : <!@TM:1707845181> | Running in 64-bit mode 
@I::"/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/sdram_hex_oled.v" (library work)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v" (library work)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v" (library work)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/oled_video.v" (library work)
@I::"/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v" (library work)
@N: : <!@TM:1707845181> | stack limit increased to max 
Verilog syntax check successful!
Selecting top level module sdram_hex_oled
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v:1696:7:1696:14:@N:CG364:@XP_MSG">ecp5u.v(1696)</a><!@TM:1707845181> | Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v:5:7:5:27:@N:CG364:@XP_MSG">clk_25_125_25_12_100.v(5)</a><!@TM:1707845181> | Synthesizing module clk_25_125_25_12_100 in library work.
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v:48:6:48:11:@W:CG781:@XP_MSG">clk_25_125_25_12_100.v(48)</a><!@TM:1707845181> | Input ENCLKOS on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v:48:6:48:11:@W:CG781:@XP_MSG">clk_25_125_25_12_100.v(48)</a><!@TM:1707845181> | Input ENCLKOS2 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
<font color=#A52A2A>@W:<a href="@W:CG781:@XP_HELP">CG781</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/clk_25_125_25_12_100.v:48:6:48:11:@W:CG781:@XP_MSG">clk_25_125_25_12_100.v(48)</a><!@TM:1707845181> | Input ENCLKOS3 on instance pll_i is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </font>
Running optimization stage 1 on clk_25_125_25_12_100 .......
Finished optimization stage 1 on clk_25_125_25_12_100 (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v:46:7:46:18:@N:CG364:@XP_MSG">sdram_16bit.v(46)</a><!@TM:1707845181> | Synthesizing module sdram_16bit in library work.
Running optimization stage 1 on sdram_16bit .......
@N:<a href="@N:CL134:@XP_HELP">CL134</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/sdram_16bit.v:99:1:99:7:@N:CL134:@XP_MSG">sdram_16bit.v(99)</a><!@TM:1707845181> | Found RAM actLine, depth=4, width=13
Finished optimization stage 1 on sdram_16bit (CPU Time 0h:00m:00s, Memory Used current: 129MB peak: 129MB)
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:7:7:7:18:@N:CG364:@XP_MSG">hex_decoder.v(7)</a><!@TM:1707845181> | Synthesizing module hex_decoder in library work.

	C_data_len=32'b00000000000000000000000010000000
	C_debounce=1'b0
	C_font_file=104'b01101111011011000110010101100100010111110110011001101111011011100111010000101110011011010110010101101101
	C_font_size=32'b00000000000000000000000010001000
	C_color_bits=32'b00000000000000000000000000010000
	C_x_bits=32'b00000000000000000000000000000111
	C_y_bits=32'b00000000000000000000000000000110
	C_holding_bits=32'b00000000000000000000000000010111
	C_char_line_bits=32'b00000000000000000000000000000101
	C_color_black=16'b0000000000000000
	C_color_dark_red=16'b0100000000000000
	C_color_dark_brown=16'b0010000100000000
	C_color_dark_yellow=16'b0100001000000000
	C_color_dark_green=16'b0000001000000000
	C_color_dark_cyan=16'b0000001000001000
	C_color_dark_blue=16'b0000000000001000
	C_color_dark_violett=16'b0100000000001000
	C_color_gray=16'b0110001100001100
	C_color_light_red=16'b1000000000000000
	C_color_orange=16'b0100001000000000
	C_color_light_yellow=16'b1000010000000000
	C_color_light_green=16'b0000010000000000
	C_color_light_cyan=16'b0000010000010000
	C_color_light_blue=16'b0000000000010000
	C_color_light_violett=16'b1000000000010000
	C_color_white=16'b1111111111111111
   Generated name = hex_decoder_Z1
Opening data file oled_font.mem from directory /home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/proj/ulx3s_sdram_hex_v
<font color=#A52A2A>@W:<a href="@W:CG532:@XP_HELP">CG532</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:32:2:32:9:@W:CG532:@XP_MSG">hex_decoder.v(32)</a><!@TM:1707845181> | Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:137:13:137:22:@W:CG133:@XP_MSG">hex_decoder.v(137)</a><!@TM:1707845181> | Object R_counter is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on hex_decoder_Z1 .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@N:CL189:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Register bit R_indexed_color[12] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@W:CL279:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Pruning register bits 12 to 11 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@W:CL279:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Pruning register bits 7 to 5 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/oled/hdl/ssd1331_video_verilog/hex_decoder.v:138:2:138:8:@W:CL279:@XP_MSG">hex_decoder.v(138)</a><!@TM:1707845181> | Pruning register bits 1 to 0 of R_indexed_color[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
Finished optimization stage 1 on hex_decoder_Z1 (CPU Time 0h:00m:00s, Memory Used current: 132MB peak: 132MB)
<a name=error3></a><font color=red>@E:<a href="@E:CG596:@XP_HELP">CG596</a> : <a href="/home/shouyu/4.2/designProblem/ulx3s-misc/examples/sdram/sdram_16bit/hdl/top/sdram_hex_oled.v:153:9:153:21:@E:CG596:@XP_MSG">sdram_hex_oled.v(153)</a><!@TM:1707845181> | Parameter C_color_bits cannot be found in module oled_video.</font>
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 13 12:26:21 2024

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Feb 13 12:26:21 2024

###########################################################]

</pre></samp></body></html>
