Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Nov 23 16:26:10 2025
| Host         : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/FIR_Cascade_HLS_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26-sfvc784-2LV-c
| Speed File   : -2LV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                   Instance                                  |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                |                                                                           (top) |       1970 |       1700 |       0 |  270 | 4094 |      0 |      0 |    0 |         57 |
|   bd_0_i                                                                    |                                                                            bd_0 |       1970 |       1700 |       0 |  270 | 4094 |      0 |      0 |    0 |         57 |
|     hls_inst                                                                |                                                                 bd_0_hls_inst_0 |       1970 |       1700 |       0 |  270 | 4094 |      0 |      0 |    0 |         57 |
|       (hls_inst)                                                            |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                  |                                                 bd_0_hls_inst_0_FIR_Cascade_HLS |       1970 |       1700 |       0 |  270 | 4094 |      0 |      0 |    0 |         57 |
|         (inst)                                                              |                                                 bd_0_hls_inst_0_FIR_Cascade_HLS |          6 |          6 |       0 |    0 |  552 |      0 |      0 |    0 |          0 |
|         grp_FIR_filter_1_fu_405                                             |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1 |        169 |        137 |       0 |   32 |  131 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_1_fu_405)                                         |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1 |         80 |         48 |       0 |   32 |  131 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_13s_29s_29_4_0_U2                                  |                bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_14 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U         |        bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_17 |          4 |          4 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_15ns_30s_32_4_0_U3                                 |               bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_15 |         85 |         85 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U        |       bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_16 |         85 |         85 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_1_fu_419                                             |                                  bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0 |         60 |         30 |       0 |   30 |  121 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_1_fu_419)                                         |                                  bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_1_0 |         45 |         15 |       0 |   30 |  121 |      0 |      0 |    0 |          0 |
|           mac_muladd_16s_13s_29s_29_4_0_U2                                  |                   bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0_U         |           bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_13s_29s_29_4_0_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           mac_muladd_16s_15ns_30s_32_4_0_U3                                 |                  bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0_U        |          bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_15ns_30s_32_4_0_DSP48_0 |         15 |         15 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_2_fu_440                                             |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2 |        177 |        129 |       0 |   48 |  305 |      0 |      0 |    0 |          2 |
|           (grp_FIR_filter_2_fu_440)                                         |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_2 |        135 |         87 |       0 |   48 |  305 |      0 |      0 |    0 |          0 |
|           ama_addmuladd_16s_16s_10s_32s_32_4_0_U112                         |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_32s_32_4_0_DSP48_0 |         34 |         34 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           mac_muladd_16s_16ns_26s_32_4_0_U111                               |                  bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0_U        |          bd_0_hls_inst_0_FIR_Cascade_HLS_mac_muladd_16s_16ns_26s_32_4_0_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_3_fu_430                                             |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3 |        225 |        145 |       0 |   80 |  273 |      0 |      0 |    0 |          3 |
|           (grp_FIR_filter_3_fu_430)                                         |                                    bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter_3 |        136 |         56 |       0 |   80 |  273 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_15ns_32_4_0_U12                                 |                bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_10 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U         |        bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_13 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10ns_32s_32_4_0_U13                         |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0_U |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10ns_32s_32_4_0_DSP48_0 |          8 |          8 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_0_U14                          |         bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_11 |         61 |         61 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U  | bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_12 |         61 |         61 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         grp_FIR_filter_fu_449                                               |                                      bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter |       1250 |       1170 |       0 |   80 | 2640 |      0 |      0 |    0 |         46 |
|           (grp_FIR_filter_fu_449)                                           |                                      bd_0_hls_inst_0_FIR_Cascade_HLS_FIR_filter |        632 |        552 |       0 |   80 | 2640 |      0 |      0 |    0 |          0 |
|           am_addmul_16s_16s_10ns_27_4_1_U38                                 |                   bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10ns_28_4_1_U36                                 |                   bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10ns_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_27_4_1_U37                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U          |          bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_9 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_10s_27_4_1_U39                                  |                  bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_2 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_10s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11ns_28_4_1_U34                                 |                   bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0_U         |           bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11ns_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_11s_28_4_1_U35                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_11s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_12s_29_4_1_U32                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_12s_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_13s_30_4_1_U30                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_13s_30_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_15ns_32_4_0_U28                                 |                   bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0_U         |           bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_15ns_32_4_0_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_8ns_25_4_1_U45                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_8ns_25_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_26_4_1_U42                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9ns_27_4_1_U40                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_16s_16s_9s_26_4_1_U46                                   |                     bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0_U           |             bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_16s_16s_9s_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           am_addmul_17s_17s_9ns_27_4_1_U25                                  |                    bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0_U          |            bd_0_hls_inst_0_FIR_Cascade_HLS_am_addmul_17s_17s_9ns_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_26s_26_4_1_U41                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_26_4_1_DSP48_0 |         21 |         21 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_26s_27_4_1_U63                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_26s_27_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U58                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_8 |         51 |         51 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_27_4_1_U60                          |          bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_3 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_10s_27s_28_4_1_U68                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_10s_27s_28_4_1_DSP48_0 |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11ns_23s_28_4_1_U33                         |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_23s_28_4_1_DSP48_0 |         19 |         19 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11ns_30s_30_4_1_U51                         |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11ns_30s_30_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_27s_27_4_1_U57                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_27s_27_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_11s_29s_29_4_1_U52                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_11s_29s_29_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_12ns_27s_29_4_1_U31                         |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12ns_27s_29_4_1_DSP48_0 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_12s_28s_29_4_1_U67                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_12s_28s_29_4_1_DSP48_0 |         29 |         29 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_13s_30s_30_4_1_U29                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1 |         22 |         22 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_13s_30s_30_4_1_DSP48_0 |         22 |         22 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14ns_32s_32_4_1_U66                         |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0_U |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14ns_32s_32_4_1_DSP48_0 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_14s_32s_32_4_0_U50                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_14s_32s_32_4_0_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_5ns_25s_25_4_1_U64                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_5ns_25s_25_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_6ns_24s_24_4_1_U48                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_6ns_24s_24_4_1_DSP48_0 |         23 |         23 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_25s_25_4_1_U47                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_25s_25_4_1_DSP48_0 |         20 |         20 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_26s_26_4_1_U49                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U  |  bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_7 |         42 |         42 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_26s_26_4_1_U62                          |          bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_4 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_26s_26_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7ns_28s_28_4_1_U54                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7ns_28s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_26s_26_4_1_U43                           |             bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U   |   bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_6 |          2 |          2 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_7s_26s_26_4_1_U69                           |           bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_5 |        217 |        217 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_7s_26s_26_4_1_DSP48_0 |        217 |        217 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_26s_26_4_1_U65                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_26s_26_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_8ns_27s_27_4_1_U61                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_8ns_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_27s_27_4_1_U59                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_27s_27_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9ns_28s_28_4_1_U56                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9ns_28s_28_4_1_DSP48_0 |          1 |          1 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_19s_25_4_1_U44                           |             bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_19s_25_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_28s_28_4_1_U55                           |             bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_28s_28_4_1_DSP48_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_16s_16s_9s_29s_29_4_1_U53                           |             bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1 |         58 |         58 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_16s_16s_9s_29s_29_4_1_DSP48_0 |         58 |         58 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|           ama_addmuladd_17s_17s_6ns_25s_25_4_1_U26                          |            bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1 |         59 |         59 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|             FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0_U  |    bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_6ns_25s_25_4_1_DSP48_0 |         59 |         59 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           ama_addmuladd_17s_17s_8s_24s_25_4_1_U27                           |             bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|             FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0_U   |     bd_0_hls_inst_0_FIR_Cascade_HLS_ama_addmuladd_17s_17s_8s_24s_25_4_1_DSP48_0 |         17 |         17 |       0 |    0 |    0 |      0 |      0 |    0 |          1 |
|         regslice_both_input_r_U                                             |                                   bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both |         32 |         32 |       0 |    0 |   37 |      0 |      0 |    0 |          0 |
|         regslice_both_output_r_U                                            |                                 bd_0_hls_inst_0_FIR_Cascade_HLS_regslice_both_1 |         51 |         51 |       0 |    0 |   35 |      0 |      0 |    0 |          0 |
+-----------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


