## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Fri Aug 31 15:30:33 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 15:30:33 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log operator_double_div7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source operator_double_div7.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div7.tcl -notrace
Command: synth_design -top operator_double_div7 -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13166 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1266.352 ; gain = 80.895 ; free physical = 1592 ; free virtual = 9131
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'operator_double_div7' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:217]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:227]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:233]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:236]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:284]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:286]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:288]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:290]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:292]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:294]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:296]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:298]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:302]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:306]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:308]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:310]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:314]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:316]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:318]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:320]
INFO: [Synth 8-3491] module 'lut_div7_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:12' bound to instance 'grp_lut_div7_chunk_fu_146' of component 'lut_div7_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:401]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:62]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:76' bound to instance 'r0_U' of component 'lut_div7_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:156]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:12' bound to instance 'lut_div7_chunk_r0_rom_U' of component 'lut_div7_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r0.vhd:89]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:74' bound to instance 'r1_U' of component 'lut_div7_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:168]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:87]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:12' bound to instance 'lut_div7_chunk_r1_rom_U' of component 'lut_div7_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:99]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r1.vhd:87]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:71' bound to instance 'r2_U' of component 'lut_div7_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:180]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:12' bound to instance 'lut_div7_chunk_r2_rom_U' of component 'lut_div7_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div7_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:192]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:12' bound to instance 'lut_div7_chunk_q0_rom_U' of component 'lut_div7_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q0_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q0' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div7_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:204]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:12' bound to instance 'lut_div7_chunk_q1_rom_U' of component 'lut_div7_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q1_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q1' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:69' bound to instance 'q2_U' of component 'lut_div7_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:216]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div7_chunk_q2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:12' bound to instance 'lut_div7_chunk_q2_rom_U' of component 'lut_div7_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div7_chunk_q2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* rom_style = "distributed" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q2_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk_q2' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk_q2.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div7_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/lut_div7_chunk.vhd:27]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dbkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dbkb.vhd:13' bound to instance 'operator_double_dbkb_U9' of component 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:414]
INFO: [Synth 8-638] synthesizing module 'operator_double_dbkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dbkb' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dbkb.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'operator_double_dcud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:13' bound to instance 'operator_double_dcud_U10' of component 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:430]
INFO: [Synth 8-638] synthesizing module 'operator_double_dcud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 56 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'operator_double_dcud' (15#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'operator_double_div7' (16#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[55]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[54]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[53]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[52]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dcud has unconnected port din1[11]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[51]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[50]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[49]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[48]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[47]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[46]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[45]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[44]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[43]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[42]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[41]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[40]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[39]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[38]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[37]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[36]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[35]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[34]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[33]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[32]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[31]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[30]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[29]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[28]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[27]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[26]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[25]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[24]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[23]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[22]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[21]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[20]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[19]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[18]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[17]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[16]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[15]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[14]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[13]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[12]
WARNING: [Synth 8-3331] design operator_double_dbkb has unconnected port din1[11]
WARNING: [Synth 8-3331] design lut_div7_chunk_q2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_q1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_q0 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r2 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r1 has unconnected port reset
WARNING: [Synth 8-3331] design lut_div7_chunk_r0 has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1312.977 ; gain = 127.520 ; free physical = 1602 ; free virtual = 9142
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.977 ; gain = 127.520 ; free physical = 1601 ; free virtual = 9141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1312.977 ; gain = 127.520 ; free physical = 1601 ; free virtual = 9141
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1662.461 ; gain = 0.000 ; free physical = 1314 ; free virtual = 8868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1401 ; free virtual = 8955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1401 ; free virtual = 8955
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1403 ; free virtual = 8957
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'call_ret2_i_i_reg_896_0_reg' and it is trimmed from '3' to '1' bits. [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.vhd:553]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "icmp_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_cast_cast_fu_222_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_352_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:29 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1392 ; free virtual = 8946
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               56 Bit    Registers := 8     
	               52 Bit    Registers := 8     
	               50 Bit    Registers := 1     
	               11 Bit    Registers := 18    
	                3 Bit    Registers := 38    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module operator_double_div7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               56 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               50 Bit    Registers := 1     
	               11 Bit    Registers := 6     
	                3 Bit    Registers := 36    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input     56 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 2     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	  51 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module lut_div7_chunk_r0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_r1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_r2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q0_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q1_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk_q2_rom 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module lut_div7_chunk 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 1     
Module operator_double_dbkb 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 6     
	               11 Bit    Registers := 6     
Module operator_double_dcud 
Detailed RTL Component Info : 
+---Registers : 
	               56 Bit    Registers := 6     
	               11 Bit    Registers := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/din1_cast_array_reg[0][10:0]' into 'operator_double_dbkb_U9/din1_cast_array_reg[0][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:62]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1][10:0]' into 'operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2][10:0]' into 'operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3][10:0]' into 'operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4][10:0]' into 'operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5][10:0]' into 'operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/din1_cast_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_loop[1].din1_cast_array_reg[1] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_loop[2].din1_cast_array_reg[2] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_loop[3].din1_cast_array_reg[3] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_loop[4].din1_cast_array_reg[4] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_loop[5].din1_cast_array_reg[5] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:84]
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5546] ROM "tmp_2_fu_302_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_216_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_fu_229_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'operator_double_dcud_U10/dout_array_reg[0][51:0]' into 'operator_double_dbkb_U9/dout_array_reg[0][51:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element operator_double_dcud_U10/dout_array_reg[0] was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_dcud.vhd:61]
INFO: [Synth 8-3886] merging instance 'shift_V_reg_739_reg[0]' (FDE) to 'shift_V_1_reg_744_reg[0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][54]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][55]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][52]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][52]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][53]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][53] )
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][53]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][55]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][54]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][53]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][52]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][55]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][54]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][53]) is unused and will be removed from module operator_double_div7.
WARNING: [Synth 8-3332] Sequential element (operator_double_dcud_U10/dout_array_loop[3].dout_array_reg[3][52]) is unused and will be removed from module operator_double_div7.
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][51]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][51]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][49]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][49]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][48]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][48]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][50]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][50]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][46]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][46]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][45]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][45]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][47]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][47]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][43]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][43]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][42]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][42]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][44]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][44]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][40]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][40]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][39]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][39]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][41]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][41]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][37]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][37]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][36]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][36]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][38]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][38]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][34]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][34]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][33]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][33]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][35]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][35]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][31]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][31]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][30]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][30]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][32]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][32]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][28]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][28]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][27]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][27]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][29]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][29]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][25]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][25]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][24]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][24]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][26]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][26]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][22]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][22]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][21]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][21]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][23]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][23]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][19]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][19]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][18]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][18]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][20]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][20]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][16]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][16]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][15]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][15]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][17]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][17]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][13]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][13]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][12]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][12]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][14]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][14]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][10]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][10]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][9]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][11]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][11]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][7]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][6]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][8]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][4]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][3]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][5]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][0]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][1]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'operator_double_dbkb_U9/dout_array_loop[1].dout_array_reg[1][2]' (FDR) to 'operator_double_dcud_U10/dout_array_loop[1].dout_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][51]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][51]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][49]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][49]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][48]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][48]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][50]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][50]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][46]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][46]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][45]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][45]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][47]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][47]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][43]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][43]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][42]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][42]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][44]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][44]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][40]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][40]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][39]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][39]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][41]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][41]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][37]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][37]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][36]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][36]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][38]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][38]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][34]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][34]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][33]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][33]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][35]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][35]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][31]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][30]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][32]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][32]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][28]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][27]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][29]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][25]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][25]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][24]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][24]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][26]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][22]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][21]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][23]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][23]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][19]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][19]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][18]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][18]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][20]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][16]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][16]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][15]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][15]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][17]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][17]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][13]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][12]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][12]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][14]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][14]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][10]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][10]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][9]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][9]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][11]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][11]'
INFO: [Synth 8-3886] merging instance 'operator_double_dcud_U10/dout_array_loop[2].dout_array_reg[2][7]' (FDR) to 'operator_double_dbkb_U9/dout_array_loop[2].dout_array_reg[2][7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:31 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1383 ; free virtual = 8929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------+------------+---------------+----------------+
|Module Name           | RTL Object | Depth x Width | Implemented As | 
+----------------------+------------+---------------+----------------+
|lut_div7_chunk_r0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_r1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_r2_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q0_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q1_rom | p_0_out    | 64x1          | LUT            | 
|lut_div7_chunk_q2_rom | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
|operator_double_div7  | p_0_out    | 64x1          | LUT            | 
+----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1662.461 ; gain = 477.004 ; free physical = 1266 ; free virtual = 8816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1663.461 ; gain = 478.004 ; free physical = 1262 ; free virtual = 8818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1262 ; free virtual = 8820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1260 ; free virtual = 8820
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1260 ; free virtual = 8820
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1260 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1260 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1261 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1261 ; free virtual = 8820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name          | RTL Name                                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|operator_double_div7 | operator_double_dbkb_U9/dout_array_loop[3].din1_cast_array_reg[3][5] | 4      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|operator_double_div7 | operator_double_dbkb_U9/dout_array_loop[4].din1_cast_array_reg[4][3] | 5      | 2     | YES          | NO                 | YES               | 2      | 0       | 
|operator_double_div7 | operator_double_dbkb_U9/dout_array_loop[5].din1_cast_array_reg[5][1] | 6      | 2     | YES          | NO                 | YES               | 2      | 0       | 
+---------------------+----------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    21|
|2     |LUT1   |    14|
|3     |LUT2   |    92|
|4     |LUT3   |   290|
|5     |LUT4   |    82|
|6     |LUT5   |    88|
|7     |LUT6   |   286|
|8     |SRL16E |     6|
|9     |FDRE   |   902|
|10    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+----------------------+------+
|      |Instance                      |Module                |Cells |
+------+------------------------------+----------------------+------+
|1     |top                           |                      |  1783|
|2     |  grp_lut_div7_chunk_fu_146   |lut_div7_chunk        |   164|
|3     |    q0_U                      |lut_div7_chunk_q0     |    30|
|4     |      lut_div7_chunk_q0_rom_U |lut_div7_chunk_q0_rom |    30|
|5     |    q1_U                      |lut_div7_chunk_q1     |    31|
|6     |      lut_div7_chunk_q1_rom_U |lut_div7_chunk_q1_rom |    31|
|7     |    q2_U                      |lut_div7_chunk_q2     |    39|
|8     |      lut_div7_chunk_q2_rom_U |lut_div7_chunk_q2_rom |    39|
|9     |    r0_U                      |lut_div7_chunk_r0     |     4|
|10    |      lut_div7_chunk_r0_rom_U |lut_div7_chunk_r0_rom |     4|
|11    |    r1_U                      |lut_div7_chunk_r1     |     4|
|12    |      lut_div7_chunk_r1_rom_U |lut_div7_chunk_r1_rom |     4|
|13    |    r2_U                      |lut_div7_chunk_r2     |     4|
|14    |      lut_div7_chunk_r2_rom_U |lut_div7_chunk_r2_rom |     4|
|15    |  operator_double_dbkb_U9     |operator_double_dbkb  |   676|
|16    |  operator_double_dcud_U10    |operator_double_dcud  |   268|
+------+------------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.469 ; gain = 486.012 ; free physical = 1261 ; free virtual = 8820
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1671.469 ; gain = 136.527 ; free physical = 1316 ; free virtual = 8876
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1671.477 ; gain = 486.012 ; free physical = 1316 ; free virtual = 8876
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
268 Infos, 134 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1671.477 ; gain = 486.125 ; free physical = 1303 ; free virtual = 8875
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/synth_1/operator_double_div7.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div7_utilization_synth.rpt -pb operator_double_div7_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1695.480 ; gain = 0.000 ; free physical = 1309 ; free virtual = 8874
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:31:25 2018...
[Fri Aug 31 15:31:26 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:52 . Memory (MB): peak = 1185.461 ; gain = 0.000 ; free physical = 1876 ; free virtual = 9443
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/operator_double_div7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1488.805 ; gain = 303.344 ; free physical = 1572 ; free virtual = 9156
report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1488.805 ; gain = 0.000 ; free physical = 1571 ; free virtual = 9155
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2014.387 ; gain = 525.582 ; free physical = 1137 ; free virtual = 8748
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 15:32:11 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 15:32:11 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log operator_double_div7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source operator_double_div7.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source operator_double_div7.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1183.336 ; gain = 0.000 ; free physical = 990 ; free virtual = 8588
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:45 . Memory (MB): peak = 1983.945 ; gain = 800.609 ; free physical = 219 ; free virtual = 7818
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2030.961 ; gain = 47.016 ; free physical = 226 ; free virtual = 7811

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13ddbbfe3

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 227 ; free virtual = 7812

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 13ddbbfe3

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 13ddbbfe3

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b8a0959d

Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b8a0959d

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.39 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: e89a1b3d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: e89a1b3d

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
Ending Logic Optimization Task | Checksum: e89a1b3d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e89a1b3d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: e89a1b3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 291 ; free virtual = 7877
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div7_drc_opted.rpt -pb operator_double_div7_drc_opted.pb -rpx operator_double_div7_drc_opted.rpx
Command: report_drc -file operator_double_div7_drc_opted.rpt -pb operator_double_div7_drc_opted.pb -rpx operator_double_div7_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 256 ; free virtual = 7843
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 369ec0b4

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 256 ; free virtual = 7843
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 256 ; free virtual = 7843

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e1fd6e3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2030.961 ; gain = 0.000 ; free physical = 252 ; free virtual = 7837

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13d6f6a2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2057.984 ; gain = 27.023 ; free physical = 248 ; free virtual = 7833

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13d6f6a2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2057.984 ; gain = 27.023 ; free physical = 248 ; free virtual = 7833
Phase 1 Placer Initialization | Checksum: 13d6f6a2d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2057.984 ; gain = 27.023 ; free physical = 248 ; free virtual = 7833

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 8247fe73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2090.000 ; gain = 59.039 ; free physical = 244 ; free virtual = 7830

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 201 ; free virtual = 7816

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1272da6f4

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 201 ; free virtual = 7816
Phase 2 Global Placement | Checksum: cdd5d962

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 201 ; free virtual = 7816

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cdd5d962

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 201 ; free virtual = 7816

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22e0a9939

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 200 ; free virtual = 7815

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16a65ea64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 200 ; free virtual = 7815

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19b22af25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 200 ; free virtual = 7815

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 19b22af25

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 200 ; free virtual = 7815

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1a0094df3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 200 ; free virtual = 7814

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d83b28f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 203 ; free virtual = 7811

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 118aa9977

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 201 ; free virtual = 7810

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 118aa9977

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 221 ; free virtual = 7811

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 118aa9977

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 216 ; free virtual = 7809
Phase 3 Detail Placement | Checksum: 118aa9977

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 216 ; free virtual = 7809

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e3a69448

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e3a69448

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 217 ; free virtual = 7810
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.264. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1e4296e96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 197 ; free virtual = 7809
Phase 4.1 Post Commit Optimization | Checksum: 1e4296e96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 197 ; free virtual = 7809

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e4296e96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 198 ; free virtual = 7810

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1e4296e96

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 198 ; free virtual = 7810

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 21ccf5f87

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 198 ; free virtual = 7810
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 21ccf5f87

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 198 ; free virtual = 7810
Ending Placer Task | Checksum: 155ac2715

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 215 ; free virtual = 7827
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2098.004 ; gain = 67.043 ; free physical = 215 ; free virtual = 7827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 211 ; free virtual = 7826
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file operator_double_div7_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 201 ; free virtual = 7814
INFO: [runtcl-4] Executing : report_utilization -file operator_double_div7_utilization_placed.rpt -pb operator_double_div7_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 212 ; free virtual = 7825
INFO: [runtcl-4] Executing : report_control_sets -verbose -file operator_double_div7_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 224 ; free virtual = 7824
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7826

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-1.766 |
Phase 1 Physical Synthesis Initialization | Checksum: 1182129e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.264 | TNS=-1.766 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 Fanout Optimization | Checksum: 1182129e5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 17 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state34.  Re-placed instance ap_CS_fsm_reg[33]
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/sel[0].  Did not re-place instance grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_20_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_20
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_7_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/g0_b0_i_7
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/q0_q0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/r2_U/lut_div7_chunk_r2_rom_U/g0_b0__1
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r2_U/lut_div7_chunk_r2_rom_U/r2_q0.  Did not re-place instance grp_lut_div7_chunk_fu_146/r2_U/lut_div7_chunk_r2_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r0_U/lut_div7_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_lut_div7_chunk_fu_146/r0_U/lut_div7_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r0_U/lut_div7_chunk_r0_rom_U/q0.  Did not re-place instance grp_lut_div7_chunk_fu_146/r0_U/lut_div7_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/r1_U/lut_div7_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/r1_U/lut_div7_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_lut_div7_chunk_fu_146/r1_U/lut_div7_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-663] Processed net ap_CS_fsm_state20.  Re-placed instance ap_CS_fsm_reg[19]
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_12_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_12
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_28_n_0.  Did not re-place instance grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_28
INFO: [Physopt 32-662] Processed net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_1.  Did not re-place instance grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_21
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 2 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-1.428 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 215 ; free virtual = 7820
Phase 3 Placement Based Optimization | Checksum: 11c53dc80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 215 ; free virtual = 7820

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 215 ; free virtual = 7820
Phase 4 Rewire | Checksum: 11c53dc80

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 215 ; free virtual = 7820

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 27 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_lut_div7_chunk_fu_146/q0_U/lut_div7_chunk_q0_rom_U/sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_CS_fsm_state44 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net ap_CS_fsm_state32 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state34. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state36. Replicated 1 times.
INFO: [Physopt 32-601] Processed net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_1. Net driver grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/g0_b0_i_21 was replaced.
INFO: [Physopt 32-571] Net ap_CS_fsm_state40 was not replicated.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state20. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_lut_div7_chunk_fu_146/q1_U/lut_div7_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state18. Replicated 1 times.
INFO: [Physopt 32-572] Net ap_CS_fsm_state48 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state46. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state22. Replicated 1 times.
INFO: [Physopt 32-81] Processed net d_chunk_V_reg_891[1]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state24. Replicated 1 times.
INFO: [Physopt 32-81] Processed net ap_CS_fsm_state42. Replicated 1 times.
INFO: [Physopt 32-571] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]_1 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state26 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/q0_reg[0]_3 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/r_in_V[0] was not replicated.
INFO: [Physopt 32-571] Net d_chunk_V_reg_891[0] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state38 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div7_chunk_fu_146/reg_1690 was not replicated.
INFO: [Physopt 32-571] Net grp_lut_div7_chunk_fu_146/q2_U/lut_div7_chunk_q2_rom_U/g0_b0_i_27_n_0 was not replicated.
INFO: [Physopt 32-232] Optimized 11 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 11 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-1.428 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820
Phase 5 Critical Cell Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 219 ; free virtual = 7820

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 14 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 7 nets.  Swapped 119 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 7 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 119 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.130 | TNS=-0.765 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 202 ; free virtual = 7819
Phase 10 Critical Pin Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 227 ; free virtual = 7819

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 227 ; free virtual = 7819

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 18979585b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 227 ; free virtual = 7819
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 227 ; free virtual = 7819
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.130 | TNS=-0.765 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.094  |          0.338  |            0  |              0  |                     2  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |           10  |              0  |                    11  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.040  |          0.663  |            0  |              0  |                     7  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.134  |          1.001  |           10  |              0  |                    20  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: b4b6c807

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 227 ; free virtual = 7819
INFO: [Common 17-83] Releasing license: Implementation
135 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2098.004 ; gain = 0.000 ; free physical = 225 ; free virtual = 7819
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 22d2557b ConstDB: 0 ShapeSum: 60502ca9 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_r[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_r[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 5e0d1aab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2256.785 ; gain = 158.781 ; free physical = 151 ; free virtual = 7583
Post Restoration Checksum: NetGraph: 37bbea50 NumContArr: 2651305b Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5e0d1aab

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2256.785 ; gain = 158.781 ; free physical = 152 ; free virtual = 7584

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5e0d1aab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.785 ; gain = 174.781 ; free physical = 133 ; free virtual = 7565

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5e0d1aab

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2272.785 ; gain = 174.781 ; free physical = 133 ; free virtual = 7565
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1e3d5fa44

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 136 ; free virtual = 7564
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.130 | TNS=-0.611 | WHS=0.072  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 116e5449a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 135 ; free virtual = 7562

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1538bd05e

Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 128 ; free virtual = 7556

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 220
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-1.529 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 25552f80a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 124 ; free virtual = 7555

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 101
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.350 | TNS=-1.917 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 234fccc58

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
Phase 4 Rip-up And Reroute | Checksum: 234fccc58

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 234fccc58

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.253 | TNS=-1.529 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1b8b8950b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b8b8950b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
Phase 5 Delay and Skew Optimization | Checksum: 1b8b8950b

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 111cfae23

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.243 | TNS=-1.428 | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 111cfae23

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
Phase 6 Post Hold Fix | Checksum: 111cfae23

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0799321 %
  Global Horizontal Routing Utilization  = 0.104817 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 34.2342%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1df228ed8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1df228ed8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 157 ; free virtual = 7556

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24d9f4b84

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 157 ; free virtual = 7556

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.243 | TNS=-1.428 | WHS=0.082  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24d9f4b84

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 158 ; free virtual = 7557
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:43 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 178 ; free virtual = 7577

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
153 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:25 . Memory (MB): peak = 2283.605 ; gain = 185.602 ; free physical = 178 ; free virtual = 7577
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2283.605 ; gain = 0.000 ; free physical = 174 ; free virtual = 7576
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file operator_double_div7_drc_routed.rpt -pb operator_double_div7_drc_routed.pb -rpx operator_double_div7_drc_routed.rpx
Command: report_drc -file operator_double_div7_drc_routed.rpt -pb operator_double_div7_drc_routed.pb -rpx operator_double_div7_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file operator_double_div7_methodology_drc_routed.rpt -pb operator_double_div7_methodology_drc_routed.pb -rpx operator_double_div7_methodology_drc_routed.rpx
Command: report_methodology -file operator_double_div7_methodology_drc_routed.rpt -pb operator_double_div7_methodology_drc_routed.pb -rpx operator_double_div7_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/operator_double_div/div7/impl/vhdl/project.runs/impl_1/operator_double_div7_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file operator_double_div7_power_routed.rpt -pb operator_double_div7_power_summary_routed.pb -rpx operator_double_div7_power_routed.rpx
Command: report_power -file operator_double_div7_power_routed.rpt -pb operator_double_div7_power_summary_routed.pb -rpx operator_double_div7_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
165 Infos, 70 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file operator_double_div7_route_status.rpt -pb operator_double_div7_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file operator_double_div7_timing_summary_routed.rpt -pb operator_double_div7_timing_summary_routed.pb -rpx operator_double_div7_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file operator_double_div7_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file operator_double_div7_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file operator_double_div7_bus_skew_routed.rpt -pb operator_double_div7_bus_skew_routed.pb -rpx operator_double_div7_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:34:07 2018...
[Fri Aug 31 15:34:13 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.84 ; elapsed = 00:02:02 . Memory (MB): peak = 2059.590 ; gain = 4.000 ; free physical = 1289 ; free virtual = 8661
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2189.910 ; gain = 0.000 ; free physical = 1190 ; free virtual = 8558
Restored from archive | CPU: 0.090000 secs | Memory: 1.441780 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2189.910 ; gain = 0.000 ; free physical = 1190 ; free virtual = 8558
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2245.938 ; gain = 56.027 ; free physical = 1199 ; free virtual = 8565


Implementation tool: Xilinx Vivado v.2018.2
Project:             operator_double_div
Solution:            div7
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 15:34:14 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          272
LUT:            799
FF:             913
DSP:              0
BRAM:             0
SRL:              6
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    3.145
CP achieved post-implementation:    2.741
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 15:34:14 2018...
