Flow report for Processor
Tue Apr 30 00:31:28 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+-----------------------------+---------------------------------------------+
; Flow Status                 ; Successful - Tue Apr 30 00:31:28 2024       ;
; Quartus Prime Version       ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name               ; Processor                                   ;
; Top-level Entity Name       ; TopModule                                   ;
; Family                      ; Cyclone V                                   ;
; Device                      ; 5CGXFC7C7F23C8                              ;
; Timing Models               ; Final                                       ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 04/30/2024 00:31:04 ;
; Main task         ; Compilation         ;
; Revision Name     ; Processor           ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                    ;
+--------------------------------------+--------------------------------------------+---------------+-------------+-----------------------------------+
; Assignment Name                      ; Value                                      ; Default Value ; Entity Name ; Section Id                        ;
+--------------------------------------+--------------------------------------------+---------------+-------------+-----------------------------------+
; COMPILER_SIGNATURE_ID                ; 108680281898429.171445866409236            ; --            ; --          ; --                                ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; decoderMemory_tb                  ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; ALU_tb                            ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; LogicalShiftLeft_tb               ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; regfile_tb                        ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; controlUnit_tb                    ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; mux_2_tb                          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; FetchDecode_register_tb           ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; adder_tb                          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; zeroExtend_tb                     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; Fetch_Stage_tb                    ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; MemoryWriteback_register_tb       ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; comparator_tb                     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; negation_tb                       ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; ExecuteMemory_register_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; mux_4_tb                          ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; PCregister_tb                     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; subtractor_tb                     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; signExtend_tb                     ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; DecodeExecute_register_tb         ;
; EDA_DESIGN_INSTANCE_NAME             ; NA                                         ; --            ; --          ; PCadder_tb                        ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                        ; --            ; --          ; eda_board_design_timing           ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                        ; --            ; --          ; eda_board_design_boundary_scan    ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                        ; --            ; --          ; eda_board_design_signal_integrity ;
; EDA_GENERATE_FUNCTIONAL_NETLIST      ; Off                                        ; --            ; --          ; eda_board_design_symbol           ;
; EDA_NATIVELINK_SIMULATION_TEST_BENCH ; Fetch_Stage_tb                             ; --            ; --          ; eda_simulation                    ;
; EDA_OUTPUT_DATA_FORMAT               ; Systemverilog Hdl                          ; --            ; --          ; eda_simulation                    ;
; EDA_SIMULATION_TOOL                  ; ModelSim-Altera (SystemVerilog)            ; <None>        ; --          ; --                                ;
; EDA_TEST_BENCH_ENABLE_STATUS         ; TEST_BENCH_MODE                            ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/decoderMemory_tb.sv            ; --            ; --          ; decoderMemory_tb                  ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/ALU_tb.sv                      ; --            ; --          ; ALU_tb                            ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/LogicalShiftLeft_tb.sv         ; --            ; --          ; LogicalShiftLeft_tb               ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/regfile_tb.sv                  ; --            ; --          ; regfile_tb                        ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/controlUnit_tb.sv              ; --            ; --          ; controlUnit_tb                    ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/mux_2_tb.sv                    ; --            ; --          ; mux_2_tb                          ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/FetchDecode_register_tb.sv     ; --            ; --          ; FetchDecode_register_tb           ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/adder_tb.sv                    ; --            ; --          ; adder_tb                          ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/zeroExtend_tb.sv               ; --            ; --          ; zeroExtend_tb                     ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/Fetch_Stage_tb.sv              ; --            ; --          ; Fetch_Stage_tb                    ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/MemoryWriteback_register_tb.sv ; --            ; --          ; MemoryWriteback_register_tb       ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/comparator_tb.sv               ; --            ; --          ; comparator_tb                     ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/negation_tb.sv                 ; --            ; --          ; negation_tb                       ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/ExecuteMemory_register_tb.sv   ; --            ; --          ; ExecuteMemory_register_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/mux_4_tb.sv                    ; --            ; --          ; mux_4_tb                          ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/PCregister_tb.sv               ; --            ; --          ; PCregister_tb                     ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/subtractor_tb.sv               ; --            ; --          ; subtractor_tb                     ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/signExtend_tb.sv               ; --            ; --          ; signExtend_tb                     ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/DecodeExecute_register_tb.sv   ; --            ; --          ; DecodeExecute_register_tb         ;
; EDA_TEST_BENCH_FILE                  ; Testbenches/PCadder_tb.sv                  ; --            ; --          ; PCadder_tb                        ;
; EDA_TEST_BENCH_MODULE_NAME           ; decoderMemory_tb                           ; --            ; --          ; decoderMemory_tb                  ;
; EDA_TEST_BENCH_MODULE_NAME           ; ALU_tb                                     ; --            ; --          ; ALU_tb                            ;
; EDA_TEST_BENCH_MODULE_NAME           ; LogicalShiftLeft_tb                        ; --            ; --          ; LogicalShiftLeft_tb               ;
; EDA_TEST_BENCH_MODULE_NAME           ; regfile_tb                                 ; --            ; --          ; regfile_tb                        ;
; EDA_TEST_BENCH_MODULE_NAME           ; controlUnit_tb                             ; --            ; --          ; controlUnit_tb                    ;
; EDA_TEST_BENCH_MODULE_NAME           ; mux_2_tb                                   ; --            ; --          ; mux_2_tb                          ;
; EDA_TEST_BENCH_MODULE_NAME           ; FetchDecode_register_tb                    ; --            ; --          ; FetchDecode_register_tb           ;
; EDA_TEST_BENCH_MODULE_NAME           ; adder_tb                                   ; --            ; --          ; adder_tb                          ;
; EDA_TEST_BENCH_MODULE_NAME           ; zeroExtend_tb                              ; --            ; --          ; zeroExtend_tb                     ;
; EDA_TEST_BENCH_MODULE_NAME           ; Fetch_Stage_tb                             ; --            ; --          ; Fetch_Stage_tb                    ;
; EDA_TEST_BENCH_MODULE_NAME           ; MemoryWriteback_register_tb                ; --            ; --          ; MemoryWriteback_register_tb       ;
; EDA_TEST_BENCH_MODULE_NAME           ; comparator_tb                              ; --            ; --          ; comparator_tb                     ;
; EDA_TEST_BENCH_MODULE_NAME           ; negation_tb                                ; --            ; --          ; negation_tb                       ;
; EDA_TEST_BENCH_MODULE_NAME           ; ExecuteMemory_register_tb                  ; --            ; --          ; ExecuteMemory_register_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; mux_4_tb                                   ; --            ; --          ; mux_4_tb                          ;
; EDA_TEST_BENCH_MODULE_NAME           ; PCregister_tb                              ; --            ; --          ; PCregister_tb                     ;
; EDA_TEST_BENCH_MODULE_NAME           ; subtractor_tb                              ; --            ; --          ; subtractor_tb                     ;
; EDA_TEST_BENCH_MODULE_NAME           ; signExtend_tb                              ; --            ; --          ; signExtend_tb                     ;
; EDA_TEST_BENCH_MODULE_NAME           ; DecodeExecute_register_tb                  ; --            ; --          ; DecodeExecute_register_tb         ;
; EDA_TEST_BENCH_MODULE_NAME           ; PCadder_tb                                 ; --            ; --          ; PCadder_tb                        ;
; EDA_TEST_BENCH_NAME                  ; regfile_tb                                 ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; adder_tb                                   ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; subtractor_tb                              ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; ALU_tb                                     ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; signExtend_tb                              ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; zeroExtend_tb                              ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; mux_2_tb                                   ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; mux_4_tb                                   ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; PCadder_tb                                 ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; PCregister_tb                              ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; decoderMemory_tb                           ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; FetchDecode_register_tb                    ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; DecodeExecute_register_tb                  ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; ExecuteMemory_register_tb                  ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; MemoryWriteback_register_tb                ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; LogicalShiftLeft_tb                        ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; negation_tb                                ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; comparator_tb                              ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; controlUnit_tb                             ; --            ; --          ; eda_simulation                    ;
; EDA_TEST_BENCH_NAME                  ; Fetch_Stage_tb                             ; --            ; --          ; eda_simulation                    ;
; EDA_TIME_SCALE                       ; 1 ps                                       ; --            ; --          ; eda_simulation                    ;
; MAX_CORE_JUNCTION_TEMP               ; 85                                         ; --            ; --          ; --                                ;
; MIN_CORE_JUNCTION_TEMP               ; 0                                          ; --            ; --          ; --                                ;
; PARTITION_COLOR                      ; -- (Not supported for targeted family)     ; --            ; TopModule   ; Top                               ;
; PARTITION_FITTER_PRESERVATION_LEVEL  ; -- (Not supported for targeted family)     ; --            ; TopModule   ; Top                               ;
; PARTITION_NETLIST_TYPE               ; -- (Not supported for targeted family)     ; --            ; TopModule   ; Top                               ;
; POWER_BOARD_THERMAL_MODEL            ; None (CONSERVATIVE)                        ; --            ; --          ; --                                ;
; POWER_PRESET_COOLING_SOLUTION        ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW      ; --            ; --          ; --                                ;
; PROJECT_OUTPUT_DIRECTORY             ; output_files                               ; --            ; --          ; --                                ;
; TOP_LEVEL_ENTITY                     ; TopModule                                  ; Processor     ; --          ; --                                ;
+--------------------------------------+--------------------------------------------+---------------+-------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                          ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name            ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Elaboration ; 00:00:25     ; 1.0                     ; 4754 MB             ; 00:00:36                           ;
; Total                  ; 00:00:25     ; --                      ; --                  ; 00:00:36                           ;
+------------------------+--------------+-------------------------+---------------------+------------------------------------+


+--------------------------------------------------------------------------------------+
; Flow OS Summary                                                                      ;
+------------------------+------------------+------------+------------+----------------+
; Module Name            ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+------------------------+------------------+------------+------------+----------------+
; Analysis & Elaboration ; DESKTOP-7MM51NU  ; Windows 10 ; 10.0       ; x86_64         ;
+------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor --analysis_and_elaboration



