Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 13 22:39:11 2024
| Host         : Petrichor running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    44 |
|    Minimum number of control sets                        |    44 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    44 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    34 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              77 |           33 |
| No           | No                    | Yes                    |              35 |           17 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |              42 |           18 |
| Yes          | No                    | Yes                    |             832 |          448 |
| Yes          | Yes                   | No                     |              63 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------+-------------------------+------------------+----------------+--------------+
|     Clock Signal     |              Enable Signal             |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+----------------------------------------+-------------------------+------------------+----------------+--------------+
|  CLK_GEN/CLK_OUT3    | BTN_SCAN/p_0_in                        |                         |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                        |                         |                2 |              3 |         1.50 |
|  led_clk_BUFG        |                                        | rst_all                 |                1 |              3 |         3.00 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/reg_counter                 | rst_all                 |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/beat_counter                | rst_all                 |                2 |              5 |         2.50 |
|  CLK_GEN/CLK_OUT4    | DEBUG_CTRL/cust_counter                | rst_all                 |                3 |              5 |         1.67 |
|  CLK_GEN/CLK_OUT4    | uart_tx_ctrl/update_head               | rst_all                 |                3 |              8 |         2.67 |
|  CLK_GEN/CLK_OUT4    | UART_BUFF/E[0]                         | rst_all                 |                3 |              8 |         2.67 |
|  CLK100MHZ_IBUF_BUFG | UART_BUFF/send_reg_0[0]                |                         |                1 |              8 |         8.00 |
|  CLK100MHZ_IBUF_BUFG |                                        | uart_tx_ctrl/bitTmr     |                4 |             14 |         3.50 |
|  CLK_GEN/CLK_OUT3    |                                        |                         |                5 |             18 |         3.60 |
|  CLK_GEN/CLK_OUT4    |                                        |                         |                8 |             24 |         3.00 |
|  CLK100MHZ_IBUF_BUFG |                                        | CLK_GEN/led_clk_0       |                9 |             32 |         3.56 |
|  CLK100MHZ_IBUF_BUFG | uart_tx_ctrl/bitIndex                  | uart_tx_ctrl/uart_ready |                9 |             32 |         3.56 |
|  debug_clk           |                                        | rst_all                 |               16 |             32 |         2.00 |
|  debug_clk           | core/core/RegFile/regs[6][31]_i_1_n_0  | rst_all                 |               27 |             32 |         1.19 |
|  debug_clk           | core/core/RegFile/regs[9][31]_i_1_n_0  | rst_all                 |               11 |             32 |         2.91 |
|  debug_clk           | core/core/RegFile/regs[8][31]_i_1_n_0  | rst_all                 |                8 |             32 |         4.00 |
|  debug_clk           | core/core/RegFile/regs[12][31]_i_1_n_0 | rst_all                 |                9 |             32 |         3.56 |
|  debug_clk           | core/core/RegFile/regs[10][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[11][31]_i_1_n_0 | rst_all                 |               27 |             32 |         1.19 |
|  debug_clk           | core/core/RegFile/regs[13][31]_i_1_n_0 | rst_all                 |               26 |             32 |         1.23 |
|  debug_clk           | core/core/RegFile/regs[15][31]_i_1_n_0 | rst_all                 |               10 |             32 |         3.20 |
|  debug_clk           | core/core/RegFile/regs[14][31]_i_1_n_0 | rst_all                 |               10 |             32 |         3.20 |
|  debug_clk           | core/core/RegFile/regs[17][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[16][31]_i_1_n_0 | rst_all                 |               21 |             32 |         1.52 |
|  debug_clk           | core/core/RegFile/regs[18][31]_i_1_n_0 | rst_all                 |               24 |             32 |         1.33 |
|  debug_clk           | core/core/RegFile/regs[1][31]_i_1_n_0  | rst_all                 |               13 |             32 |         2.46 |
|  debug_clk           | core/core/RegFile/regs[19][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[21][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[20][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[22][31]_i_1_n_0 | rst_all                 |               13 |             32 |         2.46 |
|  debug_clk           | core/core/RegFile/regs[23][31]_i_1_n_0 | rst_all                 |               24 |             32 |         1.33 |
|  debug_clk           | core/core/RegFile/regs[25][31]_i_1_n_0 | rst_all                 |               11 |             32 |         2.91 |
|  debug_clk           | core/core/RegFile/regs[24][31]_i_1_n_0 | rst_all                 |               21 |             32 |         1.52 |
|  debug_clk           | core/core/RegFile/regs[30][31]_i_1_n_0 | rst_all                 |               26 |             32 |         1.23 |
|  debug_clk           | core/core/RegFile/regs[27][31]_i_1_n_0 | rst_all                 |               11 |             32 |         2.91 |
|  debug_clk           | core/core/RegFile/regs[31][31]_i_1_n_0 | rst_all                 |               30 |             32 |         1.07 |
|  debug_clk           | core/core/RegFile/regs[26][31]_i_1_n_0 | rst_all                 |               12 |             32 |         2.67 |
|  debug_clk           | core/core/RegFile/regs[4][31]_i_1_n_0  | rst_all                 |               27 |             32 |         1.19 |
|  debug_clk           | core/core/RegFile/regs[5][31]_i_1_n_0  | rst_all                 |               27 |             32 |         1.19 |
| ~debug_clk           |                                        |                         |               18 |             32 |         1.78 |
|  led_clk_BUFG        | core/core/RegFile/E[0]                 |                         |               16 |             32 |         2.00 |
|  clk__0              | core/core/RegFile/wen                  |                         |               32 |            128 |         4.00 |
+----------------------+----------------------------------------+-------------------------+------------------+----------------+--------------+


