 JP addr = 793
 CALL addr = 529; stack[0] = 795
 LD V12, 64
 LD V11, 3
 LD V10, 28
 LD V9, V11
 LD V8, V10
 LD V14, 4
 LD V13, 14
 LD V0, 0
 LD V1, V11
 LD V2, V10
 LD I, 518
 DRAW 0, 3, 1
 DRAW 0, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 8, 3, 1
 DRAW 8, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 16, 3, 1
 DRAW 16, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 24, 3, 1
 DRAW 24, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 32, 3, 1
 DRAW 32, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 40, 3, 1
 DRAW 40, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 48, 3, 1
 DRAW 48, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 56, 3, 1
 DRAW 56, 28, 1
 ADD V0, 8
 SE V0, 64
 LD I, 515
 DRAW 4, 14, 3
RET (stack[1]=0)
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 13, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 12, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 11, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 11, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 10, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 10, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 9, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 4, 9, 3
 LD V14, V3
 LD V13, V4
 DRAW 4, 8, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 4, 8, 3
 LD V14, V3
 LD V13, V4
 DRAW 3, 8, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 3, 8, 3
 LD V14, V3
 LD V13, V4
 DRAW 2, 8, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 2, 8, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 8, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 8, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 9, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 9, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 10, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 10, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 11, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 11, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 12, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 13, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 14, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 16, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SUB V10, V1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 14, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 16, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 14, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 13, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 12, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 13, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 14, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 16, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 17, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 18, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 17, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SUB V10, V1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 1, 16, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 24, 1
 ADD V1, V15
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 1, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 15, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 24, 1
 ADD V1, V15
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 24, 1
 ADD V1, V15
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 24, 1
 ADD V1, V15
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 24, 1
 ADD V1, V15
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 16, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 24, 1
 ADD V1, V15
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 17, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 24, 1
 ADD V1, V15
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 18, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 24, 1
 ADD V1, V15
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 19, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 24, 1
 ADD V1, V15
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 24, 1
 ADD V1, V15
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 24, 1
 ADD V1, V15
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 24, 1
 ADD V1, V15
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 24, 1
 ADD V1, V15
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 24, 1
 ADD V1, V15
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 24, 1
 ADD V1, V15
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 LD V3, 0
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 24, 1
 ADD V1, V15
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 20, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 21, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
RET (stack[1]=0)
 CALL addr = 781; stack[0] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[1]=0)
 CALL addr = 639; stack[0] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[1]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[0] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 0, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 0, 22, 3
RET (stack[1]=0)
 CALL addr = 775; stack[0] = 799
 SNE V15, 1
 CALL addr = 735; stack[1] = 779
 LD I, 519
 LD V0, 5
 LD V1, 14
 LD V14, 30
 SUB V14, V14
 SNE V15, 1
 LD V0, 42
 DRAW 42, 14, 5
 LD V2, 5
ADD I, V2 (=5)
 ADD V0, 8
 DRAW 50, 14, 5
 LD V0, 140
LD DT, V0 (=140)
LD V0, DT (=139)
 SE V0, 0
 JP addr = 763
LD V0, DT (=136)
 SE V0, 0
 JP addr = 763
LD V0, DT (=133)
 SE V0, 0
 JP addr = 763
LD V0, DT (=130)
 SE V0, 0
 JP addr = 763
LD V0, DT (=127)
 SE V0, 0
 JP addr = 763
LD V0, DT (=124)
 SE V0, 0
 JP addr = 763
LD V0, DT (=121)
 SE V0, 0
 JP addr = 763
LD V0, DT (=118)
 SE V0, 0
 JP addr = 763
LD V0, DT (=115)
 SE V0, 0
 JP addr = 763
LD V0, DT (=112)
 SE V0, 0
 JP addr = 763
LD V0, DT (=109)
 SE V0, 0
 JP addr = 763
LD V0, DT (=106)
 SE V0, 0
 JP addr = 763
LD V0, DT (=103)
 SE V0, 0
 JP addr = 763
LD V0, DT (=100)
 SE V0, 0
 JP addr = 763
LD V0, DT (=97)
 SE V0, 0
 JP addr = 763
LD V0, DT (=94)
 SE V0, 0
 JP addr = 763
LD V0, DT (=91)
 SE V0, 0
 JP addr = 763
LD V0, DT (=88)
 SE V0, 0
 JP addr = 763
LD V0, DT (=85)
 SE V0, 0
 JP addr = 763
LD V0, DT (=82)
 SE V0, 0
 JP addr = 763
LD V0, DT (=79)
 SE V0, 0
 JP addr = 763
LD V0, DT (=76)
 SE V0, 0
 JP addr = 763
LD V0, DT (=73)
 SE V0, 0
 JP addr = 763
LD V0, DT (=70)
 SE V0, 0
 JP addr = 763
LD V0, DT (=67)
 SE V0, 0
 JP addr = 763
LD V0, DT (=64)
 SE V0, 0
 JP addr = 763
LD V0, DT (=61)
 SE V0, 0
 JP addr = 763
LD V0, DT (=58)
 SE V0, 0
 JP addr = 763
LD V0, DT (=55)
 SE V0, 0
 JP addr = 763
LD V0, DT (=52)
 SE V0, 0
 JP addr = 763
LD V0, DT (=49)
 SE V0, 0
 JP addr = 763
LD V0, DT (=46)
 SE V0, 0
 JP addr = 763
LD V0, DT (=43)
 SE V0, 0
 JP addr = 763
LD V0, DT (=40)
 SE V0, 0
 JP addr = 763
LD V0, DT (=37)
 SE V0, 0
 JP addr = 763
LD V0, DT (=34)
 SE V0, 0
 JP addr = 763
LD V0, DT (=31)
 SE V0, 0
 JP addr = 763
LD V0, DT (=28)
 SE V0, 0
 JP addr = 763
LD V0, DT (=25)
 SE V0, 0
 JP addr = 763
LD V0, DT (=22)
 SE V0, 0
 JP addr = 763
LD V0, DT (=19)
 SE V0, 0
 JP addr = 763
LD V0, DT (=16)
 SE V0, 0
 JP addr = 763
LD V0, DT (=13)
 SE V0, 0
 JP addr = 763
LD V0, DT (=10)
 SE V0, 0
 JP addr = 763
LD V0, DT (=7)
 SE V0, 0
 JP addr = 763
LD V0, DT (=4)
 SE V0, 0
 JP addr = 763
LD V0, DT (=1)
 SE V0, 0
 JP addr = 763
LD V0, DT (=0)
 SE V0, 0
CLS
 CALL addr = 793; stack[2] = 773
 CALL addr = 529; stack[3] = 795
 LD V12, 64
 LD V11, 3
 LD V10, 28
 LD V9, V11
 LD V8, V10
 LD V14, 4
 LD V13, 14
 LD V0, 0
 LD V1, V11
 LD V2, V10
 LD I, 518
 DRAW 0, 3, 1
 DRAW 0, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 8, 3, 1
 DRAW 8, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 16, 3, 1
 DRAW 16, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 24, 3, 1
 DRAW 24, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 32, 3, 1
 DRAW 32, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 40, 3, 1
 DRAW 40, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 48, 3, 1
 DRAW 48, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 56, 3, 1
 DRAW 56, 28, 1
 ADD V0, 8
 SE V0, 64
 LD I, 515
 DRAW 4, 14, 3
RET (stack[4]=0)
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 4, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 5, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 5, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 6, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 6, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 7, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 7, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 8, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 8, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 9, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 9, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 ADD V11, V1
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 DRAW 40, 4, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 DRAW 36, 4, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 DRAW 32, 4, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 DRAW 28, 4, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 DRAW 24, 4, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 DRAW 20, 4, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 DRAW 16, 4, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 DRAW 12, 4, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 DRAW 8, 4, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 DRAW 4, 4, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 21, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 DRAW 0, 4, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SUB V10, V1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SUB V10, V1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 21, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 10, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 10, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 27, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 10, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 6, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 DRAW 60, 5, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 11, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 6, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 DRAW 56, 5, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 11, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 6, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 DRAW 52, 5, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 11, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 6, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 DRAW 48, 5, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 11, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 6, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 DRAW 44, 5, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 11, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 11, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 6, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 DRAW 40, 5, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 6, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 DRAW 36, 5, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 6, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 DRAW 32, 5, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 11, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 12, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 6, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 DRAW 28, 5, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 12, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 13, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 6, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 DRAW 24, 5, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 13, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 14, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 6, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 DRAW 20, 5, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 14, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 15, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 6, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 DRAW 16, 5, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 15, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 16, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 6, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 DRAW 12, 5, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 16, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 17, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 6, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 DRAW 8, 5, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 17, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 18, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 6, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 DRAW 4, 5, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 18, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 19, 21, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 6, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 DRAW 0, 5, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 19, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 22, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 6, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 DRAW 60, 6, 1
 ADD V1, V15
 DRAW 60, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 22, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 23, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 6, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 DRAW 56, 6, 1
 ADD V1, V15
 DRAW 56, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 6, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 DRAW 52, 6, 1
 ADD V1, V15
 DRAW 52, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 23, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 22, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 6, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 DRAW 48, 6, 1
 ADD V1, V15
 DRAW 48, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 22, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 21, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 6, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 DRAW 44, 6, 1
 ADD V1, V15
 DRAW 44, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 6, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 DRAW 40, 6, 1
 ADD V1, V15
 DRAW 40, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 6, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 DRAW 36, 6, 1
 ADD V1, V15
 DRAW 36, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 6, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 DRAW 32, 6, 1
 ADD V1, V15
 DRAW 32, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 6, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 DRAW 28, 6, 1
 ADD V1, V15
 DRAW 28, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 6, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 DRAW 24, 6, 1
 ADD V1, V15
 DRAW 24, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 6, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 DRAW 20, 6, 1
 ADD V1, V15
 DRAW 20, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 6, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 DRAW 16, 6, 1
 ADD V1, V15
 DRAW 16, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 21, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 6, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 DRAW 12, 6, 1
 ADD V1, V15
 DRAW 12, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 21, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 6, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 DRAW 8, 6, 1
 ADD V1, V15
 DRAW 8, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 20, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 6, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 DRAW 4, 6, 1
 ADD V1, V15
 DRAW 4, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 6, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 DRAW 0, 6, 1
 ADD V1, V15
 DRAW 0, 26, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 DRAW 60, 6, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 20, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 21, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 DRAW 56, 6, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 21, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 22, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 DRAW 52, 6, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 22, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 23, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 DRAW 48, 6, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 23, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 24, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 DRAW 44, 6, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 24, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 25, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 DRAW 40, 6, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 25, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 26, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 DRAW 36, 6, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 26, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 27, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 DRAW 32, 6, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 27, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 28, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 DRAW 28, 6, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 28, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 DRAW 24, 6, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 29, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 30, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 DRAW 20, 6, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 30, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 31, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 DRAW 16, 6, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 31, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 32, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 DRAW 12, 6, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 32, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 33, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 DRAW 8, 6, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 33, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 DRAW 4, 6, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 34, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 35, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 DRAW 0, 6, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 35, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 36, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 24, 1
 ADD V1, V15
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 36, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 37, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 24, 1
 ADD V1, V15
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 37, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 38, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 24, 1
 ADD V1, V15
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 38, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 39, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 24, 1
 ADD V1, V15
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 39, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 40, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 24, 1
 ADD V1, V15
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 40, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 41, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 24, 1
 ADD V1, V15
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 41, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 42, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 24, 1
 ADD V1, V15
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 24, 1
 ADD V1, V15
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 24, 1
 ADD V1, V15
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 24, 1
 ADD V1, V15
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 24, 1
 ADD V1, V15
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 24, 1
 ADD V1, V15
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 24, 1
 ADD V1, V15
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 24, 1
 ADD V1, V15
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 24, 1
 ADD V1, V15
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 24, 1
 ADD V1, V15
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 25, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 24, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 8, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 7, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 42, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 41, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 8, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 7, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 41, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 40, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 8, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 7, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 40, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 39, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 8, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 7, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 39, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 38, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 8, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 7, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 38, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 37, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 8, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 7, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 37, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 36, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 8, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 7, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 36, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 35, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 8, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 7, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 35, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 8, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 7, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 34, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 33, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 8, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 7, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 33, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 32, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 8, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 7, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 32, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 31, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 8, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 7, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 31, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 32, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 8, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 7, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 32, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 33, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 8, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 7, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 33, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 8, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 7, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 8, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 7, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 ADD V11, V1
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 9, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 8, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 9, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 8, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 34, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 9, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 8, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 34, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 9, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 8, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 34, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 9, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 8, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 SUB V4, V2
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 34, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 34, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 9, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 8, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 9, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 8, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 9, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 8, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 34, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 33, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 9, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 8, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 33, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 32, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 9, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 8, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 32, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 31, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 9, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 8, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 9, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 8, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 9, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 8, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 9, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 8, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 9, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 8, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 9, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 8, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 ADD V11, V1
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 31, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 30, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 10, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 9, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 30, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 12, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 10, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 9, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 10, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 9, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 29, 12, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 13, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 10, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 9, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 29, 13, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 14, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 10, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 9, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 10, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 9, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 10, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 9, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 10, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 9, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 29, 14, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 15, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 10, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 9, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 29, 15, 3
 LD V14, V3
 LD V13, V4
 DRAW 29, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 10, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 9, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 10, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 9, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 10, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 9, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 29, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 28, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 10, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 9, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 28, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 27, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 10, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 9, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 27, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 26, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 10, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 9, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 10, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 9, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 ADD V11, V1
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 11, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 10, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 26, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 25, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 11, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 10, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 25, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 24, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 11, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 10, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 24, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 23, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 11, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 10, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 11, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 10, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 11, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 10, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 23, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 22, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 11, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 10, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 22, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 21, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 11, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 10, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 21, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 11, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 10, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 11, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 10, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 11, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 10, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 20, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 19, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 11, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 10, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 SUB V3, V2
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 19, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 18, 16, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 11, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 10, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 18, 16, 3
 LD V14, V3
 LD V13, V4
 DRAW 18, 17, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 11, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 10, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 18, 17, 3
 LD V14, V3
 LD V13, V4
 DRAW 18, 18, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 11, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 10, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 11, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 10, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 ADD V11, V1
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 12, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 DRAW 60, 11, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 12, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 DRAW 56, 11, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 12, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 DRAW 52, 11, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 18, 18, 3
 LD V14, V3
 LD V13, V4
 DRAW 18, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 12, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 DRAW 48, 11, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 12, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 DRAW 44, 11, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 12, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 DRAW 40, 11, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 12, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 DRAW 36, 11, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 12, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 DRAW 32, 11, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 12, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 DRAW 28, 11, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 12, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 DRAW 24, 11, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 12, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 DRAW 20, 11, 1
 ADD V1, V15
 DRAW 20, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 12, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 DRAW 16, 11, 1
 ADD V1, V15
 DRAW 16, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 12, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 DRAW 12, 11, 1
 ADD V1, V15
 DRAW 12, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 18, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 19, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 12, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 DRAW 8, 11, 1
 ADD V1, V15
 DRAW 8, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 19, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 20, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 12, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 DRAW 4, 11, 1
 ADD V1, V15
 DRAW 4, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 12, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 DRAW 0, 11, 1
 ADD V1, V15
 DRAW 0, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 SUB V10, V1
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 12, 1
 ADD V1, V15
 DRAW 60, 22, 1
 ADD V1, V15
 DRAW 60, 12, 1
 ADD V1, V15
 DRAW 60, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 12, 1
 ADD V1, V15
 DRAW 56, 22, 1
 ADD V1, V15
 DRAW 56, 12, 1
 ADD V1, V15
 DRAW 56, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 12, 1
 ADD V1, V15
 DRAW 52, 22, 1
 ADD V1, V15
 DRAW 52, 12, 1
 ADD V1, V15
 DRAW 52, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 12, 1
 ADD V1, V15
 DRAW 48, 22, 1
 ADD V1, V15
 DRAW 48, 12, 1
 ADD V1, V15
 DRAW 48, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 20, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 21, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 12, 1
 ADD V1, V15
 DRAW 44, 22, 1
 ADD V1, V15
 DRAW 44, 12, 1
 ADD V1, V15
 DRAW 44, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 ADD V3, V2
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 LD V1, V2
 SE V4, V13
 SE V1, V2
 LD I, 515
 DRAW 21, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 22, 19, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 12, 1
 ADD V1, V15
 DRAW 40, 22, 1
 ADD V1, V15
 DRAW 40, 12, 1
 ADD V1, V15
 DRAW 40, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 12, 1
 ADD V1, V15
 DRAW 36, 22, 1
 ADD V1, V15
 DRAW 36, 12, 1
 ADD V1, V15
 DRAW 36, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 ADD V4, V2
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 LD V1, V2
 SE V1, V2
 LD I, 515
 DRAW 22, 19, 3
 LD V14, V3
 LD V13, V4
 DRAW 22, 20, 3
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 12, 1
 ADD V1, V15
 DRAW 32, 22, 1
 ADD V1, V15
 DRAW 32, 12, 1
 ADD V1, V15
 DRAW 32, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 12, 1
 ADD V1, V15
 DRAW 28, 22, 1
 ADD V1, V15
 DRAW 28, 12, 1
 ADD V1, V15
 DRAW 28, 23, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[4]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[3] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[4]=0)
 CALL addr = 775; stack[3] = 799
 SNE V15, 1
RET (stack[4]=0)
 CALL addr = 781; stack[3] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[4]=0)
 CALL addr = 639; stack[3] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 12, 1
 ADD V1, V15
 DRAW 24, 22, 1
 ADD V1, V15
 DRAW 24, 12, 1
 ADD V1, V15
 DRAW 24, 23, 1
 ADD V1, V15
 SNE V1, 3
 CALL addr = 735; stack[4] = 667
 LD I, 519
 LD V0, 5
 LD V1, 14
 LD V14, 30
 SUB V14, V14
 SNE V15, 1
 LD V0, 42
 DRAW 42, 14, 5
 LD V2, 5
ADD I, V2 (=5)
 ADD V0, 8
 DRAW 50, 14, 5
 LD V0, 140
LD DT, V0 (=140)
LD V0, DT (=139)
 SE V0, 0
 JP addr = 763
LD V0, DT (=136)
 SE V0, 0
 JP addr = 763
LD V0, DT (=133)
 SE V0, 0
 JP addr = 763
LD V0, DT (=130)
 SE V0, 0
 JP addr = 763
LD V0, DT (=127)
 SE V0, 0
 JP addr = 763
LD V0, DT (=124)
 SE V0, 0
 JP addr = 763
LD V0, DT (=121)
 SE V0, 0
 JP addr = 763
LD V0, DT (=118)
 SE V0, 0
 JP addr = 763
LD V0, DT (=115)
 SE V0, 0
 JP addr = 763
LD V0, DT (=112)
 SE V0, 0
 JP addr = 763
LD V0, DT (=109)
 SE V0, 0
 JP addr = 763
LD V0, DT (=106)
 SE V0, 0
 JP addr = 763
LD V0, DT (=103)
 SE V0, 0
 JP addr = 763
LD V0, DT (=100)
 SE V0, 0
 JP addr = 763
LD V0, DT (=97)
 SE V0, 0
 JP addr = 763
LD V0, DT (=94)
 SE V0, 0
 JP addr = 763
LD V0, DT (=91)
 SE V0, 0
 JP addr = 763
LD V0, DT (=88)
 SE V0, 0
 JP addr = 763
LD V0, DT (=85)
 SE V0, 0
 JP addr = 763
LD V0, DT (=82)
 SE V0, 0
 JP addr = 763
LD V0, DT (=79)
 SE V0, 0
 JP addr = 763
LD V0, DT (=76)
 SE V0, 0
 JP addr = 763
LD V0, DT (=73)
 SE V0, 0
 JP addr = 763
LD V0, DT (=70)
 SE V0, 0
 JP addr = 763
LD V0, DT (=67)
 SE V0, 0
 JP addr = 763
LD V0, DT (=64)
 SE V0, 0
 JP addr = 763
LD V0, DT (=61)
 SE V0, 0
 JP addr = 763
LD V0, DT (=58)
 SE V0, 0
 JP addr = 763
LD V0, DT (=55)
 SE V0, 0
 JP addr = 763
LD V0, DT (=52)
 SE V0, 0
 JP addr = 763
LD V0, DT (=49)
 SE V0, 0
 JP addr = 763
LD V0, DT (=46)
 SE V0, 0
 JP addr = 763
LD V0, DT (=43)
 SE V0, 0
 JP addr = 763
LD V0, DT (=40)
 SE V0, 0
 JP addr = 763
LD V0, DT (=37)
 SE V0, 0
 JP addr = 763
LD V0, DT (=34)
 SE V0, 0
 JP addr = 763
LD V0, DT (=31)
 SE V0, 0
 JP addr = 763
LD V0, DT (=28)
 SE V0, 0
 JP addr = 763
LD V0, DT (=25)
 SE V0, 0
 JP addr = 763
LD V0, DT (=22)
 SE V0, 0
 JP addr = 763
LD V0, DT (=19)
 SE V0, 0
 JP addr = 763
LD V0, DT (=16)
 SE V0, 0
 JP addr = 763
LD V0, DT (=13)
 SE V0, 0
 JP addr = 763
LD V0, DT (=10)
 SE V0, 0
 JP addr = 763
LD V0, DT (=7)
 SE V0, 0
 JP addr = 763
LD V0, DT (=4)
 SE V0, 0
 JP addr = 763
LD V0, DT (=1)
 SE V0, 0
 JP addr = 763
LD V0, DT (=0)
 SE V0, 0
CLS
 CALL addr = 793; stack[5] = 773
 CALL addr = 529; stack[6] = 795
 LD V12, 64
 LD V11, 3
 LD V10, 28
 LD V9, V11
 LD V8, V10
 LD V14, 4
 LD V13, 14
 LD V0, 0
 LD V1, V11
 LD V2, V10
 LD I, 518
 DRAW 0, 3, 1
 DRAW 0, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 8, 3, 1
 DRAW 8, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 16, 3, 1
 DRAW 16, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 24, 3, 1
 DRAW 24, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 32, 3, 1
 DRAW 32, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 40, 3, 1
 DRAW 40, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 48, 3, 1
 DRAW 48, 28, 1
 ADD V0, 8
 SE V0, 64
 JP addr = 551
 DRAW 56, 3, 1
 DRAW 56, 28, 1
 ADD V0, 8
 SE V0, 64
 LD I, 515
 DRAW 4, 14, 3
RET (stack[7]=0)
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 DRAW 40, 3, 1
 ADD V1, V15
 DRAW 40, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 DRAW 36, 3, 1
 ADD V1, V15
 DRAW 36, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 DRAW 32, 3, 1
 ADD V1, V15
 DRAW 32, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 DRAW 28, 3, 1
 ADD V1, V15
 DRAW 28, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 DRAW 24, 3, 1
 ADD V1, V15
 DRAW 24, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 DRAW 20, 3, 1
 ADD V1, V15
 DRAW 20, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 DRAW 16, 3, 1
 ADD V1, V15
 DRAW 16, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 DRAW 12, 3, 1
 ADD V1, V15
 DRAW 12, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 DRAW 8, 3, 1
 ADD V1, V15
 DRAW 8, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 DRAW 4, 3, 1
 ADD V1, V15
 DRAW 4, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 DRAW 0, 3, 1
 ADD V1, V15
 DRAW 0, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 LD V12, 64
 SE V12, 64
 RND V0, 3
 LD V1, 1
 LD V9, V11
 LD V8, V10
 SNE V0, 0
 ADD V11, V1
 SNE V0, 1
 SNE V0, 2
 SNE V0, 3
 LD V2, V10
 SUB V2, V11
 SE V2, 5
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 60, 4, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 DRAW 60, 3, 1
 ADD V1, V15
 DRAW 60, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 56, 4, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 DRAW 56, 3, 1
 ADD V1, V15
 DRAW 56, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 52, 4, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 DRAW 52, 3, 1
 ADD V1, V15
 DRAW 52, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 48, 4, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 DRAW 48, 3, 1
 ADD V1, V15
 DRAW 48, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
 LD V1, 0
 SUB V12, V0
 DRAW 44, 4, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 DRAW 44, 3, 1
 ADD V1, V15
 DRAW 44, 28, 1
 ADD V1, V15
 SNE V1, 3
 SNE V12, 0
 SE V12, 64
RET (stack[7]=0)
 LD V15, 0
 JP addr = 795
 CALL addr = 567; stack[6] = 797
 LD V3, V14
 LD V4, V13
 LD V2, 1
 LD V1, 0
 LD V0, 5
SKNP V0 (=5)
 LD V0, 8
SKNP V0 (=8)
 LD V0, 7
SKNP V0 (=7)
 LD V0, 9
SKNP V0 (=9)
 SNE V4, 255
 SNE V4, 30
 SNE V3, 255
 SNE V3, 58
 SE V3, V14
 SE V4, V13
 SE V1, V2
RET (stack[7]=0)
 CALL addr = 775; stack[6] = 799
 SNE V15, 1
RET (stack[7]=0)
 CALL addr = 781; stack[6] = 801
LD V0, DT (=0)
 SE V0, 0
 LD V0, 2
LD DT, V0 (=2)
RET (stack[7]=0)
 CALL addr = 639; stack[6] = 803
 LD I, 514
 LD V0, 4
