# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alan/Documents/UW/EE\ 371/lab1 {C:/Users/Alan/Documents/UW/EE 371/lab1/hexDisplay.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:27:07 on Jan 24,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alan/Documents/UW/EE 371/lab1" C:/Users/Alan/Documents/UW/EE 371/lab1/hexDisplay.sv 
# -- Compiling module hexDisplay
# -- Compiling module hexDisplay_testbench
# 
# Top level modules:
# 	hexDisplay_testbench
# End time: 22:27:07 on Jan 24,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.hexDisplay_testbench
# vsim work.hexDisplay_testbench 
# Start time: 22:27:14 on Jan 24,2022
# Loading sv_std.std
# Loading work.hexDisplay_testbench
# Loading work.hexDisplay
# End time: 22:27:20 on Jan 24,2022, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
