<!doctype html><html><head><meta name='viewport' content='width=device-width,initial-scale=1'><meta charset='UTF-8'><link rel='stylesheet' type='text/css' href='../../../../../../../../style.css'></head><body><h2>Coverage Report</h2><h4>Created: 2024-05-17 18:10</h4><div class='centered'><table><div class='source-name-title'><pre>/home/jon/llvm-project/llvm/lib/Target/AArch64/AArch64ExpandImm.cpp</pre></div><tr><td><pre>Line</pre></td><td><pre>Count</pre></td><td><pre>Source (<a href='#L85'>jump to first uncovered line</a>)</pre></td></td></tr><tr><td class='line-number'><a name='L1' href='#L1'><pre>1</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===- AArch64ExpandImm.h - AArch64 Immediate Expansion -------------------===//</pre></td></tr><tr><td class='line-number'><a name='L2' href='#L2'><pre>2</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L3' href='#L3'><pre>3</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</pre></td></tr><tr><td class='line-number'><a name='L4' href='#L4'><pre>4</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// See https://llvm.org/LICENSE.txt for license information.</pre></td></tr><tr><td class='line-number'><a name='L5' href='#L5'><pre>5</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</pre></td></tr><tr><td class='line-number'><a name='L6' href='#L6'><pre>6</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L7' href='#L7'><pre>7</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L8' href='#L8'><pre>8</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L9' href='#L9'><pre>9</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This file implements the AArch64ExpandImm stuff.</pre></td></tr><tr><td class='line-number'><a name='L10' href='#L10'><pre>10</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L11' href='#L11'><pre>11</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//===----------------------------------------------------------------------===//</pre></td></tr><tr><td class='line-number'><a name='L12' href='#L12'><pre>12</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L13' href='#L13'><pre>13</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L14' href='#L14'><pre>14</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;AArch64ExpandImm.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L15' href='#L15'><pre>15</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>#include &quot;MCTargetDesc/AArch64AddressingModes.h&quot;</pre></td></tr><tr><td class='line-number'><a name='L16' href='#L16'><pre>16</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L17' href='#L17'><pre>17</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm;</pre></td></tr><tr><td class='line-number'><a name='L18' href='#L18'><pre>18</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>using namespace llvm::AArch64_IMM;</pre></td></tr><tr><td class='line-number'><a name='L19' href='#L19'><pre>19</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L20' href='#L20'><pre>20</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Helper function which extracts the specified 16-bit chunk from a</pre></td></tr><tr><td class='line-number'><a name='L21' href='#L21'><pre>21</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// 64-bit value.</pre></td></tr><tr><td class='line-number'><a name='L22' href='#L22'><pre>22</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>static uint64_t getChunk(uint64_t Imm, unsigned ChunkIdx) {</pre></td></tr><tr><td class='line-number'><a name='L23' href='#L23'><pre>23</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>  assert(ChunkIdx &lt; 4 &amp;&amp; &quot;Out of range chunk index specified!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L24' href='#L24'><pre>24</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L25' href='#L25'><pre>25</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>  return (Imm &gt;&gt; (ChunkIdx * 16)) &amp; 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L26' href='#L26'><pre>26</pre></a></td><td class='covered-line'><pre>2.82k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L27' href='#L27'><pre>27</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L28' href='#L28'><pre>28</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether the given 16-bit chunk replicated to full 64-bit width</pre></td></tr><tr><td class='line-number'><a name='L29' href='#L29'><pre>29</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// can be materialized with an ORR instruction.</pre></td></tr><tr><td class='line-number'><a name='L30' href='#L30'><pre>30</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>static bool canUseOrr(uint64_t Chunk, uint64_t &amp;Encoding) {</pre></td></tr><tr><td class='line-number'><a name='L31' href='#L31'><pre>31</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  Chunk = (Chunk &lt;&lt; 48) | (Chunk &lt;&lt; 32) | (Chunk &lt;&lt; 16) | Chunk;</pre></td></tr><tr><td class='line-number'><a name='L32' href='#L32'><pre>32</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L33' href='#L33'><pre>33</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>  return AArch64_AM::processLogicalImmediate(Chunk, 64, Encoding);</pre></td></tr><tr><td class='line-number'><a name='L34' href='#L34'><pre>34</pre></a></td><td class='covered-line'><pre>46</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L35' href='#L35'><pre>35</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L36' href='#L36'><pre>36</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check for identical 16-bit chunks within the constant and if so</pre></td></tr><tr><td class='line-number'><a name='L37' href='#L37'><pre>37</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// materialize them with a single ORR instruction. The remaining one or two</pre></td></tr><tr><td class='line-number'><a name='L38' href='#L38'><pre>38</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// 16-bit chunks will be materialized with MOVK instructions.</pre></td></tr><tr><td class='line-number'><a name='L39' href='#L39'><pre>39</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L40' href='#L40'><pre>40</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// This allows us to materialize constants like |A|B|A|A| or |A|B|C|A| (order</pre></td></tr><tr><td class='line-number'><a name='L41' href='#L41'><pre>41</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of the chunks doesn&apos;t matter), assuming |A|A|A|A| can be materialized with</pre></td></tr><tr><td class='line-number'><a name='L42' href='#L42'><pre>42</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// an ORR instruction.</pre></td></tr><tr><td class='line-number'><a name='L43' href='#L43'><pre>43</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryToreplicateChunks(uint64_t UImm,</pre></td></tr><tr><td class='line-number'><a name='L44' href='#L44'><pre>44</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>         SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L45' href='#L45'><pre>45</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>  using CountMap = DenseMap&lt;uint64_t, unsigned&gt;;</pre></td></tr><tr><td class='line-number'><a name='L46' href='#L46'><pre>46</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L47' href='#L47'><pre>47</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>  CountMap Counts;</pre></td></tr><tr><td class='line-number'><a name='L48' href='#L48'><pre>48</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L49' href='#L49'><pre>49</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scan the constant and count how often every chunk occurs.</pre></td></tr><tr><td class='line-number'><a name='L50' href='#L50'><pre>50</pre></a></td><td class='covered-line'><pre>1.71k</pre></td><td class='code'><pre>  for (unsigned Idx = 0; Idx &lt; 4; <div class='tooltip'>++Idx<span class='tooltip-content'>1.36k</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L50' href='#L50'><span>50:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.36k</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L51' href='#L51'><pre>51</pre></a></td><td class='covered-line'><pre>1.36k</pre></td><td class='code'><pre>    ++Counts[getChunk(UImm, Idx)];</pre></td></tr><tr><td class='line-number'><a name='L52' href='#L52'><pre>52</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L53' href='#L53'><pre>53</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Traverse the chunks to find one which occurs more than once.</pre></td></tr><tr><td class='line-number'><a name='L54' href='#L54'><pre>54</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>  for (const auto &amp;Chunk : Counts) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L54' href='#L54'><span>54:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.27k</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L55' href='#L55'><pre>55</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    const uint64_t ChunkVal = Chunk.first;</pre></td></tr><tr><td class='line-number'><a name='L56' href='#L56'><pre>56</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    const unsigned Count = Chunk.second;</pre></td></tr><tr><td class='line-number'><a name='L57' href='#L57'><pre>57</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L58' href='#L58'><pre>58</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    uint64_t Encoding = 0;</pre></td></tr><tr><td class='line-number'><a name='L59' href='#L59'><pre>59</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L60' href='#L60'><pre>60</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // We are looking for chunks which have two or three instances and can be</pre></td></tr><tr><td class='line-number'><a name='L61' href='#L61'><pre>61</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // materialized with an ORR instruction.</pre></td></tr><tr><td class='line-number'><a name='L62' href='#L62'><pre>62</pre></a></td><td class='covered-line'><pre>1.27k</pre></td><td class='code'><pre>    if ((Count != 2 &amp;&amp; <div class='tooltip'>Count != 3<span class='tooltip-content'>1.23k</span></div>) || <div class='tooltip'>!canUseOrr(ChunkVal, Encoding)<span class='tooltip-content'>46</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='None'>False</span>: <span class='covered-line'>46</span>]
  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.23k</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L62' href='#L62'><span>62:39</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>11</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L62'><span>62:9</span></a></span>) to (<span class='line-number'><a href='#L62'><span>62:69</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (62:10)
     Condition C2 --> (62:24)
     Condition C3 --> (62:39)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  F  = F      }
  2 { F,  -,  T  = T      }
  3 { T,  T,  -  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: not covered
  C3-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L63' href='#L63'><pre>63</pre></a></td><td class='covered-line'><pre>1.24k</pre></td><td class='code'><pre>      continue;</pre></td></tr><tr><td class='line-number'><a name='L64' href='#L64'><pre>64</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L65' href='#L65'><pre>65</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    const bool CountThree = Count == 3;</pre></td></tr><tr><td class='line-number'><a name='L66' href='#L66'><pre>66</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L67' href='#L67'><pre>67</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Insn.push_back({ AArch64::ORRXri, 0, Encoding });</pre></td></tr><tr><td class='line-number'><a name='L68' href='#L68'><pre>68</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L69' href='#L69'><pre>69</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    unsigned ShiftAmt = 0;</pre></td></tr><tr><td class='line-number'><a name='L70' href='#L70'><pre>70</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    uint64_t Imm16 = 0;</pre></td></tr><tr><td class='line-number'><a name='L71' href='#L71'><pre>71</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the first chunk not materialized with the ORR instruction.</pre></td></tr><tr><td class='line-number'><a name='L72' href='#L72'><pre>72</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    for (; ShiftAmt &lt; 64; <div class='tooltip'>ShiftAmt += 16<span class='tooltip-content'>9</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L72' href='#L72'><span>72:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>44</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L73' href='#L73'><pre>73</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      Imm16 = (UImm &gt;&gt; ShiftAmt) &amp; 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L74' href='#L74'><pre>74</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L75' href='#L75'><pre>75</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>      if (Imm16 != ChunkVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L75' href='#L75'><span>75:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L76' href='#L76'><pre>76</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L77' href='#L77'><pre>77</pre></a></td><td class='covered-line'><pre>44</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L78' href='#L78'><pre>78</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L79' href='#L79'><pre>79</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the first MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L80' href='#L80'><pre>80</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Insn.push_back({ AArch64::MOVKXi, Imm16,</pre></td></tr><tr><td class='line-number'><a name='L81' href='#L81'><pre>81</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>         AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) });</pre></td></tr><tr><td class='line-number'><a name='L82' href='#L82'><pre>82</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L83' href='#L83'><pre>83</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // In case we have three instances the whole constant is now materialized</pre></td></tr><tr><td class='line-number'><a name='L84' href='#L84'><pre>84</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // and we can exit.</pre></td></tr><tr><td class='line-number'><a name='L85' href='#L85'><pre>85</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    if (CountThree)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L85' href='#L85'><span>85:9</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>35</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L86' href='#L86'><pre>86</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>      <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L87' href='#L87'><pre>87</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L88' href='#L88'><pre>88</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Find the remaining chunk which needs to be materialized.</pre></td></tr><tr><td class='line-number'><a name='L89' href='#L89'><pre>89</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    <div class='tooltip'>for (ShiftAmt += 16; <span class='tooltip-content'>35</span></div>ShiftAmt &lt; 64; <div class='tooltip'>ShiftAmt += 16<span class='tooltip-content'>43</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L89' href='#L89'><span>89:26</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L90' href='#L90'><pre>90</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      Imm16 = (UImm &gt;&gt; ShiftAmt) &amp; 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L91' href='#L91'><pre>91</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L92' href='#L92'><pre>92</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>      if (Imm16 != ChunkVal)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L92' href='#L92'><span>92:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>43</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L93' href='#L93'><pre>93</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>        break;</pre></td></tr><tr><td class='line-number'><a name='L94' href='#L94'><pre>94</pre></a></td><td class='covered-line'><pre>78</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L95' href='#L95'><pre>95</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    Insn.push_back({ AArch64::MOVKXi, Imm16,</pre></td></tr><tr><td class='line-number'><a name='L96' href='#L96'><pre>96</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>                     AArch64_AM::getShifterImm(AArch64_AM::LSL, ShiftAmt) });</pre></td></tr><tr><td class='line-number'><a name='L97' href='#L97'><pre>97</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L98' href='#L98'><pre>98</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L99' href='#L99'><pre>99</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L100' href='#L100'><pre>100</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L101' href='#L101'><pre>101</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L102' href='#L102'><pre>102</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L103' href='#L103'><pre>103</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether this chunk matches the pattern &apos;1...0...&apos;. This pattern</pre></td></tr><tr><td class='line-number'><a name='L104' href='#L104'><pre>104</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// starts a contiguous sequence of ones if we look at the bits from the LSB</pre></td></tr><tr><td class='line-number'><a name='L105' href='#L105'><pre>105</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// towards the MSB.</pre></td></tr><tr><td class='line-number'><a name='L106' href='#L106'><pre>106</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>static bool isStartChunk(uint64_t Chunk) {</pre></td></tr><tr><td class='line-number'><a name='L107' href='#L107'><pre>107</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  if (Chunk == 0 || Chunk == std::numeric_limits&lt;uint64_t&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.22k</span>]
  Branch (<span class='line-number'><a name='L107' href='#L107'><span>107:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.22k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L107'><span>107:7</span></a></span>) to (<span class='line-number'><a href='#L107'><span>107:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (107:7)
     Condition C2 --> (107:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L108' href='#L108'><pre>108</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L109' href='#L109'><pre>109</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L110' href='#L110'><pre>110</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  return isMask_64(~Chunk);</pre></td></tr><tr><td class='line-number'><a name='L111' href='#L111'><pre>111</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L112' href='#L112'><pre>112</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L113' href='#L113'><pre>113</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether this chunk matches the pattern &apos;0...1...&apos; This pattern</pre></td></tr><tr><td class='line-number'><a name='L114' href='#L114'><pre>114</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// ends a contiguous sequence of ones if we look at the bits from the LSB</pre></td></tr><tr><td class='line-number'><a name='L115' href='#L115'><pre>115</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// towards the MSB.</pre></td></tr><tr><td class='line-number'><a name='L116' href='#L116'><pre>116</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>static bool isEndChunk(uint64_t Chunk) {</pre></td></tr><tr><td class='line-number'><a name='L117' href='#L117'><pre>117</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  if (Chunk == 0 || Chunk == std::numeric_limits&lt;uint64_t&gt;::max())</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
  Branch (<span class='line-number'><a name='L117' href='#L117'><span>117:21</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L117'><span>117:7</span></a></span>) to (<span class='line-number'><a href='#L117'><span>117:66</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (117:7)
     Condition C2 --> (117:21)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L118' href='#L118'><pre>118</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L119' href='#L119'><pre>119</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L120' href='#L120'><pre>120</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>  return isMask_64(Chunk);</pre></td></tr><tr><td class='line-number'><a name='L121' href='#L121'><pre>121</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L122' href='#L122'><pre>122</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L123' href='#L123'><pre>123</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Clear or set all bits in the chunk at the given index.</pre></td></tr><tr><td class='line-number'><a name='L124' href='#L124'><pre>124</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>static uint64_t updateImm(uint64_t Imm, unsigned Idx, bool Clear) {</pre></td></tr><tr><td class='line-number'><a name='L125' href='#L125'><pre>125</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  const uint64_t Mask = 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L126' href='#L126'><pre>126</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L127' href='#L127'><pre>127</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  if (Clear)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L127' href='#L127'><span>127:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>18</span>, <span class='None'>False</span>: <span class='covered-line'>6</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L128' href='#L128'><pre>128</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Clear chunk in the immediate.</pre></td></tr><tr><td class='line-number'><a name='L129' href='#L129'><pre>129</pre></a></td><td class='covered-line'><pre>18</pre></td><td class='code'><pre>    Imm &amp;= ~(Mask &lt;&lt; (Idx * 16));</pre></td></tr><tr><td class='line-number'><a name='L130' href='#L130'><pre>130</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>  else</pre></td></tr><tr><td class='line-number'><a name='L131' href='#L131'><pre>131</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Set all bits in the immediate for the particular chunk.</pre></td></tr><tr><td class='line-number'><a name='L132' href='#L132'><pre>132</pre></a></td><td class='covered-line'><pre>6</pre></td><td class='code'><pre>    Imm |= Mask &lt;&lt; (Idx * 16);</pre></td></tr><tr><td class='line-number'><a name='L133' href='#L133'><pre>133</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L134' href='#L134'><pre>134</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>  return Imm;</pre></td></tr><tr><td class='line-number'><a name='L135' href='#L135'><pre>135</pre></a></td><td class='covered-line'><pre>24</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L136' href='#L136'><pre>136</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L137' href='#L137'><pre>137</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Check whether the constant contains a sequence of contiguous ones,</pre></td></tr><tr><td class='line-number'><a name='L138' href='#L138'><pre>138</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which might be interrupted by one or two chunks. If so, materialize the</pre></td></tr><tr><td class='line-number'><a name='L139' href='#L139'><pre>139</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sequence of contiguous ones with an ORR instruction.</pre></td></tr><tr><td class='line-number'><a name='L140' href='#L140'><pre>140</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Materialize the chunks which are either interrupting the sequence or outside</pre></td></tr><tr><td class='line-number'><a name='L141' href='#L141'><pre>141</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// of the sequence with a MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L142' href='#L142'><pre>142</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L143' href='#L143'><pre>143</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Assuming S is a chunk which starts the sequence (1...0...), E is a chunk</pre></td></tr><tr><td class='line-number'><a name='L144' href='#L144'><pre>144</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// which ends the sequence (0...1...). Then we are looking for constants which</pre></td></tr><tr><td class='line-number'><a name='L145' href='#L145'><pre>145</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// contain at least one S and E chunk.</pre></td></tr><tr><td class='line-number'><a name='L146' href='#L146'><pre>146</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// E.g. |E|A|B|S|, |A|E|B|S| or |A|B|E|S|.</pre></td></tr><tr><td class='line-number'><a name='L147' href='#L147'><pre>147</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>///</pre></td></tr><tr><td class='line-number'><a name='L148' href='#L148'><pre>148</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// We are also looking for constants like |S|A|B|E| where the contiguous</pre></td></tr><tr><td class='line-number'><a name='L149' href='#L149'><pre>149</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// sequence of ones wraps around the MSB into the LSB.</pre></td></tr><tr><td class='line-number'><a name='L150' href='#L150'><pre>150</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool trySequenceOfOnes(uint64_t UImm,</pre></td></tr><tr><td class='line-number'><a name='L151' href='#L151'><pre>151</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>                              SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L152' href='#L152'><pre>152</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  const int NotSet = -1;</pre></td></tr><tr><td class='line-number'><a name='L153' href='#L153'><pre>153</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  const uint64_t Mask = 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L154' href='#L154'><pre>154</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L155' href='#L155'><pre>155</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  int StartIdx = NotSet;</pre></td></tr><tr><td class='line-number'><a name='L156' href='#L156'><pre>156</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  int EndIdx = NotSet;</pre></td></tr><tr><td class='line-number'><a name='L157' href='#L157'><pre>157</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try to find the chunks which start/end a contiguous sequence of ones.</pre></td></tr><tr><td class='line-number'><a name='L158' href='#L158'><pre>158</pre></a></td><td class='covered-line'><pre>1.53k</pre></td><td class='code'><pre>  for (int Idx = 0; Idx &lt; 4; <div class='tooltip'>++Idx<span class='tooltip-content'>1.22k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L158' href='#L158'><span>158:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.22k</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L159' href='#L159'><pre>159</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    int64_t Chunk = getChunk(UImm, Idx);</pre></td></tr><tr><td class='line-number'><a name='L160' href='#L160'><pre>160</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Sign extend the 16-bit chunk to 64-bit.</pre></td></tr><tr><td class='line-number'><a name='L161' href='#L161'><pre>161</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    Chunk = (Chunk &lt;&lt; 48) &gt;&gt; 48;</pre></td></tr><tr><td class='line-number'><a name='L162' href='#L162'><pre>162</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L163' href='#L163'><pre>163</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>    if (isStartChunk(Chunk))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L163' href='#L163'><span>163:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.21k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L164' href='#L164'><pre>164</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      StartIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L165' href='#L165'><pre>165</pre></a></td><td class='covered-line'><pre>1.21k</pre></td><td class='code'><pre>    else if (isEndChunk(Chunk))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L165' href='#L165'><span>165:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>1.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L166' href='#L166'><pre>166</pre></a></td><td class='covered-line'><pre>17</pre></td><td class='code'><pre>      EndIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L167' href='#L167'><pre>167</pre></a></td><td class='covered-line'><pre>1.22k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L168' href='#L168'><pre>168</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L169' href='#L169'><pre>169</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early exit in case we can&apos;t find a start/end chunk.</pre></td></tr><tr><td class='line-number'><a name='L170' href='#L170'><pre>170</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  if (StartIdx == NotSet || <div class='tooltip'>EndIdx == NotSet<span class='tooltip-content'>12</span></div>)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>295</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L170' href='#L170'><span>170:29</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L170'><span>170:7</span></a></span>) to (<span class='line-number'><a href='#L170'><span>170:45</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (170:7)
     Condition C2 --> (170:29)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L171' href='#L171'><pre>171</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L172' href='#L172'><pre>172</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L173' href='#L173'><pre>173</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Outside of the contiguous sequence of ones everything needs to be zero.</pre></td></tr><tr><td class='line-number'><a name='L174' href='#L174'><pre>174</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  uint64_t Outside = 0;</pre></td></tr><tr><td class='line-number'><a name='L175' href='#L175'><pre>175</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Chunks between the start and end chunk need to have all their bits set.</pre></td></tr><tr><td class='line-number'><a name='L176' href='#L176'><pre>176</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  uint64_t Inside = Mask;</pre></td></tr><tr><td class='line-number'><a name='L177' href='#L177'><pre>177</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L178' href='#L178'><pre>178</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If our contiguous sequence of ones wraps around from the MSB into the LSB,</pre></td></tr><tr><td class='line-number'><a name='L179' href='#L179'><pre>179</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // just swap indices and pretend we are materializing a contiguous sequence</pre></td></tr><tr><td class='line-number'><a name='L180' href='#L180'><pre>180</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of zeros surrounded by a contiguous sequence of ones.</pre></td></tr><tr><td class='line-number'><a name='L181' href='#L181'><pre>181</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (StartIdx &gt; EndIdx) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L181' href='#L181'><span>181:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1</span>, <span class='None'>False</span>: <span class='covered-line'>11</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L182' href='#L182'><pre>182</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    std::swap(StartIdx, EndIdx);</pre></td></tr><tr><td class='line-number'><a name='L183' href='#L183'><pre>183</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>    std::swap(Outside, Inside);</pre></td></tr><tr><td class='line-number'><a name='L184' href='#L184'><pre>184</pre></a></td><td class='covered-line'><pre>1</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L185' href='#L185'><pre>185</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L186' href='#L186'><pre>186</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  uint64_t OrrImm = UImm;</pre></td></tr><tr><td class='line-number'><a name='L187' href='#L187'><pre>187</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  int FirstMovkIdx = NotSet;</pre></td></tr><tr><td class='line-number'><a name='L188' href='#L188'><pre>188</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  int SecondMovkIdx = NotSet;</pre></td></tr><tr><td class='line-number'><a name='L189' href='#L189'><pre>189</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L190' href='#L190'><pre>190</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find out which chunks we need to patch up to obtain a contiguous sequence</pre></td></tr><tr><td class='line-number'><a name='L191' href='#L191'><pre>191</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of ones.</pre></td></tr><tr><td class='line-number'><a name='L192' href='#L192'><pre>192</pre></a></td><td class='covered-line'><pre>60</pre></td><td class='code'><pre>  for (int Idx = 0; Idx &lt; 4; <div class='tooltip'>++Idx<span class='tooltip-content'>48</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L192' href='#L192'><span>192:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>48</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L193' href='#L193'><pre>193</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    const uint64_t Chunk = getChunk(UImm, Idx);</pre></td></tr><tr><td class='line-number'><a name='L194' href='#L194'><pre>194</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L195' href='#L195'><pre>195</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Check whether we are looking at a chunk which is not part of the</pre></td></tr><tr><td class='line-number'><a name='L196' href='#L196'><pre>196</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // contiguous sequence of ones.</pre></td></tr><tr><td class='line-number'><a name='L197' href='#L197'><pre>197</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>    if ((Idx &lt; StartIdx || <div class='tooltip'>EndIdx &lt; Idx<span class='tooltip-content'>33</span></div>) &amp;&amp; <div class='tooltip'>Chunk != Outside<span class='tooltip-content'>20</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>15</span>, <span class='None'>False</span>: <span class='covered-line'>33</span>]
  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5</span>, <span class='None'>False</span>: <span class='covered-line'>28</span>]
  Branch (<span class='line-number'><a name='L197' href='#L197'><span>197:45</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>20</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L197'><span>197:9</span></a></span>) to (<span class='line-number'><a href='#L197'><span>197:61</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (197:10)
     Condition C2 --> (197:28)
     Condition C3 --> (197:45)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  -  = F      }
  2 { T,  -,  T  = T      }
  3 { F,  T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L198' href='#L198'><pre>198</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      OrrImm = updateImm(OrrImm, Idx, Outside == 0);</pre></td></tr><tr><td class='line-number'><a name='L199' href='#L199'><pre>199</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L200' href='#L200'><pre>200</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Remember the index we need to patch.</pre></td></tr><tr><td class='line-number'><a name='L201' href='#L201'><pre>201</pre></a></td><td class='covered-line'><pre>20</pre></td><td class='code'><pre>      if (FirstMovkIdx == NotSet)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L201' href='#L201'><span>201:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>10</span>, <span class='None'>False</span>: <span class='covered-line'>10</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L202' href='#L202'><pre>202</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        FirstMovkIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L203' href='#L203'><pre>203</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L204' href='#L204'><pre>204</pre></a></td><td class='covered-line'><pre>10</pre></td><td class='code'><pre>        SecondMovkIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L205' href='#L205'><pre>205</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L206' href='#L206'><pre>206</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Check whether we are looking a chunk which is part of the contiguous</pre></td></tr><tr><td class='line-number'><a name='L207' href='#L207'><pre>207</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // sequence of ones.</pre></td></tr><tr><td class='line-number'><a name='L208' href='#L208'><pre>208</pre></a></td><td class='covered-line'><pre>28</pre></td><td class='code'><pre>    } else if (Idx &gt; StartIdx &amp;&amp; <div class='tooltip'>Idx &lt; EndIdx<span class='tooltip-content'>16</span></div> &amp;&amp; <div class='tooltip'>Chunk != Inside<span class='tooltip-content'>4</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:16</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>16</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:34</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
  Branch (<span class='line-number'><a name='L208' href='#L208'><span>208:50</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>4</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L208'><span>208:16</span></a></span>) to (<span class='line-number'><a href='#L208'><span>208:65</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (208:16)
     Condition C2 --> (208:34)
     Condition C3 --> (208:50)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  -,  -  = F      }
  2 { T,  F,  -  = F      }
  3 { T,  T,  T  = T      }

  C1-Pair: covered: (1,3)
  C2-Pair: covered: (2,3)
  C3-Pair: not covered
  MC/DC Coverage for Expression: 66.67%
</pre></div></td></tr><tr><td class='line-number'><a name='L209' href='#L209'><pre>209</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      OrrImm = updateImm(OrrImm, Idx, Inside != Mask);</pre></td></tr><tr><td class='line-number'><a name='L210' href='#L210'><pre>210</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L211' href='#L211'><pre>211</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Remember the index we need to patch.</pre></td></tr><tr><td class='line-number'><a name='L212' href='#L212'><pre>212</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>      if (FirstMovkIdx == NotSet)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L212' href='#L212'><span>212:11</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2</span>, <span class='None'>False</span>: <span class='covered-line'>2</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L213' href='#L213'><pre>213</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        FirstMovkIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L214' href='#L214'><pre>214</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>      else</pre></td></tr><tr><td class='line-number'><a name='L215' href='#L215'><pre>215</pre></a></td><td class='covered-line'><pre>2</pre></td><td class='code'><pre>        SecondMovkIdx = Idx;</pre></td></tr><tr><td class='line-number'><a name='L216' href='#L216'><pre>216</pre></a></td><td class='covered-line'><pre>4</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L217' href='#L217'><pre>217</pre></a></td><td class='covered-line'><pre>48</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L218' href='#L218'><pre>218</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  assert(FirstMovkIdx != NotSet &amp;&amp; &quot;Constant materializable with single ORR!&quot;);</pre></td></tr><tr><td class='line-number'><a name='L219' href='#L219'><pre>219</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L220' href='#L220'><pre>220</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the ORR-immediate instruction.</pre></td></tr><tr><td class='line-number'><a name='L221' href='#L221'><pre>221</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  uint64_t Encoding = 0;</pre></td></tr><tr><td class='line-number'><a name='L222' href='#L222'><pre>222</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  AArch64_AM::processLogicalImmediate(OrrImm, 64, Encoding);</pre></td></tr><tr><td class='line-number'><a name='L223' href='#L223'><pre>223</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  Insn.push_back({ AArch64::ORRXri, 0, Encoding });</pre></td></tr><tr><td class='line-number'><a name='L224' href='#L224'><pre>224</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L225' href='#L225'><pre>225</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  const bool SingleMovk = SecondMovkIdx == NotSet;</pre></td></tr><tr><td class='line-number'><a name='L226' href='#L226'><pre>226</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  Insn.push_back({ AArch64::MOVKXi, getChunk(UImm, FirstMovkIdx),</pre></td></tr><tr><td class='line-number'><a name='L227' href='#L227'><pre>227</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                   AArch64_AM::getShifterImm(AArch64_AM::LSL,</pre></td></tr><tr><td class='line-number'><a name='L228' href='#L228'><pre>228</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                             FirstMovkIdx * 16) });</pre></td></tr><tr><td class='line-number'><a name='L229' href='#L229'><pre>229</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L230' href='#L230'><pre>230</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early exit in case we only need to emit a single MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L231' href='#L231'><pre>231</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  if (SingleMovk)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L231' href='#L231'><span>231:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>12</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L232' href='#L232'><pre>232</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return true</span>;</pre></td></tr><tr><td class='line-number'><a name='L233' href='#L233'><pre>233</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L234' href='#L234'><pre>234</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Create the second MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L235' href='#L235'><pre>235</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  Insn.push_back({ AArch64::MOVKXi, getChunk(UImm, SecondMovkIdx),</pre></td></tr><tr><td class='line-number'><a name='L236' href='#L236'><pre>236</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>             AArch64_AM::getShifterImm(AArch64_AM::LSL,</pre></td></tr><tr><td class='line-number'><a name='L237' href='#L237'><pre>237</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>                                             SecondMovkIdx * 16) });</pre></td></tr><tr><td class='line-number'><a name='L238' href='#L238'><pre>238</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L239' href='#L239'><pre>239</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>  return true;</pre></td></tr><tr><td class='line-number'><a name='L240' href='#L240'><pre>240</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L241' href='#L241'><pre>241</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L242' href='#L242'><pre>242</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>static uint64_t GetRunOfOnesStartingAt(uint64_t V, uint64_t StartPosition) {</pre></td></tr><tr><td class='line-number'><a name='L243' href='#L243'><pre>243</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint64_t NumOnes = llvm::countr_one(V &gt;&gt; StartPosition);</pre></td></tr><tr><td class='line-number'><a name='L244' href='#L244'><pre>244</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L245' href='#L245'><pre>245</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint64_t UnshiftedOnes;</pre></td></tr><tr><td class='line-number'><a name='L246' href='#L246'><pre>246</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  if (NumOnes == 64) <span class='red'>{</span></pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L246' href='#L246'><span>246:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>1.91k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L247' href='#L247'><pre>247</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre><span class='red'>    UnshiftedOnes = ~0ULL;</span></pre></td></tr><tr><td class='line-number'><a name='L248' href='#L248'><pre>248</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre><span class='red'>  }</span> else {</pre></td></tr><tr><td class='line-number'><a name='L249' href='#L249'><pre>249</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>    UnshiftedOnes = (1ULL &lt;&lt; NumOnes) - 1;</pre></td></tr><tr><td class='line-number'><a name='L250' href='#L250'><pre>250</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L251' href='#L251'><pre>251</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  return UnshiftedOnes &lt;&lt; StartPosition;</pre></td></tr><tr><td class='line-number'><a name='L252' href='#L252'><pre>252</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L253' href='#L253'><pre>253</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L254' href='#L254'><pre>254</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>static uint64_t MaximallyReplicateSubImmediate(uint64_t V, uint64_t Subset) {</pre></td></tr><tr><td class='line-number'><a name='L255' href='#L255'><pre>255</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint64_t Result = Subset;</pre></td></tr><tr><td class='line-number'><a name='L256' href='#L256'><pre>256</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L257' href='#L257'><pre>257</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 64, 32, 16, 8, 4, 2</pre></td></tr><tr><td class='line-number'><a name='L258' href='#L258'><pre>258</pre></a></td><td class='covered-line'><pre>5.76k</pre></td><td class='code'><pre>  for (uint64_t i = 0; i &lt; 6; <div class='tooltip'>++i<span class='tooltip-content'>3.84k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L258' href='#L258'><span>258:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>5.75k</span>, <span class='None'>False</span>: <span class='covered-line'>8</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L259' href='#L259'><pre>259</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>    uint64_t Rotation = 1ULL &lt;&lt; (6 - i);</pre></td></tr><tr><td class='line-number'><a name='L260' href='#L260'><pre>260</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>    uint64_t Closure = Result | llvm::rotl&lt;uint64_t&gt;(Result, Rotation);</pre></td></tr><tr><td class='line-number'><a name='L261' href='#L261'><pre>261</pre></a></td><td class='covered-line'><pre>5.75k</pre></td><td class='code'><pre>    if (Closure != (Closure &amp; V)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L261' href='#L261'><span>261:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.90k</span>, <span class='None'>False</span>: <span class='covered-line'>3.84k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L262' href='#L262'><pre>262</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L263' href='#L263'><pre>263</pre></a></td><td class='covered-line'><pre>1.90k</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L264' href='#L264'><pre>264</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>    Result = Closure;</pre></td></tr><tr><td class='line-number'><a name='L265' href='#L265'><pre>265</pre></a></td><td class='covered-line'><pre>3.84k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L266' href='#L266'><pre>266</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L267' href='#L267'><pre>267</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  return Result;</pre></td></tr><tr><td class='line-number'><a name='L268' href='#L268'><pre>268</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L269' href='#L269'><pre>269</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L270' href='#L270'><pre>270</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Find the logical immediate that covers the most bits in RemainingBits,</pre></td></tr><tr><td class='line-number'><a name='L271' href='#L271'><pre>271</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// allowing for additional bits to be set that were set in OriginalBits.</pre></td></tr><tr><td class='line-number'><a name='L272' href='#L272'><pre>272</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static uint64_t maximalLogicalImmWithin(uint64_t RemainingBits,</pre></td></tr><tr><td class='line-number'><a name='L273' href='#L273'><pre>273</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>                                        uint64_t OriginalBits) {</pre></td></tr><tr><td class='line-number'><a name='L274' href='#L274'><pre>274</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the first set bit.</pre></td></tr><tr><td class='line-number'><a name='L275' href='#L275'><pre>275</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint32_t Position = llvm::countr_zero(RemainingBits);</pre></td></tr><tr><td class='line-number'><a name='L276' href='#L276'><pre>276</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L277' href='#L277'><pre>277</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Get the first run of set bits.</pre></td></tr><tr><td class='line-number'><a name='L278' href='#L278'><pre>278</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint64_t FirstRun = GetRunOfOnesStartingAt(OriginalBits, Position);</pre></td></tr><tr><td class='line-number'><a name='L279' href='#L279'><pre>279</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L280' href='#L280'><pre>280</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Replicate the run as many times as possible, as long as the bits are set in</pre></td></tr><tr><td class='line-number'><a name='L281' href='#L281'><pre>281</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // RemainingBits.</pre></td></tr><tr><td class='line-number'><a name='L282' href='#L282'><pre>282</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  uint64_t MaximalImm = MaximallyReplicateSubImmediate(OriginalBits, FirstRun);</pre></td></tr><tr><td class='line-number'><a name='L283' href='#L283'><pre>283</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L284' href='#L284'><pre>284</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>  return MaximalImm;</pre></td></tr><tr><td class='line-number'><a name='L285' href='#L285'><pre>285</pre></a></td><td class='covered-line'><pre>1.91k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L286' href='#L286'><pre>286</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L287' href='#L287'><pre>287</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static std::optional&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</pre></td></tr><tr><td class='line-number'><a name='L288' href='#L288'><pre>288</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>decomposeIntoOrrOfLogicalImmediates(uint64_t UImm) {</pre></td></tr><tr><td class='line-number'><a name='L289' href='#L289'><pre>289</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  if (UImm == 0 || ~UImm == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:7</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>957</span>]
  Branch (<span class='line-number'><a name='L289' href='#L289'><span>289:20</span></a></span>): [<span class='red'>True</span>: <span class='uncovered-line'>0</span>, <span class='None'>False</span>: <span class='covered-line'>957</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L289'><span>289:7</span></a></span>) to (<span class='line-number'><a href='#L289'><span>289:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (289:7)
     Condition C2 --> (289:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L290' href='#L290'><pre>290</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>    <span class='red'>return std::nullopt</span>;</pre></td></tr><tr><td class='line-number'><a name='L291' href='#L291'><pre>291</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L292' href='#L292'><pre>292</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure we don&apos;t have a run of ones split around the rotation boundary.</pre></td></tr><tr><td class='line-number'><a name='L293' href='#L293'><pre>293</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  uint32_t InitialTrailingOnes = llvm::countr_one(UImm);</pre></td></tr><tr><td class='line-number'><a name='L294' href='#L294'><pre>294</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  uint64_t RotatedBits = llvm::rotr&lt;uint64_t&gt;(UImm, InitialTrailingOnes);</pre></td></tr><tr><td class='line-number'><a name='L295' href='#L295'><pre>295</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L296' href='#L296'><pre>296</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the largest logical immediate that fits within the full immediate.</pre></td></tr><tr><td class='line-number'><a name='L297' href='#L297'><pre>297</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  uint64_t MaximalImm1 = maximalLogicalImmWithin(RotatedBits, RotatedBits);</pre></td></tr><tr><td class='line-number'><a name='L298' href='#L298'><pre>298</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L299' href='#L299'><pre>299</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Remove all bits that are set by this mask.</pre></td></tr><tr><td class='line-number'><a name='L300' href='#L300'><pre>300</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  uint64_t RemainingBits = RotatedBits &amp; ~MaximalImm1;</pre></td></tr><tr><td class='line-number'><a name='L301' href='#L301'><pre>301</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L302' href='#L302'><pre>302</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the largest logical immediate covering the remaining bits, allowing</pre></td></tr><tr><td class='line-number'><a name='L303' href='#L303'><pre>303</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // for additional bits to be set that were also set in the original immediate.</pre></td></tr><tr><td class='line-number'><a name='L304' href='#L304'><pre>304</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  uint64_t MaximalImm2 = maximalLogicalImmWithin(RemainingBits, RotatedBits);</pre></td></tr><tr><td class='line-number'><a name='L305' href='#L305'><pre>305</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L306' href='#L306'><pre>306</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If any bits still haven&apos;t been covered, then give up.</pre></td></tr><tr><td class='line-number'><a name='L307' href='#L307'><pre>307</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>  if (RemainingBits &amp; ~MaximalImm2)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L307' href='#L307'><span>307:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>925</span>, <span class='None'>False</span>: <span class='covered-line'>32</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L308' href='#L308'><pre>308</pre></a></td><td class='covered-line'><pre>925</pre></td><td class='code'><pre>    return std::nullopt;</pre></td></tr><tr><td class='line-number'><a name='L309' href='#L309'><pre>309</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L310' href='#L310'><pre>310</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Make sure to un-rotate the immediates.</pre></td></tr><tr><td class='line-number'><a name='L311' href='#L311'><pre>311</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>  return std::make_pair(rotl(MaximalImm1, InitialTrailingOnes),</pre></td></tr><tr><td class='line-number'><a name='L312' href='#L312'><pre>312</pre></a></td><td class='covered-line'><pre>32</pre></td><td class='code'><pre>                        rotl(MaximalImm2, InitialTrailingOnes));</pre></td></tr><tr><td class='line-number'><a name='L313' href='#L313'><pre>313</pre></a></td><td class='covered-line'><pre>957</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L314' href='#L314'><pre>314</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L315' href='#L315'><pre>315</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Attempt to expand an immediate as the ORR of a pair of logical immediates.</pre></td></tr><tr><td class='line-number'><a name='L316' href='#L316'><pre>316</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryOrrOfLogicalImmediates(uint64_t UImm,</pre></td></tr><tr><td class='line-number'><a name='L317' href='#L317'><pre>317</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>                                      SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L318' href='#L318'><pre>318</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>  auto MaybeDecomposition = decomposeIntoOrrOfLogicalImmediates(UImm);</pre></td></tr><tr><td class='line-number'><a name='L319' href='#L319'><pre>319</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>  if (MaybeDecomposition == std::nullopt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L319' href='#L319'><span>319:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>467</span>, <span class='None'>False</span>: <span class='covered-line'>23</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L320' href='#L320'><pre>320</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L321' href='#L321'><pre>321</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  uint64_t Imm1 = MaybeDecomposition-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L322' href='#L322'><pre>322</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  uint64_t Imm2 = MaybeDecomposition-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L323' href='#L323'><pre>323</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L324' href='#L324'><pre>324</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  uint64_t Encoding1, Encoding2;</pre></td></tr><tr><td class='line-number'><a name='L325' href='#L325'><pre>325</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  bool Imm1Success = AArch64_AM::processLogicalImmediate(Imm1, 64, Encoding1);</pre></td></tr><tr><td class='line-number'><a name='L326' href='#L326'><pre>326</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  bool Imm2Success = AArch64_AM::processLogicalImmediate(Imm2, 64, Encoding2);</pre></td></tr><tr><td class='line-number'><a name='L327' href='#L327'><pre>327</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L328' href='#L328'><pre>328</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  if (Imm1Success &amp;&amp; Imm2Success) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L328' href='#L328'><span>328:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L328'><span>328:7</span></a></span>) to (<span class='line-number'><a href='#L328'><span>328:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (328:7)
     Condition C2 --> (328:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L329' href='#L329'><pre>329</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Create the ORR-immediate instructions.</pre></td></tr><tr><td class='line-number'><a name='L330' href='#L330'><pre>330</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    Insn.push_back({AArch64::ORRXri, 0, Encoding1});</pre></td></tr><tr><td class='line-number'><a name='L331' href='#L331'><pre>331</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    Insn.push_back({AArch64::ORRXri, 1, Encoding2});</pre></td></tr><tr><td class='line-number'><a name='L332' href='#L332'><pre>332</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L333' href='#L333'><pre>333</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L334' href='#L334'><pre>334</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L335' href='#L335'><pre>335</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L336' href='#L336'><pre>336</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L337' href='#L337'><pre>337</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L338' href='#L338'><pre>338</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Attempt to expand an immediate as the AND of a pair of logical immediates.</pre></td></tr><tr><td class='line-number'><a name='L339' href='#L339'><pre>339</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This is done by applying DeMorgan&apos;s law, under which logical immediates</pre></td></tr><tr><td class='line-number'><a name='L340' href='#L340'><pre>340</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// are closed.</pre></td></tr><tr><td class='line-number'><a name='L341' href='#L341'><pre>341</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryAndOfLogicalImmediates(uint64_t UImm,</pre></td></tr><tr><td class='line-number'><a name='L342' href='#L342'><pre>342</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>                                      SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L343' href='#L343'><pre>343</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Apply DeMorgan&apos;s law to turn this into an ORR problem.</pre></td></tr><tr><td class='line-number'><a name='L344' href='#L344'><pre>344</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  auto MaybeDecomposition = decomposeIntoOrrOfLogicalImmediates(~UImm);</pre></td></tr><tr><td class='line-number'><a name='L345' href='#L345'><pre>345</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  if (MaybeDecomposition == std::nullopt)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L345' href='#L345'><span>345:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>9</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L346' href='#L346'><pre>346</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L347' href='#L347'><pre>347</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  uint64_t Imm1 = MaybeDecomposition-&gt;first;</pre></td></tr><tr><td class='line-number'><a name='L348' href='#L348'><pre>348</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  uint64_t Imm2 = MaybeDecomposition-&gt;second;</pre></td></tr><tr><td class='line-number'><a name='L349' href='#L349'><pre>349</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L350' href='#L350'><pre>350</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  uint64_t Encoding1, Encoding2;</pre></td></tr><tr><td class='line-number'><a name='L351' href='#L351'><pre>351</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  bool Imm1Success = AArch64_AM::processLogicalImmediate(~Imm1, 64, Encoding1);</pre></td></tr><tr><td class='line-number'><a name='L352' href='#L352'><pre>352</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  bool Imm2Success = AArch64_AM::processLogicalImmediate(~Imm2, 64, Encoding2);</pre></td></tr><tr><td class='line-number'><a name='L353' href='#L353'><pre>353</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L354' href='#L354'><pre>354</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  if (Imm1Success &amp;&amp; Imm2Success) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L354' href='#L354'><span>354:22</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L354'><span>354:7</span></a></span>) to (<span class='line-number'><a href='#L354'><span>354:33</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (354:7)
     Condition C2 --> (354:22)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: not covered
  MC/DC Coverage for Expression: 0.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L355' href='#L355'><pre>355</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Materialize Imm1, the LHS of the AND</pre></td></tr><tr><td class='line-number'><a name='L356' href='#L356'><pre>356</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Insn.push_back({AArch64::ORRXri, 0, Encoding1});</pre></td></tr><tr><td class='line-number'><a name='L357' href='#L357'><pre>357</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // AND Imm1 with Imm2</pre></td></tr><tr><td class='line-number'><a name='L358' href='#L358'><pre>358</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    Insn.push_back({AArch64::ANDXri, 1, Encoding2});</pre></td></tr><tr><td class='line-number'><a name='L359' href='#L359'><pre>359</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return true;</pre></td></tr><tr><td class='line-number'><a name='L360' href='#L360'><pre>360</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L361' href='#L361'><pre>361</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L362' href='#L362'><pre>362</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  <span class='red'>return false</span>;</pre></td></tr><tr><td class='line-number'><a name='L363' href='#L363'><pre>363</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L364' href='#L364'><pre>364</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L365' href='#L365'><pre>365</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// Check whether the constant can be represented by exclusive-or of two 64-bit</pre></td></tr><tr><td class='line-number'><a name='L366' href='#L366'><pre>366</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// logical immediates. If so, materialize it with an ORR instruction followed</pre></td></tr><tr><td class='line-number'><a name='L367' href='#L367'><pre>367</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// by an EOR instruction.</pre></td></tr><tr><td class='line-number'><a name='L368' href='#L368'><pre>368</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>//</pre></td></tr><tr><td class='line-number'><a name='L369' href='#L369'><pre>369</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// This encoding allows all remaining repeated byte patterns, and many repeated</pre></td></tr><tr><td class='line-number'><a name='L370' href='#L370'><pre>370</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// 16-bit values, to be encoded without needing four instructions. It can also</pre></td></tr><tr><td class='line-number'><a name='L371' href='#L371'><pre>371</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// represent some irregular bitmasks (although those would mostly only need</pre></td></tr><tr><td class='line-number'><a name='L372' href='#L372'><pre>372</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>// three instructions otherwise).</pre></td></tr><tr><td class='line-number'><a name='L373' href='#L373'><pre>373</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static bool tryEorOfLogicalImmediates(uint64_t Imm,</pre></td></tr><tr><td class='line-number'><a name='L374' href='#L374'><pre>374</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>                                      SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L375' href='#L375'><pre>375</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Determine the larger repetition size of the two possible logical</pre></td></tr><tr><td class='line-number'><a name='L376' href='#L376'><pre>376</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediates, by finding the repetition size of Imm.</pre></td></tr><tr><td class='line-number'><a name='L377' href='#L377'><pre>377</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  unsigned BigSize = 64;</pre></td></tr><tr><td class='line-number'><a name='L378' href='#L378'><pre>378</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L379' href='#L379'><pre>379</pre></a></td><td class='covered-line'><pre>515</pre></td><td class='code'><pre>  do {</pre></td></tr><tr><td class='line-number'><a name='L380' href='#L380'><pre>380</pre></a></td><td class='covered-line'><pre>515</pre></td><td class='code'><pre>    BigSize /= 2;</pre></td></tr><tr><td class='line-number'><a name='L381' href='#L381'><pre>381</pre></a></td><td class='covered-line'><pre>515</pre></td><td class='code'><pre>    uint64_t Mask = (1ULL &lt;&lt; BigSize) - 1;</pre></td></tr><tr><td class='line-number'><a name='L382' href='#L382'><pre>382</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L383' href='#L383'><pre>383</pre></a></td><td class='covered-line'><pre>515</pre></td><td class='code'><pre>    if ((Imm &amp; Mask) != ((Imm &gt;&gt; BigSize) &amp; Mask)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L383' href='#L383'><span>383:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>458</span>, <span class='None'>False</span>: <span class='covered-line'>57</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L384' href='#L384'><pre>384</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>      BigSize *= 2;</pre></td></tr><tr><td class='line-number'><a name='L385' href='#L385'><pre>385</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>      break;</pre></td></tr><tr><td class='line-number'><a name='L386' href='#L386'><pre>386</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L387' href='#L387'><pre>387</pre></a></td><td class='covered-line'><pre>515</pre></td><td class='code'><pre>  } while (<div class='tooltip'>BigSize &gt; 2<span class='tooltip-content'>57</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L387' href='#L387'><span>387:12</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>57</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L388' href='#L388'><pre>388</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L389' href='#L389'><pre>389</pre></a></td><td class='uncovered-line'><pre>0</pre></td><td class='code'><pre>  uint64_t BigMask = ((uint64_t)-1LL) &gt;&gt; (64 - BigSize);</pre></td></tr><tr><td class='line-number'><a name='L390' href='#L390'><pre>390</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L391' href='#L391'><pre>391</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the last bit of each run of ones, circularly. For runs which wrap</pre></td></tr><tr><td class='line-number'><a name='L392' href='#L392'><pre>392</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // around from bit 0 to bit 63, this is the bit before the most-significant</pre></td></tr><tr><td class='line-number'><a name='L393' href='#L393'><pre>393</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // zero, otherwise it is the least-significant bit in the run of ones.</pre></td></tr><tr><td class='line-number'><a name='L394' href='#L394'><pre>394</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  uint64_t RunStarts = Imm &amp; ~rotl&lt;uint64_t&gt;(Imm, 1);</pre></td></tr><tr><td class='line-number'><a name='L395' href='#L395'><pre>395</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L396' href='#L396'><pre>396</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Find the smaller repetition size of the two possible logical immediates by</pre></td></tr><tr><td class='line-number'><a name='L397' href='#L397'><pre>397</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // counting the number of runs of one-bits within the BigSize-bit value. Both</pre></td></tr><tr><td class='line-number'><a name='L398' href='#L398'><pre>398</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // sizes may be the same. The EOR may add one or subtract one from the</pre></td></tr><tr><td class='line-number'><a name='L399' href='#L399'><pre>399</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // power-of-two count that can be represented by a logical immediate, or it</pre></td></tr><tr><td class='line-number'><a name='L400' href='#L400'><pre>400</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // may be left unchanged.</pre></td></tr><tr><td class='line-number'><a name='L401' href='#L401'><pre>401</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  int RunsPerBigChunk = popcount(RunStarts &amp; BigMask);</pre></td></tr><tr><td class='line-number'><a name='L402' href='#L402'><pre>402</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L403' href='#L403'><pre>403</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  static const int8_t BigToSmallSizeTable[32] = {</pre></td></tr><tr><td class='line-number'><a name='L404' href='#L404'><pre>404</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>      -1, -1, 0,  1,  2,  2,  -1, 3,  3,  3,  -1, -1, -1, -1, -1, 4,</pre></td></tr><tr><td class='line-number'><a name='L405' href='#L405'><pre>405</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>      4,  4,  -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 5,</pre></td></tr><tr><td class='line-number'><a name='L406' href='#L406'><pre>406</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L407' href='#L407'><pre>407</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L408' href='#L408'><pre>408</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  int BigToSmallShift = BigToSmallSizeTable[RunsPerBigChunk];</pre></td></tr><tr><td class='line-number'><a name='L409' href='#L409'><pre>409</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L410' href='#L410'><pre>410</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Early-exit if the big chunk couldn&apos;t be a power-of-two number of runs</pre></td></tr><tr><td class='line-number'><a name='L411' href='#L411'><pre>411</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EORed with another single run.</pre></td></tr><tr><td class='line-number'><a name='L412' href='#L412'><pre>412</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  if (BigToSmallShift == -1)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L412' href='#L412'><span>412:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>133</span>, <span class='None'>False</span>: <span class='covered-line'>325</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L413' href='#L413'><pre>413</pre></a></td><td class='covered-line'><pre>133</pre></td><td class='code'><pre>    return false;</pre></td></tr><tr><td class='line-number'><a name='L414' href='#L414'><pre>414</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L415' href='#L415'><pre>415</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  unsigned SmallSize = BigSize &gt;&gt; BigToSmallShift;</pre></td></tr><tr><td class='line-number'><a name='L416' href='#L416'><pre>416</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L417' href='#L417'><pre>417</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 64-bit values with a bit set every (1 &lt;&lt; index) bits.</pre></td></tr><tr><td class='line-number'><a name='L418' href='#L418'><pre>418</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  static const uint64_t RepeatedOnesTable[] = {</pre></td></tr><tr><td class='line-number'><a name='L419' href='#L419'><pre>419</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      0xffffffffffffffff, 0x5555555555555555, 0x1111111111111111,</pre></td></tr><tr><td class='line-number'><a name='L420' href='#L420'><pre>420</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      0x0101010101010101, 0x0001000100010001, 0x0000000100000001,</pre></td></tr><tr><td class='line-number'><a name='L421' href='#L421'><pre>421</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>      0x0000000000000001,</pre></td></tr><tr><td class='line-number'><a name='L422' href='#L422'><pre>422</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  };</pre></td></tr><tr><td class='line-number'><a name='L423' href='#L423'><pre>423</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L424' href='#L424'><pre>424</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // This RepeatedOnesTable lookup is a faster implementation of the division</pre></td></tr><tr><td class='line-number'><a name='L425' href='#L425'><pre>425</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 0xffffffffffffffff / ((1 &lt;&lt; SmallSize) - 1), and can be thought of as</pre></td></tr><tr><td class='line-number'><a name='L426' href='#L426'><pre>426</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // dividing the 64-bit value into fields of width SmallSize, and placing a</pre></td></tr><tr><td class='line-number'><a name='L427' href='#L427'><pre>427</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // one in the least significant bit of each field.</pre></td></tr><tr><td class='line-number'><a name='L428' href='#L428'><pre>428</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  uint64_t SmallOnes = RepeatedOnesTable[countr_zero(SmallSize)];</pre></td></tr><tr><td class='line-number'><a name='L429' href='#L429'><pre>429</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L430' href='#L430'><pre>430</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Now we try to find the number of ones in each of the smaller repetitions,</pre></td></tr><tr><td class='line-number'><a name='L431' href='#L431'><pre>431</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // by looking at runs of ones in Imm. This can take three attempts, as the</pre></td></tr><tr><td class='line-number'><a name='L432' href='#L432'><pre>432</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // EOR may have changed the length of the first two runs we find.</pre></td></tr><tr><td class='line-number'><a name='L433' href='#L433'><pre>433</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L434' href='#L434'><pre>434</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Rotate a run of ones so we can count the number of trailing set bits.</pre></td></tr><tr><td class='line-number'><a name='L435' href='#L435'><pre>435</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  int Rotation = countr_zero(RunStarts);</pre></td></tr><tr><td class='line-number'><a name='L436' href='#L436'><pre>436</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>  uint64_t RotatedImm = rotr&lt;uint64_t&gt;(Imm, Rotation);</pre></td></tr><tr><td class='line-number'><a name='L437' href='#L437'><pre>437</pre></a></td><td class='covered-line'><pre>1.16k</pre></td><td class='code'><pre>  for (int Attempt = 0; Attempt &lt; 3; <div class='tooltip'>++Attempt<span class='tooltip-content'>839</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L437' href='#L437'><span>437:25</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>891</span>, <span class='None'>False</span>: <span class='covered-line'>273</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L438' href='#L438'><pre>438</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    unsigned RunLength = countr_one(RotatedImm);</pre></td></tr><tr><td class='line-number'><a name='L439' href='#L439'><pre>439</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L440' href='#L440'><pre>440</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Construct candidate values BigImm and SmallImm, such that if these two</pre></td></tr><tr><td class='line-number'><a name='L441' href='#L441'><pre>441</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // values are encodable, we have a solution. (SmallImm is constructed to be</pre></td></tr><tr><td class='line-number'><a name='L442' href='#L442'><pre>442</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // encodable, but this isn&apos;t guaranteed when RunLength &gt;= SmallSize)</pre></td></tr><tr><td class='line-number'><a name='L443' href='#L443'><pre>443</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    uint64_t SmallImm =</pre></td></tr><tr><td class='line-number'><a name='L444' href='#L444'><pre>444</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>        rotl&lt;uint64_t&gt;((SmallOnes &lt;&lt; RunLength) - SmallOnes, Rotation);</pre></td></tr><tr><td class='line-number'><a name='L445' href='#L445'><pre>445</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    uint64_t BigImm = Imm ^ SmallImm;</pre></td></tr><tr><td class='line-number'><a name='L446' href='#L446'><pre>446</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L447' href='#L447'><pre>447</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    uint64_t BigEncoding = 0;</pre></td></tr><tr><td class='line-number'><a name='L448' href='#L448'><pre>448</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    uint64_t SmallEncoding = 0;</pre></td></tr><tr><td class='line-number'><a name='L449' href='#L449'><pre>449</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>    if (AArch64_AM::processLogicalImmediate(BigImm, 64, BigEncoding) &amp;&amp;</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L449' href='#L449'><span>449:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>839</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L450' href='#L450'><pre>450</pre></a></td><td class='covered-line'><pre>891</pre></td><td class='code'><pre>        <div class='tooltip'>AArch64_AM::processLogicalImmediate(SmallImm, 64, SmallEncoding)<span class='tooltip-content'>52</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L450' href='#L450'><span>450:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L449'><span>449:9</span></a></span>) to (<span class='line-number'><a href='#L449'><span>450:73</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (449:9)
     Condition C2 --> (450:9)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  -  = F      }
  2 { T,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: not covered
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L451' href='#L451'><pre>451</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      Insn.push_back({AArch64::ORRXri, 0, SmallEncoding});</pre></td></tr><tr><td class='line-number'><a name='L452' href='#L452'><pre>452</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      Insn.push_back({AArch64::EORXri, 1, BigEncoding});</pre></td></tr><tr><td class='line-number'><a name='L453' href='#L453'><pre>453</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>      return true;</pre></td></tr><tr><td class='line-number'><a name='L454' href='#L454'><pre>454</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L455' href='#L455'><pre>455</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L456' href='#L456'><pre>456</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>    // Rotate to the next run of ones</pre></td></tr><tr><td class='line-number'><a name='L457' href='#L457'><pre>457</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>    Rotation += countr_zero(rotr&lt;uint64_t&gt;(RunStarts, Rotation) &amp; ~1);</pre></td></tr><tr><td class='line-number'><a name='L458' href='#L458'><pre>458</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>    RotatedImm = rotr&lt;uint64_t&gt;(Imm, Rotation);</pre></td></tr><tr><td class='line-number'><a name='L459' href='#L459'><pre>459</pre></a></td><td class='covered-line'><pre>839</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L460' href='#L460'><pre>460</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L461' href='#L461'><pre>461</pre></a></td><td class='covered-line'><pre>273</pre></td><td class='code'><pre>  return false;</pre></td></tr><tr><td class='line-number'><a name='L462' href='#L462'><pre>462</pre></a></td><td class='covered-line'><pre>325</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L463' href='#L463'><pre>463</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L464' href='#L464'><pre>464</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// \brief Expand a MOVi32imm or MOVi64imm pseudo instruction to a</pre></td></tr><tr><td class='line-number'><a name='L465' href='#L465'><pre>465</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// MOVZ or MOVN of width BitSize followed by up to 3 MOVK instructions.</pre></td></tr><tr><td class='line-number'><a name='L466' href='#L466'><pre>466</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>static inline void expandMOVImmSimple(uint64_t Imm, unsigned BitSize,</pre></td></tr><tr><td class='line-number'><a name='L467' href='#L467'><pre>467</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>              unsigned OneChunks, unsigned ZeroChunks,</pre></td></tr><tr><td class='line-number'><a name='L468' href='#L468'><pre>468</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>              SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L469' href='#L469'><pre>469</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  const unsigned Mask = 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L470' href='#L470'><pre>470</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L471' href='#L471'><pre>471</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use a MOVZ or MOVN instruction to set the high bits, followed by one or</pre></td></tr><tr><td class='line-number'><a name='L472' href='#L472'><pre>472</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // more MOVK instructions to insert additional 16-bit portions into the</pre></td></tr><tr><td class='line-number'><a name='L473' href='#L473'><pre>473</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // lower bits.</pre></td></tr><tr><td class='line-number'><a name='L474' href='#L474'><pre>474</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  bool isNeg = false;</pre></td></tr><tr><td class='line-number'><a name='L475' href='#L475'><pre>475</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L476' href='#L476'><pre>476</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Use MOVN to materialize the high bits if we have more all one chunks</pre></td></tr><tr><td class='line-number'><a name='L477' href='#L477'><pre>477</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // than all zero chunks.</pre></td></tr><tr><td class='line-number'><a name='L478' href='#L478'><pre>478</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  if (OneChunks &gt; ZeroChunks) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L478' href='#L478'><span>478:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>41.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L479' href='#L479'><pre>479</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    isNeg = true;</pre></td></tr><tr><td class='line-number'><a name='L480' href='#L480'><pre>480</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>    Imm = ~Imm;</pre></td></tr><tr><td class='line-number'><a name='L481' href='#L481'><pre>481</pre></a></td><td class='covered-line'><pre>1.15k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L482' href='#L482'><pre>482</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L483' href='#L483'><pre>483</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  unsigned FirstOpc;</pre></td></tr><tr><td class='line-number'><a name='L484' href='#L484'><pre>484</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  if (BitSize == 32) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L484' href='#L484'><span>484:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30.1k</span>, <span class='None'>False</span>: <span class='covered-line'>12.7k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L485' href='#L485'><pre>485</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    Imm &amp;= (1LL &lt;&lt; 32) - 1;</pre></td></tr><tr><td class='line-number'><a name='L486' href='#L486'><pre>486</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>    FirstOpc = (isNeg ? <div class='tooltip'>AArch64::MOVNWi<span class='tooltip-content'>600</span></div> : <div class='tooltip'>AArch64::MOVZWi<span class='tooltip-content'>29.5k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L486' href='#L486'><span>486:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>600</span>, <span class='None'>False</span>: <span class='covered-line'>29.5k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L487' href='#L487'><pre>487</pre></a></td><td class='covered-line'><pre>30.1k</pre></td><td class='code'><pre>  } else {</pre></td></tr><tr><td class='line-number'><a name='L488' href='#L488'><pre>488</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>    FirstOpc = (isNeg ? <div class='tooltip'>AArch64::MOVNXi<span class='tooltip-content'>557</span></div> : <div class='tooltip'>AArch64::MOVZXi<span class='tooltip-content'>12.1k</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L488' href='#L488'><span>488:17</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>557</span>, <span class='None'>False</span>: <span class='covered-line'>12.1k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L489' href='#L489'><pre>489</pre></a></td><td class='covered-line'><pre>12.7k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L490' href='#L490'><pre>490</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  unsigned Shift = 0;     // LSL amount for high bits with MOVZ/MOVN</pre></td></tr><tr><td class='line-number'><a name='L491' href='#L491'><pre>491</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  unsigned LastShift = 0; // LSL amount for last MOVK</pre></td></tr><tr><td class='line-number'><a name='L492' href='#L492'><pre>492</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  if (Imm != 0) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L492' href='#L492'><span>492:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>38.9k</span>, <span class='None'>False</span>: <span class='covered-line'>3.97k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L493' href='#L493'><pre>493</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    unsigned LZ = llvm::countl_zero(Imm);</pre></td></tr><tr><td class='line-number'><a name='L494' href='#L494'><pre>494</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    unsigned TZ = llvm::countr_zero(Imm);</pre></td></tr><tr><td class='line-number'><a name='L495' href='#L495'><pre>495</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    Shift = (TZ / 16) * 16;</pre></td></tr><tr><td class='line-number'><a name='L496' href='#L496'><pre>496</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>    LastShift = ((63 - LZ) / 16) * 16;</pre></td></tr><tr><td class='line-number'><a name='L497' href='#L497'><pre>497</pre></a></td><td class='covered-line'><pre>38.9k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L498' href='#L498'><pre>498</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  unsigned Imm16 = (Imm &gt;&gt; Shift) &amp; Mask;</pre></td></tr><tr><td class='line-number'><a name='L499' href='#L499'><pre>499</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L500' href='#L500'><pre>500</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  Insn.push_back({ FirstOpc, Imm16,</pre></td></tr><tr><td class='line-number'><a name='L501' href='#L501'><pre>501</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>                   AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) });</pre></td></tr><tr><td class='line-number'><a name='L502' href='#L502'><pre>502</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L503' href='#L503'><pre>503</pre></a></td><td class='covered-line'><pre>42.9k</pre></td><td class='code'><pre>  if (Shift == LastShift)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L503' href='#L503'><span>503:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>41.6k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L504' href='#L504'><pre>504</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L505' href='#L505'><pre>505</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L506' href='#L506'><pre>506</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // If a MOVN was used for the high bits of a negative value, flip the rest</pre></td></tr><tr><td class='line-number'><a name='L507' href='#L507'><pre>507</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of the bits back for use with MOVK.</pre></td></tr><tr><td class='line-number'><a name='L508' href='#L508'><pre>508</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  if (isNeg)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L508' href='#L508'><span>508:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>55</span>, <span class='None'>False</span>: <span class='covered-line'>1.22k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L509' href='#L509'><pre>509</pre></a></td><td class='covered-line'><pre>55</pre></td><td class='code'><pre>    Imm = ~Imm;</pre></td></tr><tr><td class='line-number'><a name='L510' href='#L510'><pre>510</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L511' href='#L511'><pre>511</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>  unsigned Opc = (BitSize == 32 ? <div class='tooltip'>AArch64::MOVKWi<span class='tooltip-content'>398</span></div> : <div class='tooltip'>AArch64::MOVKXi<span class='tooltip-content'>883</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L511' href='#L511'><span>511:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>398</span>, <span class='None'>False</span>: <span class='covered-line'>883</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L512' href='#L512'><pre>512</pre></a></td><td class='covered-line'><pre>3.35k</pre></td><td class='code'><pre>  while (Shift &lt; LastShift) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L512' href='#L512'><span>512:10</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.07k</span>, <span class='None'>False</span>: <span class='covered-line'>1.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L513' href='#L513'><pre>513</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    Shift += 16;</pre></td></tr><tr><td class='line-number'><a name='L514' href='#L514'><pre>514</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    Imm16 = (Imm &gt;&gt; Shift) &amp; Mask;</pre></td></tr><tr><td class='line-number'><a name='L515' href='#L515'><pre>515</pre></a></td><td class='covered-line'><pre>2.07k</pre></td><td class='code'><pre>    if (Imm16 == (isNeg ? <div class='tooltip'>Mask<span class='tooltip-content'>113</span></div> : <div class='tooltip'>0<span class='tooltip-content'>1.96k</span></div>))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>140</span>, <span class='None'>False</span>: <span class='covered-line'>1.93k</span>]
  Branch (<span class='line-number'><a name='L515' href='#L515'><span>515:19</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113</span>, <span class='None'>False</span>: <span class='covered-line'>1.96k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L516' href='#L516'><pre>516</pre></a></td><td class='covered-line'><pre>140</pre></td><td class='code'><pre>      continue; // This 16-bit portion is already set correctly.</pre></td></tr><tr><td class='line-number'><a name='L517' href='#L517'><pre>517</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L518' href='#L518'><pre>518</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>    Insn.push_back({ Opc, Imm16,</pre></td></tr><tr><td class='line-number'><a name='L519' href='#L519'><pre>519</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>                     AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) });</pre></td></tr><tr><td class='line-number'><a name='L520' href='#L520'><pre>520</pre></a></td><td class='covered-line'><pre>1.93k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L521' href='#L521'><pre>521</pre></a></td><td class='covered-line'><pre>1.28k</pre></td><td class='code'><pre>}</pre></td></tr><tr><td class='line-number'><a name='L522' href='#L522'><pre>522</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L523' href='#L523'><pre>523</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// Expand a MOVi32imm or MOVi64imm pseudo instruction to one or more</pre></td></tr><tr><td class='line-number'><a name='L524' href='#L524'><pre>524</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>/// real move-immediate instructions to synthesize the immediate.</pre></td></tr><tr><td class='line-number'><a name='L525' href='#L525'><pre>525</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>void AArch64_IMM::expandMOVImm(uint64_t Imm, unsigned BitSize,</pre></td></tr><tr><td class='line-number'><a name='L526' href='#L526'><pre>526</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>                               SmallVectorImpl&lt;ImmInsnModel&gt; &amp;Insn) {</pre></td></tr><tr><td class='line-number'><a name='L527' href='#L527'><pre>527</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>  const unsigned Mask = 0xFFFF;</pre></td></tr><tr><td class='line-number'><a name='L528' href='#L528'><pre>528</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L529' href='#L529'><pre>529</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Scan the immediate and count the number of 16-bit chunks which are either</pre></td></tr><tr><td class='line-number'><a name='L530' href='#L530'><pre>530</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // all ones or all zeros.</pre></td></tr><tr><td class='line-number'><a name='L531' href='#L531'><pre>531</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>  unsigned OneChunks = 0;</pre></td></tr><tr><td class='line-number'><a name='L532' href='#L532'><pre>532</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>  unsigned ZeroChunks = 0;</pre></td></tr><tr><td class='line-number'><a name='L533' href='#L533'><pre>533</pre></a></td><td class='covered-line'><pre>156k</pre></td><td class='code'><pre>  for (unsigned Shift = 0; Shift &lt; BitSize; <div class='tooltip'>Shift += 16<span class='tooltip-content'>113k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L533' href='#L533'><span>533:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>113k</span>, <span class='None'>False</span>: <span class='covered-line'>43.4k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L534' href='#L534'><pre>534</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    const unsigned Chunk = (Imm &gt;&gt; Shift) &amp; Mask;</pre></td></tr><tr><td class='line-number'><a name='L535' href='#L535'><pre>535</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>    if (Chunk == Mask)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L535' href='#L535'><span>535:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.84k</span>, <span class='None'>False</span>: <span class='covered-line'>110k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L536' href='#L536'><pre>536</pre></a></td><td class='covered-line'><pre>2.84k</pre></td><td class='code'><pre>      OneChunks++;</pre></td></tr><tr><td class='line-number'><a name='L537' href='#L537'><pre>537</pre></a></td><td class='covered-line'><pre>110k</pre></td><td class='code'><pre>    else if (Chunk == 0)</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L537' href='#L537'><span>537:14</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>68.3k</span>, <span class='None'>False</span>: <span class='covered-line'>42.3k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L538' href='#L538'><pre>538</pre></a></td><td class='covered-line'><pre>68.3k</pre></td><td class='code'><pre>      ZeroChunks++;</pre></td></tr><tr><td class='line-number'><a name='L539' href='#L539'><pre>539</pre></a></td><td class='covered-line'><pre>113k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L540' href='#L540'><pre>540</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L541' href='#L541'><pre>541</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer MOVZ/MOVN over ORR because of the rules for the &quot;mov&quot; alias.</pre></td></tr><tr><td class='line-number'><a name='L542' href='#L542'><pre>542</pre></a></td><td class='covered-line'><pre>43.4k</pre></td><td class='code'><pre>  if ((BitSize / 16) - OneChunks &lt;= 1 || <div class='tooltip'>(BitSize / 16) - ZeroChunks &lt;= 1<span class='tooltip-content'>42.3k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>1.15k</span>, <span class='None'>False</span>: <span class='covered-line'>42.3k</span>]
  Branch (<span class='line-number'><a name='L542' href='#L542'><span>542:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>40.4k</span>, <span class='None'>False</span>: <span class='covered-line'>1.85k</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L542'><span>542:7</span></a></span>) to (<span class='line-number'><a href='#L542'><span>542:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (542:7)
     Condition C2 --> (542:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L543' href='#L543'><pre>543</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    expandMOVImmSimple(Imm, BitSize, OneChunks, ZeroChunks, Insn);</pre></td></tr><tr><td class='line-number'><a name='L544' href='#L544'><pre>544</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L545' href='#L545'><pre>545</pre></a></td><td class='covered-line'><pre>41.6k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L546' href='#L546'><pre>546</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L547' href='#L547'><pre>547</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try a single ORR.</pre></td></tr><tr><td class='line-number'><a name='L548' href='#L548'><pre>548</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  uint64_t UImm = Imm &lt;&lt; (64 - BitSize) &gt;&gt; (64 - BitSize);</pre></td></tr><tr><td class='line-number'><a name='L549' href='#L549'><pre>549</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  uint64_t Encoding;</pre></td></tr><tr><td class='line-number'><a name='L550' href='#L550'><pre>550</pre></a></td><td class='covered-line'><pre>1.85k</pre></td><td class='code'><pre>  if (AArch64_AM::processLogicalImmediate(UImm, BitSize, Encoding)) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L550' href='#L550'><span>550:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>282</span>, <span class='None'>False</span>: <span class='covered-line'>1.56k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L551' href='#L551'><pre>551</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>    unsigned Opc = (BitSize == 32 ? <div class='tooltip'>AArch64::ORRWri<span class='tooltip-content'>52</span></div> : <div class='tooltip'>AArch64::ORRXri<span class='tooltip-content'>230</span></div>);</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L551' href='#L551'><span>551:21</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>230</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L552' href='#L552'><pre>552</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>    Insn.push_back({ Opc, 0, Encoding });</pre></td></tr><tr><td class='line-number'><a name='L553' href='#L553'><pre>553</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L554' href='#L554'><pre>554</pre></a></td><td class='covered-line'><pre>282</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L555' href='#L555'><pre>555</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L556' href='#L556'><pre>556</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // One to up three instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L557' href='#L557'><pre>557</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L558' href='#L558'><pre>558</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer MOVZ/MOVN followed by MOVK; it&apos;s more readable, and possibly the</pre></td></tr><tr><td class='line-number'><a name='L559' href='#L559'><pre>559</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // fastest sequence with fast literal generation.</pre></td></tr><tr><td class='line-number'><a name='L560' href='#L560'><pre>560</pre></a></td><td class='covered-line'><pre>1.56k</pre></td><td class='code'><pre>  if (OneChunks &gt;= (BitSize / 16) - 2 || <div class='tooltip'>ZeroChunks &gt;= (BitSize / 16) - 2<span class='tooltip-content'>1.13k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>433</span>, <span class='None'>False</span>: <span class='covered-line'>1.13k</span>]
  Branch (<span class='line-number'><a name='L560' href='#L560'><span>560:42</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>489</span>, <span class='None'>False</span>: <span class='covered-line'>647</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L560'><span>560:7</span></a></span>) to (<span class='line-number'><a href='#L560'><span>560:74</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (560:7)
     Condition C2 --> (560:42)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L561' href='#L561'><pre>561</pre></a></td><td class='covered-line'><pre>922</pre></td><td class='code'><pre>    expandMOVImmSimple(Imm, BitSize, OneChunks, ZeroChunks, Insn);</pre></td></tr><tr><td class='line-number'><a name='L562' href='#L562'><pre>562</pre></a></td><td class='covered-line'><pre>922</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L563' href='#L563'><pre>563</pre></a></td><td class='covered-line'><pre>922</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L564' href='#L564'><pre>564</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L565' href='#L565'><pre>565</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>  assert(BitSize == 64 &amp;&amp; &quot;All 32-bit immediates can be expanded with a&quot;</pre></td></tr><tr><td class='line-number'><a name='L566' href='#L566'><pre>566</pre></a></td><td class='covered-line'><pre>647</pre></td><td class='code'><pre>                          &quot;MOVZ/MOVK pair&quot;);</pre></td></tr><tr><td class='line-number'><a name='L567' href='#L567'><pre>567</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L568' href='#L568'><pre>568</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Try other two-instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L569' href='#L569'><pre>569</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L570' href='#L570'><pre>570</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // 64-bit ORR followed by MOVK.</pre></td></tr><tr><td class='line-number'><a name='L571' href='#L571'><pre>571</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We try to construct the ORR immediate in three different ways: either we</pre></td></tr><tr><td class='line-number'><a name='L572' href='#L572'><pre>572</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // zero out the chunk which will be replaced, we fill the chunk which will</pre></td></tr><tr><td class='line-number'><a name='L573' href='#L573'><pre>573</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // be replaced with ones, or we take the bit pattern from the other half of</pre></td></tr><tr><td class='line-number'><a name='L574' href='#L574'><pre>574</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the 64-bit immediate. This is comprehensive because of the way ORR</pre></td></tr><tr><td class='line-number'><a name='L575' href='#L575'><pre>575</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // immediates are constructed.</pre></td></tr><tr><td class='line-number'><a name='L576' href='#L576'><pre>576</pre></a></td><td class='covered-line'><pre>2.83k</pre></td><td class='code'><pre>  <div class='tooltip'>for (unsigned Shift = 0; <span class='tooltip-content'>647</span></div>Shift &lt; BitSize; <div class='tooltip'>Shift += 16<span class='tooltip-content'>2.19k</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L576' href='#L576'><span>576:28</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>2.34k</span>, <span class='None'>False</span>: <span class='covered-line'>490</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L577' href='#L577'><pre>577</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    uint64_t ShiftedMask = (0xFFFFULL &lt;&lt; Shift);</pre></td></tr><tr><td class='line-number'><a name='L578' href='#L578'><pre>578</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    uint64_t ZeroChunk = UImm &amp; ~ShiftedMask;</pre></td></tr><tr><td class='line-number'><a name='L579' href='#L579'><pre>579</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    uint64_t OneChunk = UImm | ShiftedMask;</pre></td></tr><tr><td class='line-number'><a name='L580' href='#L580'><pre>580</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    uint64_t RotatedImm = (UImm &lt;&lt; 32) | (UImm &gt;&gt; 32);</pre></td></tr><tr><td class='line-number'><a name='L581' href='#L581'><pre>581</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    uint64_t ReplicateChunk = ZeroChunk | (RotatedImm &amp; ShiftedMask);</pre></td></tr><tr><td class='line-number'><a name='L582' href='#L582'><pre>582</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>    if (AArch64_AM::processLogicalImmediate(ZeroChunk, BitSize, Encoding) ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L582' href='#L582'><span>582:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>62</span>, <span class='None'>False</span>: <span class='covered-line'>2.28k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L583' href='#L583'><pre>583</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>        <div class='tooltip'>AArch64_AM::processLogicalImmediate(OneChunk, BitSize, Encoding)<span class='tooltip-content'>2.28k</span></div> ||</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L583' href='#L583'><span>583:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>17</span>, <span class='None'>False</span>: <span class='covered-line'>2.27k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L584' href='#L584'><pre>584</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>        AArch64_AM::processLogicalImmediate(ReplicateChunk, BitSize,</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L584' href='#L584'><span>584:9</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>78</span>, <span class='None'>False</span>: <span class='covered-line'>2.19k</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L585' href='#L585'><pre>585</pre></a></td><td class='covered-line'><pre>2.27k</pre></td><td class='code'><pre>                                            Encoding)) {</pre><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L582'><span>582:9</span></a></span>) to (<span class='line-number'><a href='#L582'><span>585:54</span></a></span>)

  Number of Conditions: 3
     Condition C1 --> (582:9)
     Condition C2 --> (583:9)
     Condition C3 --> (584:9)

  Executed MC/DC Test Vectors:

     C1, C2, C3    Result
  1 { F,  F,  F  = F      }
  2 { T,  -,  -  = T      }
  3 { F,  F,  T  = T      }
  4 { F,  T,  -  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,4)
  C3-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L586' href='#L586'><pre>586</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create the ORR-immediate instruction.</pre></td></tr><tr><td class='line-number'><a name='L587' href='#L587'><pre>587</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      Insn.push_back({ AArch64::ORRXri, 0, Encoding });</pre></td></tr><tr><td class='line-number'><a name='L588' href='#L588'><pre>588</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L589' href='#L589'><pre>589</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>      // Create the MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L590' href='#L590'><pre>590</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      const unsigned Imm16 = getChunk(UImm, Shift / 16);</pre></td></tr><tr><td class='line-number'><a name='L591' href='#L591'><pre>591</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      Insn.push_back({ AArch64::MOVKXi, Imm16,</pre></td></tr><tr><td class='line-number'><a name='L592' href='#L592'><pre>592</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>           AArch64_AM::getShifterImm(AArch64_AM::LSL, Shift) });</pre></td></tr><tr><td class='line-number'><a name='L593' href='#L593'><pre>593</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>      return;</pre></td></tr><tr><td class='line-number'><a name='L594' href='#L594'><pre>594</pre></a></td><td class='covered-line'><pre>157</pre></td><td class='code'><pre>    }</pre></td></tr><tr><td class='line-number'><a name='L595' href='#L595'><pre>595</pre></a></td><td class='covered-line'><pre>2.34k</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L596' href='#L596'><pre>596</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L597' href='#L597'><pre>597</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attempt to use a sequence of two ORR-immediate instructions.</pre></td></tr><tr><td class='line-number'><a name='L598' href='#L598'><pre>598</pre></a></td><td class='covered-line'><pre>490</pre></td><td class='code'><pre>  if (tryOrrOfLogicalImmediates(Imm, Insn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L598' href='#L598'><span>598:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>23</span>, <span class='None'>False</span>: <span class='covered-line'>467</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L599' href='#L599'><pre>599</pre></a></td><td class='covered-line'><pre>23</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L600' href='#L600'><pre>600</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L601' href='#L601'><pre>601</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attempt to use a sequence of ORR-immediate followed by AND-immediate.</pre></td></tr><tr><td class='line-number'><a name='L602' href='#L602'><pre>602</pre></a></td><td class='covered-line'><pre>467</pre></td><td class='code'><pre>  if (tryAndOfLogicalImmediates(Imm, Insn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L602' href='#L602'><span>602:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>9</span>, <span class='None'>False</span>: <span class='covered-line'>458</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L603' href='#L603'><pre>603</pre></a></td><td class='covered-line'><pre>9</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L604' href='#L604'><pre>604</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L605' href='#L605'><pre>605</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Attempt to use a sequence of ORR-immediate followed by EOR-immediate.</pre></td></tr><tr><td class='line-number'><a name='L606' href='#L606'><pre>606</pre></a></td><td class='covered-line'><pre>458</pre></td><td class='code'><pre>  if (tryEorOfLogicalImmediates(UImm, Insn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L606' href='#L606'><span>606:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>52</span>, <span class='None'>False</span>: <span class='covered-line'>406</span>]
</pre></div></td></tr><tr><td class='line-number'><a name='L607' href='#L607'><pre>607</pre></a></td><td class='covered-line'><pre>52</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L608' href='#L608'><pre>608</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L609' href='#L609'><pre>609</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // FIXME: Add more two-instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L610' href='#L610'><pre>610</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L611' href='#L611'><pre>611</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Three instruction sequences.</pre></td></tr><tr><td class='line-number'><a name='L612' href='#L612'><pre>612</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  //</pre></td></tr><tr><td class='line-number'><a name='L613' href='#L613'><pre>613</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Prefer MOVZ/MOVN followed by two MOVK; it&apos;s more readable, and possibly</pre></td></tr><tr><td class='line-number'><a name='L614' href='#L614'><pre>614</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // the fastest sequence with fast literal generation. (If neither MOVK is</pre></td></tr><tr><td class='line-number'><a name='L615' href='#L615'><pre>615</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // part of a fast literal generation pair, it could be slower than the</pre></td></tr><tr><td class='line-number'><a name='L616' href='#L616'><pre>616</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // four-instruction sequence, but we won&apos;t worry about that for now.)</pre></td></tr><tr><td class='line-number'><a name='L617' href='#L617'><pre>617</pre></a></td><td class='covered-line'><pre>406</pre></td><td class='code'><pre>  if (OneChunks || <div class='tooltip'>ZeroChunks<span class='tooltip-content'>376</span></div>) {</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>30</span>, <span class='None'>False</span>: <span class='covered-line'>376</span>]
  Branch (<span class='line-number'><a name='L617' href='#L617'><span>617:20</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>34</span>, <span class='None'>False</span>: <span class='covered-line'>342</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L617'><span>617:7</span></a></span>) to (<span class='line-number'><a href='#L617'><span>617:30</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (617:7)
     Condition C2 --> (617:20)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { F,  F  = F      }
  2 { T,  -  = T      }
  3 { F,  T  = T      }

  C1-Pair: covered: (1,2)
  C2-Pair: covered: (1,3)
  MC/DC Coverage for Expression: 100.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L618' href='#L618'><pre>618</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    expandMOVImmSimple(Imm, BitSize, OneChunks, ZeroChunks, Insn);</pre></td></tr><tr><td class='line-number'><a name='L619' href='#L619'><pre>619</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L620' href='#L620'><pre>620</pre></a></td><td class='covered-line'><pre>64</pre></td><td class='code'><pre>  }</pre></td></tr><tr><td class='line-number'><a name='L621' href='#L621'><pre>621</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L622' href='#L622'><pre>622</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check for identical 16-bit chunks within the constant and if so materialize</pre></td></tr><tr><td class='line-number'><a name='L623' href='#L623'><pre>623</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // them with a single ORR instruction. The remaining one or two 16-bit chunks</pre></td></tr><tr><td class='line-number'><a name='L624' href='#L624'><pre>624</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // will be materialized with MOVK instructions.</pre></td></tr><tr><td class='line-number'><a name='L625' href='#L625'><pre>625</pre></a></td><td class='covered-line'><pre>342</pre></td><td class='code'><pre>  if (BitSize == 64 &amp;&amp; tryToreplicateChunks(UImm, Insn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>342</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L625' href='#L625'><span>625:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>35</span>, <span class='None'>False</span>: <span class='covered-line'>307</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L625'><span>625:7</span></a></span>) to (<span class='line-number'><a href='#L625'><span>625:56</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (625:7)
     Condition C2 --> (625:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L626' href='#L626'><pre>626</pre></a></td><td class='covered-line'><pre>35</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L627' href='#L627'><pre>627</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L628' href='#L628'><pre>628</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // Check whether the constant contains a sequence of contiguous ones, which</pre></td></tr><tr><td class='line-number'><a name='L629' href='#L629'><pre>629</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // might be interrupted by one or two chunks. If so, materialize the sequence</pre></td></tr><tr><td class='line-number'><a name='L630' href='#L630'><pre>630</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // of contiguous ones with an ORR instruction. Materialize the chunks which</pre></td></tr><tr><td class='line-number'><a name='L631' href='#L631'><pre>631</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // are either interrupting the sequence or outside of the sequence with a</pre></td></tr><tr><td class='line-number'><a name='L632' href='#L632'><pre>632</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // MOVK instruction.</pre></td></tr><tr><td class='line-number'><a name='L633' href='#L633'><pre>633</pre></a></td><td class='covered-line'><pre>307</pre></td><td class='code'><pre>  if (BitSize == 64 &amp;&amp; trySequenceOfOnes(UImm, Insn))</pre><div class='expansion-view'><pre>  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:7</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>307</span>, <span class='red'>False</span>: <span class='uncovered-line'>0</span>]
  Branch (<span class='line-number'><a name='L633' href='#L633'><span>633:24</span></a></span>): [<span class='None'>True</span>: <span class='covered-line'>12</span>, <span class='None'>False</span>: <span class='covered-line'>295</span>]
</pre></div><div class='expansion-view'><pre>  MC/DC Decision Region (<span class='line-number'><a href='#L633'><span>633:7</span></a></span>) to (<span class='line-number'><a href='#L633'><span>633:53</span></a></span>)

  Number of Conditions: 2
     Condition C1 --> (633:7)
     Condition C2 --> (633:24)

  Executed MC/DC Test Vectors:

     C1, C2    Result
  1 { T,  F  = F      }
  2 { T,  T  = T      }

  C1-Pair: not covered
  C2-Pair: covered: (1,2)
  MC/DC Coverage for Expression: 50.00%
</pre></div></td></tr><tr><td class='line-number'><a name='L634' href='#L634'><pre>634</pre></a></td><td class='covered-line'><pre>12</pre></td><td class='code'><pre>    return;</pre></td></tr><tr><td class='line-number'><a name='L635' href='#L635'><pre>635</pre></a></td><td class='uncovered-line'></td><td class='code'><pre></pre></td></tr><tr><td class='line-number'><a name='L636' href='#L636'><pre>636</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // We found no possible two or three instruction sequence; use the general</pre></td></tr><tr><td class='line-number'><a name='L637' href='#L637'><pre>637</pre></a></td><td class='uncovered-line'></td><td class='code'><pre>  // four-instruction sequence.</pre></td></tr><tr><td class='line-number'><a name='L638' href='#L638'><pre>638</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>  expandMOVImmSimple(Imm, BitSize, OneChunks, ZeroChunks, Insn);</pre></td></tr><tr><td class='line-number'><a name='L639' href='#L639'><pre>639</pre></a></td><td class='covered-line'><pre>295</pre></td><td class='code'><pre>}</pre></td></tr></table></div></body></html>