# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"V:/Users/a1str/OneDrive - University of Maryland/Desktop/ENEE245/lab8/fullAdder.v" \
"V:/Users/a1str/OneDrive - University of Maryland/Desktop/ENEE245/lab8/halfAdder.v" \
"V:/Users/a1str/OneDrive - University of Maryland/Desktop/ENEE245/lab8/array.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
