#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23daec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23a9320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x23b0a90 .functor NOT 1, L_0x2406c40, C4<0>, C4<0>, C4<0>;
L_0x2406a20 .functor XOR 2, L_0x24068c0, L_0x2406980, C4<00>, C4<00>;
L_0x2406b30 .functor XOR 2, L_0x2406a20, L_0x2406a90, C4<00>, C4<00>;
v0x2403320_0 .net *"_ivl_10", 1 0, L_0x2406a90;  1 drivers
v0x2403420_0 .net *"_ivl_12", 1 0, L_0x2406b30;  1 drivers
v0x2403500_0 .net *"_ivl_2", 1 0, L_0x2406800;  1 drivers
v0x24035c0_0 .net *"_ivl_4", 1 0, L_0x24068c0;  1 drivers
v0x24036a0_0 .net *"_ivl_6", 1 0, L_0x2406980;  1 drivers
v0x24037d0_0 .net *"_ivl_8", 1 0, L_0x2406a20;  1 drivers
v0x24038b0_0 .net "a", 0 0, v0x2401260_0;  1 drivers
v0x2403950_0 .net "b", 0 0, v0x2401300_0;  1 drivers
v0x24039f0_0 .net "c", 0 0, v0x24013a0_0;  1 drivers
v0x2403a90_0 .var "clk", 0 0;
v0x2403b30_0 .net "d", 0 0, v0x24014e0_0;  1 drivers
v0x2403bd0_0 .net "out_pos_dut", 0 0, L_0x2406670;  1 drivers
v0x2403c70_0 .net "out_pos_ref", 0 0, L_0x24052b0;  1 drivers
v0x2403d10_0 .net "out_sop_dut", 0 0, L_0x2405b20;  1 drivers
v0x2403db0_0 .net "out_sop_ref", 0 0, L_0x23dc3d0;  1 drivers
v0x2403e50_0 .var/2u "stats1", 223 0;
v0x2403ef0_0 .var/2u "strobe", 0 0;
v0x24040a0_0 .net "tb_match", 0 0, L_0x2406c40;  1 drivers
v0x2404170_0 .net "tb_mismatch", 0 0, L_0x23b0a90;  1 drivers
v0x2404210_0 .net "wavedrom_enable", 0 0, v0x24017b0_0;  1 drivers
v0x24042e0_0 .net "wavedrom_title", 511 0, v0x2401850_0;  1 drivers
L_0x2406800 .concat [ 1 1 0 0], L_0x24052b0, L_0x23dc3d0;
L_0x24068c0 .concat [ 1 1 0 0], L_0x24052b0, L_0x23dc3d0;
L_0x2406980 .concat [ 1 1 0 0], L_0x2406670, L_0x2405b20;
L_0x2406a90 .concat [ 1 1 0 0], L_0x24052b0, L_0x23dc3d0;
L_0x2406c40 .cmp/eeq 2, L_0x2406800, L_0x2406b30;
S_0x23ad7c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x23a9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x23b0e70 .functor AND 1, v0x24013a0_0, v0x24014e0_0, C4<1>, C4<1>;
L_0x23b1250 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x23b1630 .functor NOT 1, v0x2401300_0, C4<0>, C4<0>, C4<0>;
L_0x23b18b0 .functor AND 1, L_0x23b1250, L_0x23b1630, C4<1>, C4<1>;
L_0x23c89b0 .functor AND 1, L_0x23b18b0, v0x24013a0_0, C4<1>, C4<1>;
L_0x23dc3d0 .functor OR 1, L_0x23b0e70, L_0x23c89b0, C4<0>, C4<0>;
L_0x2404730 .functor NOT 1, v0x2401300_0, C4<0>, C4<0>, C4<0>;
L_0x24047a0 .functor OR 1, L_0x2404730, v0x24014e0_0, C4<0>, C4<0>;
L_0x24048b0 .functor AND 1, v0x24013a0_0, L_0x24047a0, C4<1>, C4<1>;
L_0x2404970 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x2404a40 .functor OR 1, L_0x2404970, v0x2401300_0, C4<0>, C4<0>;
L_0x2404ab0 .functor AND 1, L_0x24048b0, L_0x2404a40, C4<1>, C4<1>;
L_0x2404c30 .functor NOT 1, v0x2401300_0, C4<0>, C4<0>, C4<0>;
L_0x2404ca0 .functor OR 1, L_0x2404c30, v0x24014e0_0, C4<0>, C4<0>;
L_0x2404bc0 .functor AND 1, v0x24013a0_0, L_0x2404ca0, C4<1>, C4<1>;
L_0x2404e30 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x2404f30 .functor OR 1, L_0x2404e30, v0x24014e0_0, C4<0>, C4<0>;
L_0x2404ff0 .functor AND 1, L_0x2404bc0, L_0x2404f30, C4<1>, C4<1>;
L_0x24051a0 .functor XNOR 1, L_0x2404ab0, L_0x2404ff0, C4<0>, C4<0>;
v0x23b03c0_0 .net *"_ivl_0", 0 0, L_0x23b0e70;  1 drivers
v0x23b07c0_0 .net *"_ivl_12", 0 0, L_0x2404730;  1 drivers
v0x23b0ba0_0 .net *"_ivl_14", 0 0, L_0x24047a0;  1 drivers
v0x23b0f80_0 .net *"_ivl_16", 0 0, L_0x24048b0;  1 drivers
v0x23b1360_0 .net *"_ivl_18", 0 0, L_0x2404970;  1 drivers
v0x23b1740_0 .net *"_ivl_2", 0 0, L_0x23b1250;  1 drivers
v0x23b19c0_0 .net *"_ivl_20", 0 0, L_0x2404a40;  1 drivers
v0x23ff7d0_0 .net *"_ivl_24", 0 0, L_0x2404c30;  1 drivers
v0x23ff8b0_0 .net *"_ivl_26", 0 0, L_0x2404ca0;  1 drivers
v0x23ff990_0 .net *"_ivl_28", 0 0, L_0x2404bc0;  1 drivers
v0x23ffa70_0 .net *"_ivl_30", 0 0, L_0x2404e30;  1 drivers
v0x23ffb50_0 .net *"_ivl_32", 0 0, L_0x2404f30;  1 drivers
v0x23ffc30_0 .net *"_ivl_36", 0 0, L_0x24051a0;  1 drivers
L_0x7fbd0cb18018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x23ffcf0_0 .net *"_ivl_38", 0 0, L_0x7fbd0cb18018;  1 drivers
v0x23ffdd0_0 .net *"_ivl_4", 0 0, L_0x23b1630;  1 drivers
v0x23ffeb0_0 .net *"_ivl_6", 0 0, L_0x23b18b0;  1 drivers
v0x23fff90_0 .net *"_ivl_8", 0 0, L_0x23c89b0;  1 drivers
v0x2400070_0 .net "a", 0 0, v0x2401260_0;  alias, 1 drivers
v0x2400130_0 .net "b", 0 0, v0x2401300_0;  alias, 1 drivers
v0x24001f0_0 .net "c", 0 0, v0x24013a0_0;  alias, 1 drivers
v0x24002b0_0 .net "d", 0 0, v0x24014e0_0;  alias, 1 drivers
v0x2400370_0 .net "out_pos", 0 0, L_0x24052b0;  alias, 1 drivers
v0x2400430_0 .net "out_sop", 0 0, L_0x23dc3d0;  alias, 1 drivers
v0x24004f0_0 .net "pos0", 0 0, L_0x2404ab0;  1 drivers
v0x24005b0_0 .net "pos1", 0 0, L_0x2404ff0;  1 drivers
L_0x24052b0 .functor MUXZ 1, L_0x7fbd0cb18018, L_0x2404ab0, L_0x24051a0, C4<>;
S_0x2400730 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x23a9320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2401260_0 .var "a", 0 0;
v0x2401300_0 .var "b", 0 0;
v0x24013a0_0 .var "c", 0 0;
v0x2401440_0 .net "clk", 0 0, v0x2403a90_0;  1 drivers
v0x24014e0_0 .var "d", 0 0;
v0x24015d0_0 .var/2u "fail", 0 0;
v0x2401670_0 .var/2u "fail1", 0 0;
v0x2401710_0 .net "tb_match", 0 0, L_0x2406c40;  alias, 1 drivers
v0x24017b0_0 .var "wavedrom_enable", 0 0;
v0x2401850_0 .var "wavedrom_title", 511 0;
E_0x23bc350/0 .event negedge, v0x2401440_0;
E_0x23bc350/1 .event posedge, v0x2401440_0;
E_0x23bc350 .event/or E_0x23bc350/0, E_0x23bc350/1;
S_0x2400a60 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2400730;
 .timescale -12 -12;
v0x2400ca0_0 .var/2s "i", 31 0;
E_0x23bc1f0 .event posedge, v0x2401440_0;
S_0x2400da0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2400730;
 .timescale -12 -12;
v0x2400fa0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2401080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2400730;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2401a30 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x23a9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x2405460 .functor AND 1, v0x24013a0_0, v0x24014e0_0, C4<1>, C4<1>;
L_0x2405710 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x24057a0 .functor NOT 1, v0x2401300_0, C4<0>, C4<0>, C4<0>;
L_0x2405920 .functor AND 1, L_0x2405710, L_0x24057a0, C4<1>, C4<1>;
L_0x2405a60 .functor AND 1, L_0x2405920, v0x24013a0_0, C4<1>, C4<1>;
L_0x2405b20 .functor OR 1, L_0x2405460, L_0x2405a60, C4<0>, C4<0>;
L_0x2405cc0 .functor NOT 1, v0x2401300_0, C4<0>, C4<0>, C4<0>;
L_0x2405d30 .functor OR 1, L_0x2405cc0, v0x24014e0_0, C4<0>, C4<0>;
L_0x2405e40 .functor AND 1, v0x24013a0_0, L_0x2405d30, C4<1>, C4<1>;
L_0x2405f00 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x24060e0 .functor AND 1, L_0x2405f00, v0x2401300_0, C4<1>, C4<1>;
L_0x2406150 .functor OR 1, L_0x2405e40, L_0x24060e0, C4<0>, C4<0>;
L_0x24062d0 .functor NOT 1, v0x2401260_0, C4<0>, C4<0>, C4<0>;
L_0x2406340 .functor OR 1, L_0x24062d0, v0x24014e0_0, C4<0>, C4<0>;
L_0x2406260 .functor AND 1, v0x24013a0_0, L_0x2406340, C4<1>, C4<1>;
L_0x24064d0 .functor XNOR 1, L_0x2406150, L_0x2406260, C4<0>, C4<0>;
v0x2401bf0_0 .net *"_ivl_12", 0 0, L_0x2405cc0;  1 drivers
v0x2401cd0_0 .net *"_ivl_14", 0 0, L_0x2405d30;  1 drivers
v0x2401db0_0 .net *"_ivl_16", 0 0, L_0x2405e40;  1 drivers
v0x2401ea0_0 .net *"_ivl_18", 0 0, L_0x2405f00;  1 drivers
v0x2401f80_0 .net *"_ivl_2", 0 0, L_0x2405710;  1 drivers
v0x24020b0_0 .net *"_ivl_20", 0 0, L_0x24060e0;  1 drivers
v0x2402190_0 .net *"_ivl_24", 0 0, L_0x24062d0;  1 drivers
v0x2402270_0 .net *"_ivl_26", 0 0, L_0x2406340;  1 drivers
v0x2402350_0 .net *"_ivl_30", 0 0, L_0x24064d0;  1 drivers
L_0x7fbd0cb18060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x24024a0_0 .net *"_ivl_32", 0 0, L_0x7fbd0cb18060;  1 drivers
v0x2402580_0 .net *"_ivl_4", 0 0, L_0x24057a0;  1 drivers
v0x2402660_0 .net *"_ivl_6", 0 0, L_0x2405920;  1 drivers
v0x2402740_0 .net "a", 0 0, v0x2401260_0;  alias, 1 drivers
v0x24027e0_0 .net "b", 0 0, v0x2401300_0;  alias, 1 drivers
v0x24028d0_0 .net "c", 0 0, v0x24013a0_0;  alias, 1 drivers
v0x24029c0_0 .net "d", 0 0, v0x24014e0_0;  alias, 1 drivers
v0x2402ab0_0 .net "out_pos", 0 0, L_0x2406670;  alias, 1 drivers
v0x2402c80_0 .net "out_sop", 0 0, L_0x2405b20;  alias, 1 drivers
v0x2402d40_0 .net "pos0", 0 0, L_0x2406150;  1 drivers
v0x2402e00_0 .net "pos1", 0 0, L_0x2406260;  1 drivers
v0x2402ec0_0 .net "sop0", 0 0, L_0x2405460;  1 drivers
v0x2402f80_0 .net "sop1", 0 0, L_0x2405a60;  1 drivers
L_0x2406670 .functor MUXZ 1, L_0x7fbd0cb18060, L_0x2406150, L_0x24064d0, C4<>;
S_0x2403100 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x23a9320;
 .timescale -12 -12;
E_0x23a59f0 .event anyedge, v0x2403ef0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2403ef0_0;
    %nor/r;
    %assign/vec4 v0x2403ef0_0, 0;
    %wait E_0x23a59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2400730;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24015d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2401670_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2400730;
T_4 ;
    %wait E_0x23bc350;
    %load/vec4 v0x2401710_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24015d0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2400730;
T_5 ;
    %wait E_0x23bc1f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %wait E_0x23bc1f0;
    %load/vec4 v0x24015d0_0;
    %store/vec4 v0x2401670_0, 0, 1;
    %fork t_1, S_0x2400a60;
    %jmp t_0;
    .scope S_0x2400a60;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2400ca0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2400ca0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x23bc1f0;
    %load/vec4 v0x2400ca0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2400ca0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2400ca0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2400730;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23bc350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x24014e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24013a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2401300_0, 0;
    %assign/vec4 v0x2401260_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x24015d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2401670_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x23a9320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2403a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2403ef0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23a9320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2403a90_0;
    %inv;
    %store/vec4 v0x2403a90_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23a9320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2401440_0, v0x2404170_0, v0x24038b0_0, v0x2403950_0, v0x24039f0_0, v0x2403b30_0, v0x2403db0_0, v0x2403d10_0, v0x2403c70_0, v0x2403bd0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23a9320;
T_9 ;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23a9320;
T_10 ;
    %wait E_0x23bc350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2403e50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
    %load/vec4 v0x24040a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2403e50_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2403db0_0;
    %load/vec4 v0x2403db0_0;
    %load/vec4 v0x2403d10_0;
    %xor;
    %load/vec4 v0x2403db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2403c70_0;
    %load/vec4 v0x2403c70_0;
    %load/vec4 v0x2403bd0_0;
    %xor;
    %load/vec4 v0x2403c70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2403e50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2403e50_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response7/top_module.sv";
