Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Aug 22 04:39:36 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file DUT_timing_summary_routed.rpt -pb DUT_timing_summary_routed.pb -rpx DUT_timing_summary_routed.rpx -warn_on_violation
| Design       : DUT
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: _mas\.clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: _slv\.clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FF_in/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            _mas\\.middle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.952ns  (logic 3.099ns (62.596%)  route 1.852ns (37.404%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE                         0.000     0.000 r  FF_in/Q_reg/C
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FF_in/Q_reg/Q
                         net (fo=1, routed)           1.852     2.308    FF_in_n_2
    N17                  OBUF (Prop_obuf_I_O)         2.643     4.952 r  _mas\\.middle_INST_0/O
                         net (fo=0)                   0.000     4.952    _mas\\.middle
    N17                                                               r  _mas\\.middle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF_out/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            _slv\\.dataOut
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.883ns  (logic 3.075ns (62.983%)  route 1.807ns (37.017%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  FF_out/Q_reg/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  FF_out/Q_reg/Q
                         net (fo=1, routed)           1.807     2.263    FF_out_n_2
    W19                  OBUF (Prop_obuf_I_O)         2.619     4.883 r  _slv\\.dataOut_INST_0/O
                         net (fo=0)                   0.000     4.883    _slv\\.dataOut
    W19                                                               r  _slv\\.dataOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _slv\\.reset
                            (input port)
  Destination:            FF_out/Q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 1.096ns (41.763%)  route 1.529ns (58.237%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  _slv\\.reset (IN)
                         net (fo=0)                   0.000     0.000    _slv\\.reset
    P18                  IBUF (Prop_ibuf_I_O)         0.972     0.972 f  Q_reg_i_3__0/O
                         net (fo=1, routed)           1.001     1.973    FF_out/Q_reg_0
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.124     2.097 r  FF_out/Q_i_1__0/O
                         net (fo=1, routed)           0.528     2.625    FF_out/Q_i_1__0_n_2
    SLICE_X43Y3          FDRE                                         r  FF_out/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _mas\\.reset
                            (input port)
  Destination:            FF_in/Q_reg/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.591ns  (logic 1.062ns (41.006%)  route 1.529ns (58.994%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  _mas\\.reset (IN)
                         net (fo=0)                   0.000     0.000    _mas\\.reset
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 f  Q_reg_i_3/O
                         net (fo=1, routed)           1.001     1.939    FF_in/Q_reg_0
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.124     2.063 r  FF_in/Q_i_1/O
                         net (fo=1, routed)           0.528     2.591    FF_in/p_0_in
    SLICE_X43Y1          FDRE                                         r  FF_in/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _mas\\.dataIn
                            (input port)
  Destination:            FF_in/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.846ns  (logic 0.950ns (51.446%)  route 0.896ns (48.554%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  _mas\\.dataIn (IN)
                         net (fo=0)                   0.000     0.000    _mas\\.dataIn
    T19                  IBUF (Prop_ibuf_I_O)         0.950     0.950 r  Q_reg_i_2/O
                         net (fo=1, routed)           0.896     1.846    FF_in/_mas\\.dataIn
    SLICE_X43Y1          FDRE                                         r  FF_in/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _slv\\.middle
                            (input port)
  Destination:            FF_out/Q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.834ns  (logic 0.936ns (51.029%)  route 0.898ns (48.971%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  _slv\\.middle (IN)
                         net (fo=0)                   0.000     0.000    _slv\\.middle
    P15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Q_reg_i_2__0/O
                         net (fo=1, routed)           0.898     1.834    FF_out/_slv\\.middle
    SLICE_X43Y3          FDRE                                         r  FF_out/Q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _mas\\.dataIn
                            (input port)
  Destination:            FF_in/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.510ns  (logic 0.179ns (35.045%)  route 0.331ns (64.955%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T19                                               0.000     0.000 r  _mas\\.dataIn (IN)
                         net (fo=0)                   0.000     0.000    _mas\\.dataIn
    T19                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  Q_reg_i_2/O
                         net (fo=1, routed)           0.331     0.510    FF_in/_mas\\.dataIn
    SLICE_X43Y1          FDRE                                         r  FF_in/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _slv\\.middle
                            (input port)
  Destination:            FF_out/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.515ns  (logic 0.165ns (32.022%)  route 0.350ns (67.978%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  _slv\\.middle (IN)
                         net (fo=0)                   0.000     0.000    _slv\\.middle
    P15                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  Q_reg_i_2__0/O
                         net (fo=1, routed)           0.350     0.515    FF_out/_slv\\.middle
    SLICE_X43Y3          FDRE                                         r  FF_out/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _mas\\.reset
                            (input port)
  Destination:            FF_in/Q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.760ns  (logic 0.213ns (27.965%)  route 0.548ns (72.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  _mas\\.reset (IN)
                         net (fo=0)                   0.000     0.000    _mas\\.reset
    P16                  IBUF (Prop_ibuf_I_O)         0.168     0.168 f  Q_reg_i_3/O
                         net (fo=1, routed)           0.375     0.543    FF_in/Q_reg_0
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.045     0.588 r  FF_in/Q_i_1/O
                         net (fo=1, routed)           0.173     0.760    FF_in/p_0_in
    SLICE_X43Y1          FDRE                                         r  FF_in/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _slv\\.reset
                            (input port)
  Destination:            FF_out/Q_reg/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.246ns (30.993%)  route 0.548ns (69.007%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  _slv\\.reset (IN)
                         net (fo=0)                   0.000     0.000    _slv\\.reset
    P18                  IBUF (Prop_ibuf_I_O)         0.201     0.201 f  Q_reg_i_3__0/O
                         net (fo=1, routed)           0.375     0.576    FF_out/Q_reg_0
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.045     0.621 r  FF_out/Q_i_1__0/O
                         net (fo=1, routed)           0.173     0.793    FF_out/Q_i_1__0_n_2
    SLICE_X43Y3          FDRE                                         r  FF_out/Q_reg/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF_out/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            _slv\\.dataOut
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.277ns (76.496%)  route 0.392ns (23.504%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y3          FDRE                         0.000     0.000 r  FF_out/Q_reg/C
    SLICE_X43Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FF_out/Q_reg/Q
                         net (fo=1, routed)           0.392     0.533    FF_out_n_2
    W19                  OBUF (Prop_obuf_I_O)         1.136     1.670 r  _slv\\.dataOut_INST_0/O
                         net (fo=0)                   0.000     1.670    _slv\\.dataOut
    W19                                                               r  _slv\\.dataOut (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FF_in/Q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            _mas\\.middle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.708ns  (logic 1.301ns (76.171%)  route 0.407ns (23.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE                         0.000     0.000 r  FF_in/Q_reg/C
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FF_in/Q_reg/Q
                         net (fo=1, routed)           0.407     0.548    FF_in_n_2
    N17                  OBUF (Prop_obuf_I_O)         1.160     1.708 r  _mas\\.middle_INST_0/O
                         net (fo=0)                   0.000     1.708    _mas\\.middle
    N17                                                               r  _mas\\.middle (OUT)
  -------------------------------------------------------------------    -------------------





