============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  07:00:43 pm
  Module:                 carry_select_adder_68810_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-20 ps) Path Delay Check
     Startpoint: (F) A[7]
       Endpoint: (F) Cout

                   Capture    Launch  
      Path Delay:+    1820         -  
      Drv Adjust:+       0         0  
         Arrival:=    1820            
                                      
   Required Time:=    1820            
       Data Path:-    1840            
           Slack:=     -20            

Exceptions/Constraints:
  max_delay             1820            constraints.sdc_line_1 

#------------------------------------------------------------------------------------------------------------------------------------------------
#                      Timing Point                       Flags   Arc   Edge           Cell             Fanout Load Trans Delay Arrival Instance 
#                                                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------------------------------------------
  A[7]                                                    -       -     F     (arrival)                      2  5.9  1000     0       0    (-,-) 
  g3746_dup/X                                             -       A->X  F     sky130_fd_sc_hd__clkbuf_1      1  6.1    64   328     328    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g201/Y       -       A->Y  R     sky130_fd_sc_hd__clkinv_2      2  8.9    42    61     390    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g196__6783/Y -       A->Y  F     sky130_fd_sc_hd__nand2_1       1  5.5    49    57     447    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g194__8428/Y -       B->Y  R     sky130_fd_sc_hd__nand2_2       1 10.1    72    84     531    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[1].FA/g192__6260/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    42    55     586    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g125__1705/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    58     644    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[2].FA/g123__1617/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     695    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g125__5115/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     751    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[3].FA/g123__6131/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    40    50     802    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g125__2883/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    57     859    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[4].FA/g123__9315/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50     909    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g125__2398/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56     966    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[5].FA/g123__6417/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1016    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[6].FA/g125__6783/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1072    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[6].FA/g123__8428/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 11.8    38    50    1123    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[7].FA/g125__8246/Y -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 10.1    52    56    1179    (-,-) 
  CSA_BLOCKS[1].RCA_C0/full_adder_loop[7].FA/g123__1705/Y -       A->Y  F     sky130_fd_sc_hd__nand2_4       2 10.5    36    48    1228    (-,-) 
  g39/Y                                                   -       A->Y  R     sky130_fd_sc_hd__inv_2         2 10.9    57    62    1290    (-,-) 
  g37/Y                                                   -       A->Y  F     sky130_fd_sc_hd__nand3_2       1  5.6    56    63    1353    (-,-) 
  g35/Y                                                   -       A->Y  R     sky130_fd_sc_hd__nand2_2       1 10.7    75    80    1433    (-,-) 
  g34/Y                                                   -       A->Y  F     sky130_fd_sc_hd__inv_4         3 27.4    43    58    1490    (-,-) 
  g10580/Y                                                -       A->Y  R     sky130_fd_sc_hd__nand2_4       1 19.8    79    79    1569    (-,-) 
  g10579/Y                                                -       A->Y  F     sky130_fd_sc_hd__inv_8        10 31.6    33    47    1616    (-,-) 
  g10393__7098/Y                                          -       A->Y  R     sky130_fd_sc_hd__nand2_1       1 10.1   108    95    1711    (-,-) 
  g10581/Y                                                -       A->Y  F     sky130_fd_sc_hd__nand2_4       1 51.3   118   128    1839    (-,-) 
  Cout                                                    -       -     F     (port)                         -    -     -     0    1840    (-,-) 
#------------------------------------------------------------------------------------------------------------------------------------------------

