###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:51 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Hold Check with Pin \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/CLK 
Endpoint:   \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg/D (v) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.100
+ Hold                          0.029
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.379
  Arrival Time                  1.382
  Slack Time                    0.003
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -0.003 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    0.280 | 
     | FECTS_clks_clk___L2_I6                  | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |    0.584 | 
     | FECTS_clks_clk___L3_I31                 | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.844 | 
     | FECTS_clks_clk___L4_I159                | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.231 |   1.079 |    1.075 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_d_reg  | CLK ^ -> Q v | DFFSR   | 0.073 | 0.302 |   1.380 |    1.377 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | D v          | DFFSR   | 0.073 | 0.001 |   1.382 |    1.379 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                         |              |         |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                         | \clks.clk  ^ |         | 0.000 |       |   0.000 |    0.003 | 
     | FECTS_clks_clk___L1_I0                  | A ^ -> Y ^   | CLKBUF1 | 0.291 | 0.283 |   0.283 |    0.286 | 
     | FECTS_clks_clk___L2_I6                  | A ^ -> Y ^   | CLKBUF1 | 0.198 | 0.305 |   0.588 |    0.591 | 
     | FECTS_clks_clk___L3_I31                 | A ^ -> Y ^   | CLKBUF1 | 0.172 | 0.260 |   0.848 |    0.851 | 
     | FECTS_clks_clk___L4_I162                | A ^ -> Y ^   | CLKBUF1 | 0.154 | 0.247 |   1.094 |    1.097 | 
     | \tx_core/tx_crc/crcpkt1 /crc_vld_2d_reg | CLK ^        | DFFSR   | 0.154 | 0.005 |   1.100 |    1.103 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_mem_
reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.111
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.357
  Arrival Time                  1.378
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.261 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.551 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.834 | 
     | FECTS_clks_clk___L4_I95                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.249 |   1.105 |    1.083 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.248 |    1.227 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1824                         | A ^ -> Y v   | INVX1    | 0.048 | 0.055 |   1.303 |    1.281 | 
     | \tx_core/axi_master /U1825                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.378 |    1.357 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.378 |    1.357 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.304 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.594 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.877 | 
     | FECTS_clks_clk___L4_I95                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.249 |   1.105 |    1.126 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.007 |   1.111 |    1.133 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.141
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.387
  Arrival Time                  1.408
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.261 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.586 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.868 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.096 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.160 |   1.278 |    1.256 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1917                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.333 |    1.311 | 
     | \tx_core/axi_master /U1918                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.408 |    1.386 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.408 |    1.387 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.305 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.629 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.912 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.139 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.150 | 0.024 |   1.141 |    1.163 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[0][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.109
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.354
  Arrival Time                  1.376
  Slack Time                    0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.261 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.551 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.833 | 
     | FECTS_clks_clk___L4_I95                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.249 |   1.105 |    1.083 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.141 |   1.246 |    1.224 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2159                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.301 |    1.279 | 
     | \tx_core/axi_master /U2161                         | B v -> Y ^   | MUX2X1   | 0.063 | 0.075 |   1.375 |    1.354 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.063 | 0.000 |   1.376 |    1.354 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.022 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.305 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.594 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.877 | 
     | FECTS_clks_clk___L4_I95                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.249 |   1.105 |    1.126 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.004 |   1.109 |    1.130 | 
     | g[0][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.327
  Arrival Time                  1.350
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.023 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.260 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.550 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.817 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.055 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.065 | 0.139 |   1.216 |    1.194 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1925                         | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   1.274 |    1.251 | 
     | \tx_core/axi_master /U1926                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.350 |    1.327 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.350 |    1.327 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.023 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.305 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.595 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.862 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.100 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.148 | 0.004 |   1.082 |    1.104 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_mem_
reg[1][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.328
  Arrival Time                  1.351
  Slack Time                    0.023
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.023 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.259 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.549 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.816 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.054 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.140 |   1.218 |    1.194 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1919                         | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   1.275 |    1.252 | 
     | \tx_core/axi_master /U1921                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.351 |    1.328 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.351 |    1.328 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.023 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.306 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.596 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.863 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.101 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.148 | 0.004 |   1.082 |    1.106 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[1][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.139
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.385
  Arrival Time                  1.408
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.259 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.584 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.867 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.094 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.159 |   1.277 |    1.253 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1912                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.332 |    1.308 | 
     | \tx_core/axi_master /U1914                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.408 |    1.385 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.408 |    1.385 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.306 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.631 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.914 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.141 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.150 | 0.022 |   1.139 |    1.163 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[1][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.087
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.332
  Arrival Time                  1.356
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.259 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.548 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.815 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.057 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.144 |   1.225 |    1.201 | 
     | g[1][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1890                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.280 |    1.256 | 
     | \tx_core/axi_master /U1891                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.356 |    1.332 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.356 |    1.332 | 
     | g[1][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.597 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.863 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.105 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.006 |   1.087 |    1.111 | 
     | g[1][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_mem_
reg[1][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.355
  Arrival Time                  1.379
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.259 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.552 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.834 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.252 |   1.109 |    1.085 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.139 |   1.248 |    1.224 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1738                         | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   1.304 |    1.280 | 
     | \tx_core/axi_master /U1739                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.379 |    1.355 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.379 |    1.355 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.600 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.882 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.252 |   1.109 |    1.133 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.001 |   1.110 |    1.134 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.096
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.340
  Arrival Time                  1.364
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.259 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.552 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.813 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.067 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.143 |   1.234 |    1.210 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1826                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.289 |    1.265 | 
     | \tx_core/axi_master /U1827                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.364 |    1.340 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.364 |    1.340 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.600 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.861 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.115 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.005 |   1.096 |    1.120 | 
     | g[1][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.328
  Arrival Time                  1.352
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.548 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.815 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.053 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.142 |   1.219 |    1.195 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1809                         | A ^ -> Y v   | INVX1    | 0.050 | 0.055 |   1.275 |    1.250 | 
     | \tx_core/axi_master /U1810                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.352 |    1.327 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.352 |    1.328 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.597 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.864 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.102 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.148 | 0.004 |   1.082 |    1.106 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][29] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][29] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.090
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.335
  Arrival Time                  1.359
  Slack Time                    0.024
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.548 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.815 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.063 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.140 |   1.228 |    1.203 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2128                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.283 |    1.258 | 
     | \tx_core/axi_master /U2130                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.359 |    1.335 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.359 |    1.335 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.024 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.597 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.864 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.112 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.160 | 0.002 |   1.090 |    1.114 | 
     | g[0][29]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.092
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.337
  Arrival Time                  1.361
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.548 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.261 |   0.833 |    0.809 | 
     | FECTS_clks_clk___L4_I86                            | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.249 |   1.083 |    1.058 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.148 |   1.231 |    1.206 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1959                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.285 |    1.261 | 
     | \tx_core/axi_master /U1960                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.361 |    1.337 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.361 |    1.337 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.307 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.597 | 
     | FECTS_clks_clk___L3_I17                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.261 |   0.833 |    0.858 | 
     | FECTS_clks_clk___L4_I86                            | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.249 |   1.083 |    1.107 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.010 |   1.092 |    1.117 | 
     | g[1][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][25] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.089
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.334
  Arrival Time                  1.359
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.548 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.814 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.062 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.140 |   1.227 |    1.202 | 
     | g[1][25]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2078                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.282 |    1.257 | 
     | \tx_core/axi_master /U2079                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.359 |    1.334 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.359 |    1.334 | 
     | g[1][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.597 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.864 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.112 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.160 | 0.002 |   1.089 |    1.114 | 
     | g[1][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.088
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.334
  Arrival Time                  1.359
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.547 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.814 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.058 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.144 |   1.227 |    1.202 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1909                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.282 |    1.257 | 
     | \tx_core/axi_master /U1911                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.359 |    1.333 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.359 |    1.334 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.598 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.864 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.108 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.158 | 0.006 |   1.088 |    1.114 | 
     | g[1][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.113
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.358
  Arrival Time                  1.383
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.547 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.836 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.084 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.142 |   1.251 |    1.226 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1835                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.306 |    1.281 | 
     | \tx_core/axi_master /U1837                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.383 |    1.357 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.383 |    1.358 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.598 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.886 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.134 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.003 |   1.113 |    1.138 | 
     | g[0][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.141
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.387
  Arrival Time                  1.412
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.582 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.865 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.092 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.162 |   1.279 |    1.254 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1801                         | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   1.336 |    1.311 | 
     | \tx_core/axi_master /U1803                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.412 |    1.387 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.412 |    1.387 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.205 | 0.325 |   0.607 |    0.633 | 
     | FECTS_clks_clk___L3_I10                            | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.283 |   0.890 |    0.915 | 
     | FECTS_clks_clk___L4_I53                            | A ^ -> Y ^   | CLKBUF1  | 0.145 | 0.227 |   1.117 |    1.143 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.150 | 0.024 |   1.141 |    1.166 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.089
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.334
  Arrival Time                  1.360
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.258 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.551 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.812 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.245 |   1.082 |    1.057 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.226 |    1.201 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1948                         | A ^ -> Y v   | INVX1    | 0.048 | 0.055 |   1.281 |    1.256 | 
     | \tx_core/axi_master /U1950                         | B v -> Y ^   | MUX2X1   | 0.067 | 0.079 |   1.359 |    1.334 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.360 |    1.334 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.601 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.862 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.245 |   1.082 |    1.107 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.007 |   1.089 |    1.114 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.095
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.340
  Arrival Time                  1.365
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.551 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.812 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.065 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.143 |   1.233 |    1.208 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2153                         | A ^ -> Y v   | INVX1    | 0.049 | 0.054 |   1.288 |    1.262 | 
     | \tx_core/axi_master /U2154                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.365 |    1.339 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.365 |    1.340 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.601 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.863 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.116 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.095 |    1.120 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][22] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.123
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.367
  Arrival Time                  1.393
  Slack Time                    0.025
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.551 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.832 | 
     | FECTS_clks_clk___L4_I76                            | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.259 |   1.117 |    1.092 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.145 |   1.263 |    1.237 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2027                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.317 |    1.292 | 
     | \tx_core/axi_master /U2029                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.393 |    1.367 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.393 |    1.367 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.025 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.601 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.883 | 
     | FECTS_clks_clk___L4_I76                            | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.259 |   1.117 |    1.143 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.176 | 0.006 |   1.123 |    1.149 | 
     | g[0][22]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][17] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][17] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.089
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.334
  Arrival Time                  1.360
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.550 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.812 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.245 |   1.082 |    1.057 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.227 |    1.201 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1951                         | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   1.282 |    1.257 | 
     | \tx_core/axi_master /U1953                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.359 |    1.334 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.360 |    1.334 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.602 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.863 | 
     | FECTS_clks_clk___L4_I66                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.245 |   1.082 |    1.108 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.159 | 0.007 |   1.089 |    1.114 | 
     | g[0][17]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.118
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.362
  Arrival Time                  1.388
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.550 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.832 | 
     | FECTS_clks_clk___L4_I80                            | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.256 |   1.113 |    1.088 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.258 |    1.232 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1848                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.313 |    1.287 | 
     | \tx_core/axi_master /U1849                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.388 |    1.362 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.388 |    1.362 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.602 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.883 | 
     | FECTS_clks_clk___L4_I80                            | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.256 |   1.113 |    1.139 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.174 | 0.005 |   1.118 |    1.144 | 
     | g[1][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][16] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][16] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.092
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.337
  Arrival Time                  1.362
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.550 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.266 |   0.842 |    0.816 | 
     | FECTS_clks_clk___L4_I74                            | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.087 |    1.061 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.143 |   1.230 |    1.204 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1934                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.285 |    1.259 | 
     | \tx_core/axi_master /U1935                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.362 |    1.336 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.362 |    1.337 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.308 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.602 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^   | CLKBUF1  | 0.151 | 0.266 |   0.842 |    0.868 | 
     | FECTS_clks_clk___L4_I74                            | A ^ -> Y ^   | CLKBUF1  | 0.166 | 0.245 |   1.087 |    1.113 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.166 | 0.005 |   1.092 |    1.117 | 
     | g[1][16]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.328
  Arrival Time                  1.354
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.547 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.813 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.052 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.139 |   1.217 |    1.191 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1930                         | A ^ -> Y v   | INVX1    | 0.054 | 0.060 |   1.277 |    1.251 | 
     | \tx_core/axi_master /U1931                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.353 |    1.327 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.354 |    1.328 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.598 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.865 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.104 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.148 | 0.004 |   1.082 |    1.108 | 
     | g[0][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][9] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][9] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.113
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.358
  Arrival Time                  1.383
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.547 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.835 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.083 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.142 |   1.251 |    1.225 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1838                         | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   1.307 |    1.281 | 
     | \tx_core/axi_master /U1839                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.383 |    1.357 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.383 |    1.358 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.598 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.887 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.135 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.003 |   1.113 |    1.139 | 
     | g[1][9]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][13] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.113
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.358
  Arrival Time                  1.384
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.547 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.835 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.083 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.143 |   1.252 |    1.226 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1898                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.307 |    1.281 | 
     | \tx_core/axi_master /U1899                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.384 |    1.358 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.384 |    1.358 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.598 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.887 | 
     | FECTS_clks_clk___L4_I106                           | A ^ -> Y ^   | CLKBUF1  | 0.164 | 0.248 |   1.109 |    1.135 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.164 | 0.004 |   1.113 |    1.139 | 
     | g[0][13]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][12] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.090
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.335
  Arrival Time                  1.361
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.546 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.813 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.061 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.141 |   1.228 |    1.202 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1871                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.284 |    1.258 | 
     | \tx_core/axi_master /U1874                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.361 |    1.334 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.361 |    1.335 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.599 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.865 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.113 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.160 | 0.002 |   1.090 |    1.116 | 
     | g[0][12]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.327
  Arrival Time                  1.353
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.550 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.264 |   0.840 |    0.814 | 
     | FECTS_clks_clk___L4_I62                            | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.239 |   1.079 |    1.053 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.140 |   1.219 |    1.193 | 
     | g[1][1]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1722                         | A ^ -> Y v   | INVX1    | 0.053 | 0.059 |   1.278 |    1.251 | 
     | \tx_core/axi_master /U1723                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.353 |    1.327 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.353 |    1.327 | 
     | g[1][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.602 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.264 |   0.840 |    0.866 | 
     | FECTS_clks_clk___L4_I62                            | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.239 |   1.079 |    1.105 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.003 |   1.082 |    1.108 | 
     | g[1][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.083
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.329
  Arrival Time                  1.355
  Slack Time                    0.026
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.257 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.546 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.813 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.056 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.138 |   1.221 |    1.194 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1804                         | A ^ -> Y v   | INVX1    | 0.051 | 0.057 |   1.277 |    1.251 | 
     | \tx_core/axi_master /U1805                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.355 |    1.328 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.355 |    1.329 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.026 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.599 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.866 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.109 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.158 | 0.001 |   1.083 |    1.110 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][1] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][1] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][1] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.086
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.331
  Arrival Time                  1.358
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.256 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.264 |   0.840 |    0.813 | 
     | FECTS_clks_clk___L4_I62                            | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.239 |   1.079 |    1.053 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.147 |   1.226 |    1.199 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1720                         | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   1.282 |    1.255 | 
     | \tx_core/axi_master /U1721                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.358 |    1.331 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.358 |    1.331 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I12                            | A ^ -> Y ^   | CLKBUF1  | 0.159 | 0.264 |   0.840 |    0.867 | 
     | FECTS_clks_clk___L4_I62                            | A ^ -> Y ^   | CLKBUF1  | 0.161 | 0.239 |   1.079 |    1.106 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.161 | 0.007 |   1.086 |    1.113 | 
     | g[0][1]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][31] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][31] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.119
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.363
  Arrival Time                  1.390
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.256 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.546 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.829 | 
     | FECTS_clks_clk___L4_I92                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.257 |   1.112 |    1.085 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.145 |   1.257 |    1.230 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2162                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.312 |    1.285 | 
     | \tx_core/axi_master /U2163                         | B v -> Y ^   | MUX2X1   | 0.067 | 0.078 |   1.390 |    1.363 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.390 |    1.363 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.309 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.599 | 
     | FECTS_clks_clk___L3_I18                            | A ^ -> Y ^   | CLKBUF1  | 0.201 | 0.283 |   0.855 |    0.882 | 
     | FECTS_clks_clk___L4_I92                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.257 |   1.112 |    1.138 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.167 | 0.007 |   1.119 |    1.145 | 
     | g[1][31]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.098
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.342
  Arrival Time                  1.368
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.256 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.810 | 
     | FECTS_clks_clk___L4_I67                            | A ^ -> Y ^   | CLKBUF1  | 0.179 | 0.251 |   1.088 |    1.061 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.150 |   1.238 |    1.211 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1765                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.293 |    1.266 | 
     | \tx_core/axi_master /U1766                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.368 |    1.341 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.368 |    1.342 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.864 | 
     | FECTS_clks_clk___L4_I67                            | A ^ -> Y ^   | CLKBUF1  | 0.179 | 0.251 |   1.088 |    1.115 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.180 | 0.009 |   1.098 |    1.124 | 
     | g[0][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][20] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][20] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.120
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.365
  Arrival Time                  1.392
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.256 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.831 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.090 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.142 |   1.259 |    1.232 | 
     | g[1][20]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1997                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.314 |    1.287 | 
     | \tx_core/axi_master /U1999                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.392 |    1.365 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.392 |    1.365 | 
     | g[1][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.885 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.144 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.171 | 0.004 |   1.120 |    1.147 | 
     | g[1][20]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][24] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][24] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.366
  Arrival Time                  1.394
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.830 | 
     | FECTS_clks_clk___L4_I76                            | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.259 |   1.117 |    1.090 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.262 |    1.234 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2056                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.316 |    1.289 | 
     | \tx_core/axi_master /U2057                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.394 |    1.366 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.394 |    1.366 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.885 | 
     | FECTS_clks_clk___L4_I76                            | A ^ -> Y ^   | CLKBUF1  | 0.176 | 0.259 |   1.117 |    1.145 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.176 | 0.005 |   1.122 |    1.149 | 
     | g[1][24]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.122
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.366
  Arrival Time                  1.394
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.834 | 
     | FECTS_clks_clk___L4_I107                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.257 |   1.118 |    1.090 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.143 |   1.261 |    1.234 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2100                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.316 |    1.289 | 
     | \tx_core/axi_master /U2102                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   1.394 |    1.366 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.394 |    1.366 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.889 | 
     | FECTS_clks_clk___L4_I107                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.257 |   1.118 |    1.145 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.004 |   1.122 |    1.149 | 
     | g[0][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][26] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][26] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.095
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.339
  Arrival Time                  1.367
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.810 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.063 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.069 | 0.145 |   1.235 |    1.208 | 
     | g[1][26]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2092                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.291 |    1.263 | 
     | \tx_core/axi_master /U2093                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.367 |    1.339 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.367 |    1.339 | 
     | g[1][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.865 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.118 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.004 |   1.095 |    1.122 | 
     | g[1][26]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.085
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.331
  Arrival Time                  1.358
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.812 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.054 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.142 |   1.223 |    1.195 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1807                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.277 |    1.250 | 
     | \tx_core/axi_master /U1808                         | A v -> Y ^   | MUX2X1   | 0.067 | 0.081 |   1.358 |    1.331 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.067 | 0.000 |   1.358 |    1.331 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.108 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.004 |   1.085 |    1.113 | 
     | g[0][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][10] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][10] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.118
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.363
  Arrival Time                  1.390
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.830 | 
     | FECTS_clks_clk___L4_I80                            | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.256 |   1.113 |    1.086 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.258 |    1.230 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1842                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.313 |    1.285 | 
     | \tx_core/axi_master /U1844                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   1.390 |    1.363 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.390 |    1.363 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.885 | 
     | FECTS_clks_clk___L4_I80                            | A ^ -> Y ^   | CLKBUF1  | 0.174 | 0.256 |   1.113 |    1.141 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.174 | 0.005 |   1.118 |    1.146 | 
     | g[0][10]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][23] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][23] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.121
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.366
  Arrival Time                  1.393
  Slack Time                    0.027
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.549 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.830 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.089 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.144 |   1.260 |    1.233 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2047                         | A ^ -> Y v   | INVX1    | 0.052 | 0.057 |   1.317 |    1.290 | 
     | \tx_core/axi_master /U2048                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.075 |   1.393 |    1.366 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.393 |    1.366 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.027 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.603 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.885 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.144 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.171 | 0.005 |   1.121 |    1.149 | 
     | g[0][23]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[0][14] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.089
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.334
  Arrival Time                  1.362
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.812 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.055 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.143 |   1.226 |    1.199 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1905                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.280 |    1.253 | 
     | \tx_core/axi_master /U1906                         | A v -> Y ^   | MUX2X1   | 0.068 | 0.082 |   1.362 |    1.334 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.362 |    1.334 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.110 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.158 | 0.006 |   1.089 |    1.116 | 
     | g[0][14]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][8] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][8] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.095
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.340
  Arrival Time                  1.368
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.548 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.810 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.063 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.145 |   1.235 |    1.208 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1821                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.290 |    1.263 | 
     | \tx_core/axi_master /U1823                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.367 |    1.340 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.368 |    1.340 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.604 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.865 | 
     | FECTS_clks_clk___L4_I65                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.253 |   1.091 |    1.118 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.170 | 0.005 |   1.095 |    1.123 | 
     | g[0][8]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[1][11] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.087
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.332
  Arrival Time                  1.360
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.812 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.053 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.143 |   1.224 |    1.196 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1869                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.278 |    1.250 | 
     | \tx_core/axi_master /U1870                         | A v -> Y ^   | MUX2X1   | 0.069 | 0.082 |   1.360 |    1.332 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.069 | 0.000 |   1.360 |    1.332 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.310 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.109 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.006 |   1.087 |    1.115 | 
     | g[1][11]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][27] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][27] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.123
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.368
  Arrival Time                  1.395
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.833 | 
     | FECTS_clks_clk___L4_I107                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.257 |   1.118 |    1.090 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.145 |   1.263 |    1.235 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2094                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.318 |    1.290 | 
     | \tx_core/axi_master /U2096                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.077 |   1.395 |    1.367 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.395 |    1.368 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I20                            | A ^ -> Y ^   | CLKBUF1  | 0.198 | 0.289 |   0.861 |    0.889 | 
     | FECTS_clks_clk___L4_I107                           | A ^ -> Y ^   | CLKBUF1  | 0.172 | 0.257 |   1.118 |    1.146 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.172 | 0.005 |   1.123 |    1.151 | 
     | g[1][27]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[1][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[1][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.082
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.328
  Arrival Time                  1.356
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.811 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.050 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.072 | 0.145 |   1.223 |    1.195 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1922                         | A ^ -> Y v   | INVX1    | 0.050 | 0.056 |   1.278 |    1.250 | 
     | \tx_core/axi_master /U1924                         | B v -> Y ^   | MUX2X1   | 0.066 | 0.078 |   1.356 |    1.328 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.066 | 0.000 |   1.356 |    1.328 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I98                            | A ^ -> Y ^   | CLKBUF1  | 0.148 | 0.238 |   1.078 |    1.106 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.148 | 0.005 |   1.082 |    1.110 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[0][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[0][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.110
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.355
  Arrival Time                  1.383
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.548 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.830 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.252 |   1.109 |    1.081 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.139 |   1.248 |    1.221 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1736                         | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.307 |    1.279 | 
     | \tx_core/axi_master /U1737                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.383 |    1.355 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.383 |    1.355 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.604 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.886 | 
     | FECTS_clks_clk___L4_I75                            | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.252 |   1.109 |    1.137 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.163 | 0.001 |   1.110 |    1.138 | 
     | g[0][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[1][15] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][15] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.087
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.332
  Arrival Time                  1.360
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.811 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.055 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.142 |   1.224 |    1.196 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1928                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.279 |    1.251 | 
     | \tx_core/axi_master /U1929                         | A v -> Y ^   | MUX2X1   | 0.068 | 0.081 |   1.360 |    1.332 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.360 |    1.332 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I99                            | A ^ -> Y ^   | CLKBUF1  | 0.158 | 0.243 |   1.083 |    1.111 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.158 | 0.004 |   1.087 |    1.115 | 
     | g[1][15]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin \tx_core/axi_master /\link_addr_0_fifo/data_
mem_reg[1][7] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][7] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_0_fifo/data_mem_reg[1][7] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.086
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.332
  Arrival Time                  1.360
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.545 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.811 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.053 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.068 | 0.143 |   1.224 |    1.196 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1811                         | A ^ -> Y v   | INVX1    | 0.048 | 0.054 |   1.278 |    1.250 | 
     | \tx_core/axi_master /U1812                         | A v -> Y ^   | MUX2X1   | 0.068 | 0.082 |   1.359 |    1.331 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.068 | 0.000 |   1.360 |    1.332 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I97                            | A ^ -> Y ^   | CLKBUF1  | 0.155 | 0.242 |   1.081 |    1.109 | 
     | \tx_core/axi_master /\link_addr_0_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.155 | 0.005 |   1.086 |    1.114 | 
     | g[1][7]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin \tx_core/axi_master /\link_addr_2_fifo/data_
mem_reg[0][25] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][25] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.087
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.333
  Arrival Time                  1.361
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.544 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.811 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.059 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.070 | 0.140 |   1.227 |    1.199 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     | \tx_core/axi_master /U2068                         | A ^ -> Y v   | INVX1    | 0.051 | 0.056 |   1.284 |    1.256 | 
     | \tx_core/axi_master /U2070                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.077 |   1.360 |    1.332 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.361 |    1.333 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^   | CLKBUF1  | 0.209 | 0.290 |   0.572 |    0.600 | 
     | FECTS_clks_clk___L3_I19                            | A ^ -> Y ^   | CLKBUF1  | 0.167 | 0.267 |   0.839 |    0.867 | 
     | FECTS_clks_clk___L4_I100                           | A ^ -> Y ^   | CLKBUF1  | 0.160 | 0.248 |   1.087 |    1.115 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.160 | 0.000 |   1.087 |    1.115 | 
     | g[0][25]                                           |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][4] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][4] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.103
+ Hold                         -0.006
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.347
  Arrival Time                  1.375
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.548 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.809 | 
     | FECTS_clks_clk___L4_I68                            | A ^ -> Y ^   | CLKBUF1  | 0.183 | 0.260 |   1.097 |    1.069 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.067 | 0.146 |   1.244 |    1.216 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1755                         | A ^ -> Y v   | INVX1    | 0.049 | 0.055 |   1.298 |    1.270 | 
     | \tx_core/axi_master /U1757                         | B v -> Y ^   | MUX2X1   | 0.065 | 0.076 |   1.375 |    1.347 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.065 | 0.000 |   1.375 |    1.347 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.604 | 
     | FECTS_clks_clk___L3_I13                            | A ^ -> Y ^   | CLKBUF1  | 0.170 | 0.261 |   0.837 |    0.865 | 
     | FECTS_clks_clk___L4_I68                            | A ^ -> Y ^   | CLKBUF1  | 0.183 | 0.260 |   1.097 |    1.125 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.183 | 0.006 |   1.103 |    1.131 | 
     | g[1][4]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin \tx_core/axi_master /\link_addr_1_fifo/data_
mem_reg[1][2] /CLK 
Endpoint:   \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][2] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_1_fifo/data_mem_reg[1][2] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          1.120
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.365
  Arrival Time                  1.393
  Slack Time                    0.028
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |   -0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.255 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.548 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.830 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.089 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^ -> Q ^ | DFFPOSX1 | 0.066 | 0.142 |   1.258 |    1.230 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     | \tx_core/axi_master /U1726                         | A ^ -> Y v   | INVX1    | 0.052 | 0.058 |   1.317 |    1.289 | 
     | \tx_core/axi_master /U1727                         | B v -> Y ^   | MUX2X1   | 0.064 | 0.076 |   1.392 |    1.364 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | D ^          | DFFPOSX1 | 0.064 | 0.000 |   1.393 |    1.365 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    0.028 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.291 | 0.283 |   0.283 |    0.311 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.200 | 0.293 |   0.576 |    0.604 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.282 |   0.858 |    0.886 | 
     | FECTS_clks_clk___L4_I79                            | A ^ -> Y ^   | CLKBUF1  | 0.171 | 0.259 |   1.117 |    1.145 | 
     | \tx_core/axi_master /\link_addr_1_fifo/data_mem_re | CLK ^        | DFFPOSX1 | 0.171 | 0.004 |   1.120 |    1.148 | 
     | g[1][2]                                            |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

