Fadi A. Aloul , Arathi Ramani , Igor L. Markov , Karem A. Sakallah, Solving difficult SAT instances in the presence of symmetry, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514102]
Anna Bernasconi , Valentina Ciriani, DRedSOP: Synthesis of a New Class of Regular Functions, Proceedings of the 9th EUROMICRO Conference on Digital System Design, p.377-384, August 30-September 01, 2006[doi>10.1109/DSD.2006.46]
Anna Bernasconi , Valentina Ciriani , Roberto Cordone, On Projecting Sums of Products, Proceedings of the 2008 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, p.787-794, September 03-05, 2008[doi>10.1109/DSD.2008.105]
Anna Bernasconi , Valentina Ciriani , Fabrizio Luccio , Linda Pagli, Fast three-level logic minimization based on autosymmetry, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514027]
Bernasconi, A., Ciriani, V., Luccio, F., and Pagli, L. 2002b. Implicit test of regularity for not completely specified Boolean functions. In Proceedings of the IEEE/ACM 11th International Workshop on Logic & Synthesis (IWLS). 345--350.
A. Bernasconi , V. Ciriani , F. Luccio , L. Pagli, Three-level logic minimization based on function regularities, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.8, p.1005-1016, November 2006[doi>10.1109/TCAD.2003.814950]
Brayton, R., Hachtel, G., McMullen, C., and A. L. Sangiovanni-Vincentelli. 1984. Logic Minimization Algorithms for VLSI Synthesis. Kluwer Academic Publishers.
Caruso, G. 1991. Near optimal factorization of Boolean functions. IEEE Trans. CAD Integrat. Circuits Syst. 10, 8, 1072--1078.
V. Ciriani, Synthesis of SPP three-level logic networks using affine spaces, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.10, p.1310-1323, November 2006[doi>10.1109/TCAD.2003.818121]
Cohn, P. 1981. Algebra Vol. 1. John Wiley & Sons.
Coudert, O. 1994. Two-level logic minimization: An overview. Integration 17, 2, 97--140.
Olivier Coudert, Doing two-level logic minimization 100 times faster, Proceedings of the sixth annual ACM-SIAM symposium on Discrete algorithms, p.112-121, January 22-24, 1995, San Francisco, California, USA
T. S. Czajkowski , S. D. Brown, Functionally Linear Decomposition and Synthesis of Logic Circuits for FPGAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.12, p.2236-2249, December 2008[doi>10.1109/TCAD.2008.2006144]
Debnath, D. and Sasao, T. 1997a. An optimization of AND-OR-EXOR three-level networks. In Proceedings of the Asia and South Pacific Design Automation Conference. 545--550.
Debnath, D. and Sasao, T. 1997b. Minimization of AND-OR-EXOR three-level networks with AND gate sharing. IEICE Trans. Inform. Syst. E80-D, 10, 1001--1008.
Debnath, D. and Sasao, T. 1998. A heuristic algorithm to design AND-OR-EXOR three-level networks. In Proceedings of the Asia and South Pacific Design Automation Conference. 69--74.
Debatosh Debnath , Tsutomu Sasao, Multiple-Valued Minimization to Optimize PLAs with Output EXOR Gates, Proceedings of the Twenty Ninth IEEE International Symposium on Multiple-Valued Logic, p.99, May 20-22, 1999
D. Debnath , Z. G. Vranesic, A fast algorithm for OR-AND-OR synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.22 n.9, p.1166-1176, November 2006[doi>10.1109/TCAD.2003.816216]
Dubrova, E. and Ellervee, P. 1999. A fast algorithm for three-level logic optimization. In Proceedings of the International Workshop on Logic Synthesis. 251--254.
Dubrova, E., Miller, D., and Muzio, J. 1995. Upper bounds on the number of products in AND-OR-XOR expansion of logic functions. Electron. Lett. 31, 7, 541--542.
Dubrova, E., Miller, D., and Muzio, J. 1999. AOXMIN-MV: A heuristic algorithm for AND-OR-XOR minimization. In Proceedings of the 4th International Workshop on the Applications of the Reed Muller Expansion in Circuit Design. 37--54.
Eggerstedt, M., Hendrich, N., and von der Heide, K. 1993. Minimization of parity-checked fault-secure AND/EXOR networks. In Proceedings of the IFIP WG Workshop on Applications of the Reed-Muller Expansion in Circuit Design. 142--146.
Petr Fiser , David Toman, A Fast SOP Minimizer for Logic Funcions Described by Many Product Terms, Proceedings of the 2009 12th Euromicro Conference on Digital System Design,  Architectures, Methods and Tools, p.757-764, August 27-29, 2009[doi>10.1109/DSD.2009.157]
Gary D. Hachtel , Fabio Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers, Norwell, MA, 2000
Ishikawa, R., Hirayama, T., Koda, G., and Shimizu, K. 2004. New three-level Boolean expression based on EXOR gates. IEICE Trans. Inform. Syst. 5, 1214--1222.
Victor N. Kravets , Karem A. Sakallah, Generalized symmetries in boolean functions, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Victor N. Kravets , Karem A. Sakallah, Constructive library-aware synthesis using symmetries, Proceedings of the conference on Design, automation and test in Europe, p.208-215, March 27-30, 2000, Paris, France[doi>10.1145/343647.343734]
Liebler, R. 2003. Basic Matrix Algebra with Algorithms and Applications. Chapman & Hall/CRC.
Fabrizio Luccio , Linda Pagli, On a New Boolean Function with Applications, IEEE Transactions on Computers, v.48 n.3, p.296-310, March 1999[doi>10.1109/12.754996]
McGeer, P., Sanghavi, J., Brayton, R., and Sangiovanni-Vincentelli, A. 1993. Espresso-Signature: A new exact minimizer for logic functions. IEEE Trans. on VLSI 1, 4, 432--440.
Perkowski, M. 1995. A new representation of strongly unspecified switching functions and its application to multi-level AND/OR/EXOR synthesis. In Proceedings of the IFIP WG Workshop on Applications of the Reed-Muller Expansion. 143--151.
Sasao, T. 1993. Logic synthesis with EXOR gates. In Logic Synthesis and Optimization, T. Sasao Ed., Kluwer, Norwell/MA, Chapter 12, 259--286.
Sasao, T. 1995. A design method for AND-OR-EXOR three level networks. In Proceedings of the International Workshop on Logic Synthesis. 8:11--8:20.
Tsutomu Sasao, Switching Theory for Logic Synthesis, Kluwer Academic Publishers, Norwell, MA, 1999
Yang, S. 1991. Logic synthesis and optimization benchmarks user guide version 3.0. User guide, Microelectronic Center.
