$date
	Thu Jan 22 13:22:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module counter_tb $end
$var wire 1 ! max_count $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % nrst $end
$var integer 32 & tb_passed [31:0] $end
$var integer 32 ' tb_test_num [31:0] $end
$scope module DUT $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % nrst $end
$var reg 8 ( count_d [7:0] $end
$var reg 8 ) count_q [7:0] $end
$var reg 1 ! max_count $end
$scope begin count_register $end
$upscope $end
$scope begin next_count_logic $end
$upscope $end
$scope begin output_logic $end
$upscope $end
$upscope $end
$scope task reset_dut $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b1 (
bx '
bx &
0%
1$
0#
0"
0!
$end
#500
1#
#1000
0#
#1500
1#
#2000
1%
0#
#2500
b10 (
b1 )
1#
#3000
0#
#3500
b11 (
b10 )
1#
#4000
0#
#4500
b100 (
b11 )
1#
#5000
0#
#5500
b101 (
b100 )
1#
#6000
0#
#6500
b110 (
b101 )
1#
#7000
0#
#7500
b111 (
b110 )
1#
#8000
0#
#8500
b1000 (
b111 )
1#
#9000
b0 (
1"
0#
#9500
b0 )
1#
#10000
0#
#10500
1#
#11000
0#
#11500
1#
#12000
b1 (
0"
0#
#12500
b10 (
b1 )
1#
#13000
0#
#13500
b11 (
b10 )
1#
#14000
0#
#14500
b100 (
b11 )
1#
#15000
0#
#15500
b101 (
b100 )
1#
#16000
0#
#16500
b110 (
b101 )
1#
#17000
b101 (
0$
0#
#17500
1#
#18000
0#
#18500
1#
#19000
0#
#19500
1#
#20000
b110 (
1$
0#
#20500
b111 (
b110 )
1#
#21000
0#
#21500
b1000 (
b111 )
1#
#22000
0#
#22500
b1001 (
b1000 )
1#
#23000
0#
#23500
b1010 (
b1001 )
1#
#24000
0#
#24500
1!
b0 (
b1010 )
1#
#25000
0#
#25500
b1 (
0!
b0 )
1#
#26000
0#
#26500
b10 (
b1 )
1#
#27000
0#
#27500
b11 (
b10 )
1#
#28000
0#
#28500
b100 (
b11 )
1#
#29000
0#
#29500
b101 (
b100 )
1#
#30000
0#
