<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: mem/qos/mem_ctrl.hh Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_2de8987802321a9d5e743b7f5a980a44.html">mem</a></li><li class="navelem"><a class="el" href="dir_a28e8fe357b44968ee5db90a1f35b885.html">qos</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">mem_ctrl.hh</div>  </div>
</div><!--header-->
<div class="contents">
<a href="mem__ctrl_8hh.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * Authors: Matteo Andreozzi</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;debug/QOS.hh&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="abstract__mem_8hh.html">mem/abstract_mem.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="q__policy_8hh.html">mem/qos/q_policy.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="policy_8hh.html">mem/qos/policy.hh</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;params/QoSMemCtrl.hh&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &lt;unordered_map&gt;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &lt;deque&gt;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#ifndef __MEM_QOS_MEM_CTRL_HH__</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define __MEM_QOS_MEM_CTRL_HH__</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceQoS.html">QoS</a> {</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html">   61</a></span>&#160;<span class="keyword">class </span><a class="code" href="classQoS_1_1MemCtrl.html">MemCtrl</a>: <span class="keyword">public</span> <a class="code" href="classAbstractMemory.html">AbstractMemory</a></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;{</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">   65</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> { <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">READ</a>, <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">WRITE</a> };</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">protected</span>:</div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a87b561c5ca275b8055cf381b06e62329">   69</a></span>&#160;    <span class="keyword">const</span> std::unique_ptr&lt;Policy&gt; <a class="code" href="classQoS_1_1MemCtrl.html#a87b561c5ca275b8055cf381b06e62329">policy</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ae775bb37fedc3af1760fd0c3eeedb533">   72</a></span>&#160;    <span class="keyword">const</span> std::unique_ptr&lt;TurnaroundPolicy&gt; <a class="code" href="classQoS_1_1MemCtrl.html#ae775bb37fedc3af1760fd0c3eeedb533">turnPolicy</a>;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">   75</a></span>&#160;    <span class="keyword">const</span> std::unique_ptr&lt;QueuePolicy&gt; <a class="code" href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">queuePolicy</a>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#aaba49e757bacf785c8cb457df00c7c96">   78</a></span>&#160;    <span class="keyword">const</span> uint8_t <a class="code" href="classQoS_1_1MemCtrl.html#aaba49e757bacf785c8cb457df00c7c96">_numPriorities</a>;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a300d899cd872f2682a0f365e5473e551">   81</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemCtrl.html#a300d899cd872f2682a0f365e5473e551">qosPriorityEscalation</a>;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#aea182172617ff48bff0b46f8d2a273fa">   87</a></span>&#160;    <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemCtrl.html#aea182172617ff48bff0b46f8d2a273fa">qosSyncroScheduler</a>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">   90</a></span>&#160;    std::unordered_map&lt;MasterID, const std::string&gt; <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">   93</a></span>&#160;    std::unordered_map&lt;MasterID, std::vector&lt;uint64_t&gt; &gt; <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    std::unordered_map&lt;<a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a>,</div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a089a4595eebff106e03027d3dbeeafdb">   97</a></span>&#160;            std::unordered_map&lt;uint64_t, std::deque&lt;uint64_t&gt;&gt; &gt; <a class="code" href="classQoS_1_1MemCtrl.html#a089a4595eebff106e03027d3dbeeafdb">requestTimes</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a5d55f8f9d71206bb3b8543077e5f0cf7">  103</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;Tick&gt;</a> <a class="code" href="classQoS_1_1MemCtrl.html#a5d55f8f9d71206bb3b8543077e5f0cf7">serviceTick</a>;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">  106</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint64_t&gt;</a> <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">  109</a></span>&#160;    <a class="code" href="classstd_1_1vector.html">std::vector&lt;uint64_t&gt;</a> <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">  112</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">  115</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">  121</a></span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> <a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">  124</a></span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a>;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html">  126</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html">MemCtrlStats</a> : <span class="keyword">public</span> <a class="code" href="classStats_1_1Group.html">Stats::Group</a></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a2ea2e2d82e2571e3b741d328633f58d3">MemCtrlStats</a>(<a class="code" href="classQoS_1_1MemCtrl.html">MemCtrl</a> &amp;mc);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4a7f43dae8aa25aa6c249a034595fb3c">regStats</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aa63306a42e76c6921352e7449eb55a21">  132</a></span>&#160;        <span class="keyword">const</span> <a class="code" href="classQoS_1_1MemCtrl.html">MemCtrl</a> &amp;<a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aa63306a42e76c6921352e7449eb55a21">memCtrl</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0b37a2e877b091e8acf4cb7a7afad1db">  135</a></span>&#160;        <a class="code" href="classStats_1_1VectorStandardDeviation.html">Stats::VectorStandardDeviation</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0b37a2e877b091e8acf4cb7a7afad1db">avgPriority</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0778a9b8efe0e8a54968b63921053d7d">  140</a></span>&#160;        <a class="code" href="classStats_1_1VectorStandardDeviation.html">Stats::VectorStandardDeviation</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0778a9b8efe0e8a54968b63921053d7d">avgPriorityDistance</a>;</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a85c3603c36e052bf32ae17539d4b2a21">  143</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a85c3603c36e052bf32ae17539d4b2a21">priorityMinLatency</a>;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a1e7eb84a3d045b32e924479c289345ce">  145</a></span>&#160;        <a class="code" href="classStats_1_1Vector.html">Stats::Vector</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a1e7eb84a3d045b32e924479c289345ce">priorityMaxLatency</a>;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a571f74bb98d8a53706c72ba50641872d">  147</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a571f74bb98d8a53706c72ba50641872d">numReadWriteTurnArounds</a>;</div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aea6faf7d592cde804368fe0b0a61cf48">  149</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aea6faf7d592cde804368fe0b0a61cf48">numWriteReadTurnArounds</a>;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aec4defa84baaaed23a8870d8cc4b6ac7">  151</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aec4defa84baaaed23a8870d8cc4b6ac7">numStayReadState</a>;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4133417673fcd3dcb72afd8e9288bdc5">  153</a></span>&#160;        <a class="code" href="classStats_1_1Scalar.html">Stats::Scalar</a> <a class="code" href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4133417673fcd3dcb72afd8e9288bdc5">numStayWriteState</a>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    } <a class="code" href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">stats</a>;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a9ea818b11dfe984e0220d7fafb60803f">addMaster</a>(<span class="keyword">const</span> MasterID m_id);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">logRequest</a>(<a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> dir, MasterID m_id, uint8_t qos,</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                    <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint64_t entries);</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">logResponse</a>(<a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> dir, MasterID m_id, uint8_t qos,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                     <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a>, uint64_t entries, <span class="keywordtype">double</span> delay);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    uint8_t <a class="code" href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">qosSchedule</a>(std::initializer_list&lt;Queues*&gt; queues_ptr,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                        uint64_t queue_entry_size, <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keyword">using</span> <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">SimObject::schedule</a>;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;    uint8_t <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(MasterID m_id, uint64_t <a class="code" href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a>);</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    uint8_t <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> <a class="code" href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">selectNextBusState</a>();</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#aaba4bc34161007da5745f91856576d1a">  218</a></span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#aaba4bc34161007da5745f91856576d1a">setCurrentBusState</a>() { busState = <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a>; }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">recordTurnaroundStats</a>();</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">escalate</a>(std::initializer_list&lt;Queues*&gt; queues,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                  uint64_t queue_entry_size,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                  MasterID m_id, uint8_t tgt_prio);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a0e4eed4c97af5d388daf75db1424fb0f">escalateQueues</a>(Queues&amp; queues, uint64_t queue_entry_size,</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;                        MasterID m_id, uint8_t curr_prio, uint8_t tgt_prio);</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keyword">public</span>:</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a95ce0fe36da91f6aa4bbb3955f78eadf">MemCtrl</a>(<span class="keyword">const</span> QoSMemCtrlParams*);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keyword">virtual</span> <a class="code" href="classQoS_1_1MemCtrl.html#a587d61fddef02507687c4cb16ac3605e">~MemCtrl</a>();</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">void</span> <a class="code" href="classQoS_1_1MemCtrl.html#a6d16480ead385b42e850ff8aa42ed885">init</a>() <span class="keyword">override</span>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a08c7d216e499507cdd7f2ca5e935e655">  280</a></span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> <a class="code" href="classQoS_1_1MemCtrl.html#a08c7d216e499507cdd7f2ca5e935e655">getBusState</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">busState</a>; }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#adca5c21c320bacc8e22b03eac2a68b6f">  287</a></span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">BusState</a> <a class="code" href="classQoS_1_1MemCtrl.html#adca5c21c320bacc8e22b03eac2a68b6f">getBusStateNext</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">busStateNext</a>; }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ae04def4d7de4b40d29b507697ed2ce06">  299</a></span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classQoS_1_1MemCtrl.html#ae04def4d7de4b40d29b507697ed2ce06">hasMaster</a>(MasterID m_id)<span class="keyword"> const</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="keyword">    </span>{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;        <span class="keywordflow">return</span> masters.find(m_id) != masters.end();</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    }</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a2187e852673308cca368f65f3e2fcf17">  310</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#a2187e852673308cca368f65f3e2fcf17">getReadQueueSize</a>(<span class="keyword">const</span> uint8_t prio)<span class="keyword"> const</span></div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> readQueueSizes[prio]; }</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a8fdf4e6dcc62f9abcd0f2e2c969f89c1">  319</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#a8fdf4e6dcc62f9abcd0f2e2c969f89c1">getWriteQueueSize</a>(<span class="keyword">const</span> uint8_t prio)<span class="keyword"> const</span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keyword">    </span>{ <span class="keywordflow">return</span> writeQueueSizes[prio]; }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#affdc1ac303efcd7ea72ae8c4229385b2">  327</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#affdc1ac303efcd7ea72ae8c4229385b2">getTotalReadQueueSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">totalReadQueueSize</a>; }</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#ae1575f496c59bac587531000a6610332">  334</a></span>&#160;    uint64_t <a class="code" href="classQoS_1_1MemCtrl.html#ae1575f496c59bac587531000a6610332">getTotalWriteQueueSize</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">totalWriteQueueSize</a>; }</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#adec5de74d3a3e7691aaafa3b45971715">  342</a></span>&#160;    <a class="code" href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a> <a class="code" href="classQoS_1_1MemCtrl.html#adec5de74d3a3e7691aaafa3b45971715">getServiceTick</a>(<span class="keyword">const</span> uint8_t prio)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> serviceTick[prio]; }</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">  350</a></span>&#160;    uint8_t <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <a class="code" href="classQoS_1_1MemCtrl.html#aaba49e757bacf785c8cb457df00c7c96">_numPriorities</a>; }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;};</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a0e4eed4c97af5d388daf75db1424fb0f">  355</a></span>&#160;<a class="code" href="classQoS_1_1MemCtrl.html#a0e4eed4c97af5d388daf75db1424fb0f">MemCtrl::escalateQueues</a>(Queues&amp; queues, uint64_t queue_entry_size,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                        <a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> m_id, uint8_t curr_prio, uint8_t tgt_prio)</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;{</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    <span class="keyword">auto</span> it = queues[curr_prio].begin();</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    <span class="keywordflow">while</span> (it != queues[curr_prio].end()) {</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        <span class="comment">// No packets left to move</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][curr_prio] == 0)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="keyword">auto</span> pkt = *it;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;                <span class="stringliteral">&quot;QoSMemCtrl::escalate checking priority %d packet &quot;</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                <span class="stringliteral">&quot;m_id %d address %d\n&quot;</span>, curr_prio,</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                pkt-&gt;masterId(), pkt-&gt;getAddr());</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        <span class="comment">// Found a packet to move</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;        <span class="keywordflow">if</span> (pkt-&gt;masterId() == m_id) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;            uint64_t moved_entries = <a class="code" href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a>(pkt-&gt;getSize(),</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                             queue_entry_size);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;                    <span class="stringliteral">&quot;QoSMemCtrl::escalate Master %s [id %d] moving &quot;</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;                    <span class="stringliteral">&quot;packet addr %d size %d (p size %d) from priority %d &quot;</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;                    <span class="stringliteral">&quot;to priority %d - &quot;</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                    <span class="stringliteral">&quot;this master packets %d (entries to move %d)\n&quot;</span>,</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], m_id, pkt-&gt;getAddr(),</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                    pkt-&gt;getSize(),</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                    queue_entry_size, curr_prio, tgt_prio,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][curr_prio], moved_entries);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;            <span class="keywordflow">if</span> (pkt-&gt;isRead()) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(<a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[curr_prio] &lt; moved_entries,</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;                         <span class="stringliteral">&quot;QoSMemCtrl::escalate master %s negative READ &quot;</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;                         <span class="stringliteral">&quot;packets for priority %d&quot;</span>,</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;                        <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], tgt_prio);</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[curr_prio] -= moved_entries;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[tgt_prio] += moved_entries;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;            } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (pkt-&gt;isWrite()) {</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;                <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(<a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[curr_prio] &lt; moved_entries,</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;                         <span class="stringliteral">&quot;QoSMemCtrl::escalate master %s negative WRITE &quot;</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;                         <span class="stringliteral">&quot;packets for priority %d&quot;</span>,</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;                        <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], tgt_prio);</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[curr_prio] -= moved_entries;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[tgt_prio] += moved_entries;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;            }</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;            <span class="comment">// Change QoS priority and move packet</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;            pkt-&gt;qosValue(tgt_prio);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;            queues[tgt_prio].push_back(pkt);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;            <span class="comment">// Erase element from source packet queue, this will</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;            <span class="comment">// increment the iterator</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;            it = queues[curr_prio].erase(it);</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;            <a class="code" href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a>(packetPriorities[m_id][curr_prio] &lt; moved_entries,</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                     <span class="stringliteral">&quot;QoSMemCtrl::escalate master %s negative packets &quot;</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                     <span class="stringliteral">&quot;for priority %d&quot;</span>,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                     <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], tgt_prio);</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;            packetPriorities[m_id][curr_prio] -= moved_entries;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;            packetPriorities[m_id][tgt_prio] += moved_entries;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;            <span class="comment">// Increment iterator to next location in the queue</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;            it++;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;        }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    }</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;}</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">  427</a></span>&#160;<a class="code" href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">MemCtrl::escalate</a>(std::initializer_list&lt;Queues*&gt; queues,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;                  uint64_t queue_entry_size,</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;                  <a class="code" href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a> m_id, uint8_t tgt_prio)</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="comment">// If needed, initialize all counters and statistics</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="comment">// for this master</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a9ea818b11dfe984e0220d7fafb60803f">addMaster</a>(m_id);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;            <span class="stringliteral">&quot;QoSMemCtrl::escalate Master %s [id %d] to priority &quot;</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;            <span class="stringliteral">&quot;%d (currently %d packets)\n&quot;</span>,<a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], m_id, tgt_prio,</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][tgt_prio]);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">for</span> (uint8_t curr_prio = 0; curr_prio &lt; <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>(); ++curr_prio) {</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="comment">// Skip target priority</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordflow">if</span> (curr_prio == tgt_prio)</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        <span class="comment">// Process other priority packet</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        <span class="keywordflow">while</span> (<a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][curr_prio] &gt; 0) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                    <span class="stringliteral">&quot;QoSMemCtrl::escalate MID %d checking priority %d &quot;</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;                    <span class="stringliteral">&quot;(packets %d)- current packets in prio %d:  %d\n&quot;</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;                    <span class="stringliteral">&quot;\t(source read %d source write %d target read %d, &quot;</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;                    <span class="stringliteral">&quot;target write %d)\n&quot;</span>,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                    m_id, curr_prio, <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][curr_prio],</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                    tgt_prio, <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][tgt_prio],</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[curr_prio],</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[curr_prio], <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[tgt_prio],</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;                    <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[tgt_prio]);</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;            <span class="comment">// Check both read and write queue</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">q</a> : queues) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#a0e4eed4c97af5d388daf75db1424fb0f">escalateQueues</a>(*<a class="code" href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">q</a>, queue_entry_size, m_id,</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;                               curr_prio, tgt_prio);</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            }</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    }</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;            <span class="stringliteral">&quot;QoSMemCtrl::escalate Completed master %s [id %d] to priority %d &quot;</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;            <span class="stringliteral">&quot;(now %d packets)\n\t(total read %d, total write %d)\n&quot;</span>,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>[m_id], m_id, tgt_prio, <a class="code" href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">packetPriorities</a>[m_id][tgt_prio],</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;            <a class="code" href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">readQueueSizes</a>[tgt_prio], <a class="code" href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">writeQueueSizes</a>[tgt_prio]);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> Queues&gt;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;uint8_t</div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">  475</a></span>&#160;<a class="code" href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">MemCtrl::qosSchedule</a>(std::initializer_list&lt;Queues*&gt; queues,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                     <span class="keyword">const</span> uint64_t queue_entry_size,</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;                     <span class="keyword">const</span> <a class="code" href="classPacket.html">PacketPtr</a> pkt)</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;{</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="comment">// Schedule packet.</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    uint8_t pkt_priority = <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(pkt);</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    assert(pkt_priority &lt; <a class="code" href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">numPriorities</a>());</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    pkt-&gt;<a class="code" href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">qosValue</a>(pkt_priority);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#aea182172617ff48bff0b46f8d2a273fa">qosSyncroScheduler</a>) {</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="comment">// Call the scheduling function on all other masters.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span>&amp; <a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a> : <a class="code" href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">masters</a>) {</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>.first == pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>())</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;            uint8_t prio = <a class="code" href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">schedule</a>(<a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>.first, 0);</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a300d899cd872f2682a0f365e5473e551">qosPriorityEscalation</a>) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;                        <span class="stringliteral">&quot;QoSMemCtrl::qosSchedule: (syncro) escalating &quot;</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;                        <span class="stringliteral">&quot;MASTER %s to assigned priority %d\n&quot;</span>,</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;                        <a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(<a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>.first),</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                        prio);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                <a class="code" href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">escalate</a>(queues, queue_entry_size, <a class="code" href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">m</a>.first, prio);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;            }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        }</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    }</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classQoS_1_1MemCtrl.html#a300d899cd872f2682a0f365e5473e551">qosPriorityEscalation</a>) {</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(QOS,</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;                <span class="stringliteral">&quot;QoSMemCtrl::qosSchedule: escalating &quot;</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;                <span class="stringliteral">&quot;MASTER %s to assigned priority %d\n&quot;</span>,</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;                <a class="code" href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">_system</a>-&gt;<a class="code" href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">getMasterName</a>(pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>()),</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                pkt_priority);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;        <a class="code" href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">escalate</a>(queues, queue_entry_size, pkt-&gt;<a class="code" href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">masterId</a>(), pkt_priority);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    }</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">// Update last service tick for selected priority</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classQoS_1_1MemCtrl.html#a5d55f8f9d71206bb3b8543077e5f0cf7">serviceTick</a>[pkt_priority] = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">return</span> pkt_priority;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;}</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;} <span class="comment">// namespace QoS</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __MEM_QOS_MEM_CTRL_HH__ */</span><span class="preprocessor"></span></div><div class="ttc" id="classQoS_1_1MemCtrl_html_ab865eb0d9c96246f810b04628e912044"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab865eb0d9c96246f810b04628e912044">QoS::MemCtrl::logResponse</a></div><div class="ttdeci">void logResponse(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries, double delay)</div><div class="ttdoc">Called upon receiving a response, updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00145">mem_ctrl.cc:145</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4d98a04816c6c935099282ffaec2f743"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4d98a04816c6c935099282ffaec2f743">QoS::MemCtrl::busStateNext</a></div><div class="ttdeci">BusState busStateNext</div><div class="ttdoc">bus state for next request event triggered </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00124">mem_ctrl.hh:124</a></div></div>
<div class="ttc" id="classSystem_html_a84a42474c3b78c160f186ada54fb4769"><div class="ttname"><a href="classSystem.html#a84a42474c3b78c160f186ada54fb4769">System::getMasterName</a></div><div class="ttdeci">std::string getMasterName(MasterID master_id)</div><div class="ttdoc">Get the name of an object for a given request id. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8cc_source.html#l00629">system.cc:629</a></div></div>
<div class="ttc" id="q__policy_8hh_html"><div class="ttname"><a href="q__policy_8hh.html">q_policy.hh</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab3b9e641a2a1f7851dbd51bd3af42069"><div class="ttname"><a href="namespaceArmISA.html#ab3b9e641a2a1f7851dbd51bd3af42069">ArmISA::m</a></div><div class="ttdeci">Bitfield&lt; 0 &gt; m</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00368">miscregs_types.hh:368</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea07fe3ce032be1916bd67b8461253d211">QoS::MemCtrl::READ</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a82c7430a8a9c0e4ef472a50090fcc958"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a82c7430a8a9c0e4ef472a50090fcc958">QoS::MemCtrl::queuePolicy</a></div><div class="ttdeci">const std::unique_ptr&lt; QueuePolicy &gt; queuePolicy</div><div class="ttdoc">QoS Queue Policy: selects packet among same-priority queue. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00075">mem_ctrl.hh:75</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ab6b4e1699e5d2c2bfa1a810448715ac4"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ab6b4e1699e5d2c2bfa1a810448715ac4">QoS::MemCtrl::totalReadQueueSize</a></div><div class="ttdeci">uint64_t totalReadQueueSize</div><div class="ttdoc">Total read request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00112">mem_ctrl.hh:112</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_aea6faf7d592cde804368fe0b0a61cf48"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aea6faf7d592cde804368fe0b0a61cf48">QoS::MemCtrl::MemCtrlStats::numWriteReadTurnArounds</a></div><div class="ttdeci">Stats::Scalar numWriteReadTurnArounds</div><div class="ttdoc">Count the number of turnarounds WRITE to READ. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00149">mem_ctrl.hh:149</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779aea84923d3d65030fe40b8e0bf440c66d68">QoS::MemCtrl::WRITE</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a85c3603c36e052bf32ae17539d4b2a21"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a85c3603c36e052bf32ae17539d4b2a21">QoS::MemCtrl::MemCtrlStats::priorityMinLatency</a></div><div class="ttdeci">Stats::Vector priorityMinLatency</div><div class="ttdoc">per-priority minimum latency </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00143">mem_ctrl.hh:143</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a9ea818b11dfe984e0220d7fafb60803f"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a9ea818b11dfe984e0220d7fafb60803f">QoS::MemCtrl::addMaster</a></div><div class="ttdeci">void addMaster(const MasterID m_id)</div><div class="ttdoc">Initializes dynamically counters and statistics for a given Master. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00271">mem_ctrl.cc:271</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_aec4defa84baaaed23a8870d8cc4b6ac7"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aec4defa84baaaed23a8870d8cc4b6ac7">QoS::MemCtrl::MemCtrlStats::numStayReadState</a></div><div class="ttdeci">Stats::Scalar numStayReadState</div><div class="ttdoc">Count the number of times bus staying in READ state. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00151">mem_ctrl.hh:151</a></div></div>
<div class="ttc" id="classStats_1_1Vector_html"><div class="ttname"><a href="classStats_1_1Vector.html">Stats::Vector</a></div><div class="ttdoc">A vector of scalar stats. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02552">statistics.hh:2552</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html">QoS::MemCtrl::MemCtrlStats</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00126">mem_ctrl.hh:126</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a49b5f394caa5989871fa3013ace77829"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a49b5f394caa5989871fa3013ace77829">QoS::MemCtrl::escalate</a></div><div class="ttdeci">void escalate(std::initializer_list&lt; Queues *&gt; queues, uint64_t queue_entry_size, MasterID m_id, uint8_t tgt_prio)</div><div class="ttdoc">Escalates/demotes priority of all packets belonging to the passed master to given priority value...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00427">mem_ctrl.hh:427</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a5d55f8f9d71206bb3b8543077e5f0cf7"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a5d55f8f9d71206bb3b8543077e5f0cf7">QoS::MemCtrl::serviceTick</a></div><div class="ttdeci">std::vector&lt; Tick &gt; serviceTick</div><div class="ttdoc">Vector of QoS priorities/last service time. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00103">mem_ctrl.hh:103</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_add4bc2200dac8ca5fd67f5408fcdff33"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#add4bc2200dac8ca5fd67f5408fcdff33">QoS::MemCtrl::numPriorities</a></div><div class="ttdeci">uint8_t numPriorities() const</div><div class="ttdoc">Gets the total number of priority levels in the QoS memory controller. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00350">mem_ctrl.hh:350</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a65fbf00a52386c6c204a0046dd36e0be"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a65fbf00a52386c6c204a0046dd36e0be">QoS::MemCtrl::qosSchedule</a></div><div class="ttdeci">uint8_t qosSchedule(std::initializer_list&lt; Queues *&gt; queues_ptr, uint64_t queue_entry_size, const PacketPtr pkt)</div><div class="ttdoc">Assign priority to a packet by executing the configured QoS policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00475">mem_ctrl.hh:475</a></div></div>
<div class="ttc" id="classStats_1_1Scalar_html"><div class="ttname"><a href="classStats_1_1Scalar.html">Stats::Scalar</a></div><div class="ttdoc">This is a simple scalar statistic, like a counter. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02510">statistics.hh:2510</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ae775bb37fedc3af1760fd0c3eeedb533"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ae775bb37fedc3af1760fd0c3eeedb533">QoS::MemCtrl::turnPolicy</a></div><div class="ttdeci">const std::unique_ptr&lt; TurnaroundPolicy &gt; turnPolicy</div><div class="ttdoc">QoS Bus Turnaround Policy: selects the bus direction (READ/WRITE) </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00072">mem_ctrl.hh:72</a></div></div>
<div class="ttc" id="classstd_1_1vector_html"><div class="ttname"><a href="classstd_1_1vector.html">std::vector&lt; Tick &gt;</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_afe887c65645ea0347d8321f20cddbd32"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#afe887c65645ea0347d8321f20cddbd32">QoS::MemCtrl::masters</a></div><div class="ttdeci">std::unordered_map&lt; MasterID, const std::string &gt; masters</div><div class="ttdoc">Hash of master ID - master name. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00090">mem_ctrl.hh:90</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a95ce0fe36da91f6aa4bbb3955f78eadf"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a95ce0fe36da91f6aa4bbb3955f78eadf">QoS::MemCtrl::MemCtrl</a></div><div class="ttdeci">MemCtrl(const QoSMemCtrlParams *)</div><div class="ttdoc">QoS Memory base class. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00046">mem_ctrl.cc:46</a></div></div>
<div class="ttc" id="abstract__mem_8hh_html"><div class="ttname"><a href="abstract__mem_8hh.html">abstract_mem.hh</a></div><div class="ttdoc">AbstractMemory declaration. </div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a4133417673fcd3dcb72afd8e9288bdc5"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4133417673fcd3dcb72afd8e9288bdc5">QoS::MemCtrl::MemCtrlStats::numStayWriteState</a></div><div class="ttdeci">Stats::Scalar numStayWriteState</div><div class="ttdoc">Count the number of times bus staying in WRITE state. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00153">mem_ctrl.hh:153</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a0778a9b8efe0e8a54968b63921053d7d"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0778a9b8efe0e8a54968b63921053d7d">QoS::MemCtrl::MemCtrlStats::avgPriorityDistance</a></div><div class="ttdeci">Stats::VectorStandardDeviation avgPriorityDistance</div><div class="ttdoc">per-master average QoS distance between assigned and queued values </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00140">mem_ctrl.hh:140</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a2ea2e2d82e2571e3b741d328633f58d3"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a2ea2e2d82e2571e3b741d328633f58d3">QoS::MemCtrl::MemCtrlStats::MemCtrlStats</a></div><div class="ttdeci">MemCtrlStats(MemCtrl &amp;mc)</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00284">mem_ctrl.cc:284</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a8fdf4e6dcc62f9abcd0f2e2c969f89c1"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a8fdf4e6dcc62f9abcd0f2e2c969f89c1">QoS::MemCtrl::getWriteQueueSize</a></div><div class="ttdeci">uint64_t getWriteQueueSize(const uint8_t prio) const</div><div class="ttdoc">Gets a WRITE queue size. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00319">mem_ctrl.hh:319</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a26f3471c86162464d1ce4c350dfbf184"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a26f3471c86162464d1ce4c350dfbf184">QoS::MemCtrl::readQueueSizes</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; readQueueSizes</div><div class="ttdoc">Read request packets queue length in #packets, per QoS priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00106">mem_ctrl.hh:106</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a5c8ed81b7d238c9083e1037ba6d61643"><div class="ttname"><a href="base_2types_8hh.html#a5c8ed81b7d238c9083e1037ba6d61643">Tick</a></div><div class="ttdeci">uint64_t Tick</div><div class="ttdoc">Tick count type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00063">types.hh:63</a></div></div>
<div class="ttc" id="classPacket_html_a873cf94ccd31edf1acc095f1b9015554"><div class="ttname"><a href="classPacket.html#a873cf94ccd31edf1acc095f1b9015554">Packet::qosValue</a></div><div class="ttdeci">uint8_t qosValue() const</div><div class="ttdoc">QoS Value getter Returns 0 if QoS value was never set (constructor default). </div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00701">packet.hh:701</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aaedae291a5a9fc742b17b8876516d767"><div class="ttname"><a href="namespaceArmISA.html#aaedae291a5a9fc742b17b8876516d767">ArmISA::q</a></div><div class="ttdeci">Bitfield&lt; 27 &gt; q</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00055">miscregs_types.hh:55</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a0e4eed4c97af5d388daf75db1424fb0f"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a0e4eed4c97af5d388daf75db1424fb0f">QoS::MemCtrl::escalateQueues</a></div><div class="ttdeci">void escalateQueues(Queues &amp;queues, uint64_t queue_entry_size, MasterID m_id, uint8_t curr_prio, uint8_t tgt_prio)</div><div class="ttdoc">Escalates/demotes priority of all packets belonging to the passed master to given priority value in a...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00355">mem_ctrl.hh:355</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a178a02575ed86fbeac30eb60648779ae"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a178a02575ed86fbeac30eb60648779ae">QoS::MemCtrl::BusState</a></div><div class="ttdeci">BusState</div><div class="ttdoc">Bus Direction. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00065">mem_ctrl.hh:65</a></div></div>
<div class="ttc" id="classPacket_html_a41f5b1c9a747b4bf94bc3d1993467f65"><div class="ttname"><a href="classPacket.html#a41f5b1c9a747b4bf94bc3d1993467f65">Packet::masterId</a></div><div class="ttdeci">MasterID masterId() const</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00712">packet.hh:712</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a4def275ba4104b3c5213f2e40e3933cf"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a4def275ba4104b3c5213f2e40e3933cf">QoS::MemCtrl::busState</a></div><div class="ttdeci">BusState busState</div><div class="ttdoc">Bus state used to control the read/write switching and drive the scheduling of the next request...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00121">mem_ctrl.hh:121</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a1d30b2cc9fe4551b8fd871737089962b"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a1d30b2cc9fe4551b8fd871737089962b">QoS::MemCtrl::recordTurnaroundStats</a></div><div class="ttdeci">void recordTurnaroundStats()</div><div class="ttdoc">Record statistics on turnarounds based on busStateNext and busState values. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00355">mem_ctrl.cc:355</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ae1575f496c59bac587531000a6610332"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ae1575f496c59bac587531000a6610332">QoS::MemCtrl::getTotalWriteQueueSize</a></div><div class="ttdeci">uint64_t getTotalWriteQueueSize() const</div><div class="ttdoc">Gets the total combined WRITE queues size. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00334">mem_ctrl.hh:334</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_adca5c21c320bacc8e22b03eac2a68b6f"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#adca5c21c320bacc8e22b03eac2a68b6f">QoS::MemCtrl::getBusStateNext</a></div><div class="ttdeci">BusState getBusStateNext() const</div><div class="ttdoc">Gets the next bus state. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00287">mem_ctrl.hh:287</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a0fdbf585b3969e851df72ea8bfff4b7e"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a0fdbf585b3969e851df72ea8bfff4b7e">QoS::MemCtrl::totalWriteQueueSize</a></div><div class="ttdeci">uint64_t totalWriteQueueSize</div><div class="ttdoc">Total write request packets queue length in #packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00115">mem_ctrl.hh:115</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_aea182172617ff48bff0b46f8d2a273fa"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#aea182172617ff48bff0b46f8d2a273fa">QoS::MemCtrl::qosSyncroScheduler</a></div><div class="ttdeci">const bool qosSyncroScheduler</div><div class="ttdoc">Enables QoS synchronized scheduling invokes the QoS scheduler on all masters, at every packet arrival...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00087">mem_ctrl.hh:87</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ae04def4d7de4b40d29b507697ed2ce06"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ae04def4d7de4b40d29b507697ed2ce06">QoS::MemCtrl::hasMaster</a></div><div class="ttdeci">bool hasMaster(MasterID m_id) const</div><div class="ttdoc">hasMaster returns true if the selected master(ID) has been registered in the memory controller...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00299">mem_ctrl.hh:299</a></div></div>
<div class="ttc" id="request_8hh_html_ac366b729262fd8e7cbd3283da6f775cf"><div class="ttname"><a href="request_8hh.html#ac366b729262fd8e7cbd3283da6f775cf">MasterID</a></div><div class="ttdeci">uint16_t MasterID</div><div class="ttdef"><b>Definition:</b> <a href="request_8hh_source.html#l00085">request.hh:85</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_aaba4bc34161007da5745f91856576d1a"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#aaba4bc34161007da5745f91856576d1a">QoS::MemCtrl::setCurrentBusState</a></div><div class="ttdeci">void setCurrentBusState()</div><div class="ttdoc">Set current bus direction (READ or WRITE) from next selected one. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00218">mem_ctrl.hh:218</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_aaba49e757bacf785c8cb457df00c7c96"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#aaba49e757bacf785c8cb457df00c7c96">QoS::MemCtrl::_numPriorities</a></div><div class="ttdeci">const uint8_t _numPriorities</div><div class="ttdoc">Number of configured QoS priorities. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00078">mem_ctrl.hh:78</a></div></div>
<div class="ttc" id="classPacket_html"><div class="ttname"><a href="classPacket.html">Packet</a></div><div class="ttdoc">A Packet is used to encapsulate a transfer between two objects in the memory system (e...</div><div class="ttdef"><b>Definition:</b> <a href="packet_8hh_source.html#l00255">packet.hh:255</a></div></div>
<div class="ttc" id="classStats_1_1Group_html"><div class="ttname"><a href="classStats_1_1Group.html">Stats::Group</a></div><div class="ttdoc">Statistics container. </div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00085">group.hh:85</a></div></div>
<div class="ttc" id="policy_8hh_html"><div class="ttname"><a href="policy_8hh.html">policy.hh</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a4a7f43dae8aa25aa6c249a034595fb3c"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a4a7f43dae8aa25aa6c249a034595fb3c">QoS::MemCtrl::MemCtrlStats::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00310">mem_ctrl.cc:310</a></div></div>
<div class="ttc" id="namespaceQoS_html"><div class="ttname"><a href="namespaceQoS.html">QoS</a></div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00044">mem_ctrl.cc:44</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_aa63306a42e76c6921352e7449eb55a21"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#aa63306a42e76c6921352e7449eb55a21">QoS::MemCtrl::MemCtrlStats::memCtrl</a></div><div class="ttdeci">const MemCtrl &amp; memCtrl</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00132">mem_ctrl.hh:132</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a2187e852673308cca368f65f3e2fcf17"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a2187e852673308cca368f65f3e2fcf17">QoS::MemCtrl::getReadQueueSize</a></div><div class="ttdeci">uint64_t getReadQueueSize(const uint8_t prio) const</div><div class="ttdoc">Gets a READ queue size. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00310">mem_ctrl.hh:310</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a87b561c5ca275b8055cf381b06e62329"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a87b561c5ca275b8055cf381b06e62329">QoS::MemCtrl::policy</a></div><div class="ttdeci">const std::unique_ptr&lt; Policy &gt; policy</div><div class="ttdoc">QoS Policy, assigns QoS priority to the incoming packets. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00069">mem_ctrl.hh:69</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a0b37a2e877b091e8acf4cb7a7afad1db"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a0b37a2e877b091e8acf4cb7a7afad1db">QoS::MemCtrl::MemCtrlStats::avgPriority</a></div><div class="ttdeci">Stats::VectorStandardDeviation avgPriority</div><div class="ttdoc">per-master average QoS priority </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00135">mem_ctrl.hh:135</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_affdc1ac303efcd7ea72ae8c4229385b2"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#affdc1ac303efcd7ea72ae8c4229385b2">QoS::MemCtrl::getTotalReadQueueSize</a></div><div class="ttdeci">uint64_t getTotalReadQueueSize() const</div><div class="ttdoc">Gets the total combined READ queues size. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00327">mem_ctrl.hh:327</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a17e2d5a19da072575f94b1d8ff25b355"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a17e2d5a19da072575f94b1d8ff25b355">QoS::MemCtrl::logRequest</a></div><div class="ttdeci">void logRequest(BusState dir, MasterID m_id, uint8_t qos, Addr addr, uint64_t entries)</div><div class="ttdoc">Called upon receiving a request or updates statistics and updates queues status. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00088">mem_ctrl.cc:88</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classAbstractMemory_html_a97a59786e615b235a26a229840108775"><div class="ttname"><a href="classAbstractMemory.html#a97a59786e615b235a26a229840108775">AbstractMemory::_system</a></div><div class="ttdeci">System * _system</div><div class="ttdoc">Pointer to the System object. </div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00168">abstract_mem.hh:168</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a089a4595eebff106e03027d3dbeeafdb"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a089a4595eebff106e03027d3dbeeafdb">QoS::MemCtrl::requestTimes</a></div><div class="ttdeci">std::unordered_map&lt; MasterID, std::unordered_map&lt; uint64_t, std::deque&lt; uint64_t &gt; &gt; &gt; requestTimes</div><div class="ttdoc">Hash of masters - address of request - queue of times of request. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00097">mem_ctrl.hh:97</a></div></div>
<div class="ttc" id="intmath_8hh_html_a0c6fd920faa51be7c8bfad727b78b890"><div class="ttname"><a href="intmath_8hh.html#a0c6fd920faa51be7c8bfad727b78b890">divCeil</a></div><div class="ttdeci">T divCeil(const T &amp;a, const U &amp;b)</div><div class="ttdef"><b>Definition:</b> <a href="intmath_8hh_source.html#l00153">intmath.hh:153</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a571f74bb98d8a53706c72ba50641872d"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a571f74bb98d8a53706c72ba50641872d">QoS::MemCtrl::MemCtrlStats::numReadWriteTurnArounds</a></div><div class="ttdeci">Stats::Scalar numReadWriteTurnArounds</div><div class="ttdoc">Count the number of turnarounds READ to WRITE. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00147">mem_ctrl.hh:147</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="structQoS_1_1MemCtrl_1_1MemCtrlStats_html_a1e7eb84a3d045b32e924479c289345ce"><div class="ttname"><a href="structQoS_1_1MemCtrl_1_1MemCtrlStats.html#a1e7eb84a3d045b32e924479c289345ce">QoS::MemCtrl::MemCtrlStats::priorityMaxLatency</a></div><div class="ttdeci">Stats::Vector priorityMaxLatency</div><div class="ttdoc">per-priority maximum latency </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00145">mem_ctrl.hh:145</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a08c7d216e499507cdd7f2ca5e935e655"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a08c7d216e499507cdd7f2ca5e935e655">QoS::MemCtrl::getBusState</a></div><div class="ttdeci">BusState getBusState() const</div><div class="ttdoc">Gets the current bus state. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00280">mem_ctrl.hh:280</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a300d899cd872f2682a0f365e5473e551"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a300d899cd872f2682a0f365e5473e551">QoS::MemCtrl::qosPriorityEscalation</a></div><div class="ttdeci">const bool qosPriorityEscalation</div><div class="ttdoc">Enables QoS priority escalation. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00081">mem_ctrl.hh:81</a></div></div>
<div class="ttc" id="classAbstractMemory_html"><div class="ttname"><a href="classAbstractMemory.html">AbstractMemory</a></div><div class="ttdoc">An abstract memory represents a contiguous block of physical memory, with an associated address range...</div><div class="ttdef"><b>Definition:</b> <a href="abstract__mem_8hh_source.html#l00107">abstract_mem.hh:107</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_adec5de74d3a3e7691aaafa3b45971715"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#adec5de74d3a3e7691aaafa3b45971715">QoS::MemCtrl::getServiceTick</a></div><div class="ttdeci">Tick getServiceTick(const uint8_t prio) const</div><div class="ttdoc">Gets the last service tick related to a QoS Priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00342">mem_ctrl.hh:342</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a6d16480ead385b42e850ff8aa42ed885"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a6d16480ead385b42e850ff8aa42ed885">QoS::MemCtrl::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initializes this object. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00082">mem_ctrl.cc:82</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_a587d61fddef02507687c4cb16ac3605e"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#a587d61fddef02507687c4cb16ac3605e">QoS::MemCtrl::~MemCtrl</a></div><div class="ttdeci">virtual ~MemCtrl()</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00078">mem_ctrl.cc:78</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad973f310d1e3ba6f6e194176d2eeca4a"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad973f310d1e3ba6f6e194176d2eeca4a">QoS::MemCtrl::packetPriorities</a></div><div class="ttdeci">std::unordered_map&lt; MasterID, std::vector&lt; uint64_t &gt; &gt; packetPriorities</div><div class="ttdoc">Hash of masters - number of packets queued per priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00093">mem_ctrl.hh:93</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ac9472b86a27640ceff08a649f5f01177"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ac9472b86a27640ceff08a649f5f01177">QoS::MemCtrl::writeQueueSizes</a></div><div class="ttdeci">std::vector&lt; uint64_t &gt; writeQueueSizes</div><div class="ttdoc">Write request packets queue length in #packets, per QoS priority. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00109">mem_ctrl.hh:109</a></div></div>
<div class="ttc" id="classStats_1_1VectorStandardDeviation_html"><div class="ttname"><a href="classStats_1_1VectorStandardDeviation.html">Stats::VectorStandardDeviation</a></div><div class="ttdoc">This is a vector of StandardDeviation stats. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l02735">statistics.hh:2735</a></div></div>
<div class="ttc" id="logging_8hh_html_af5c59b879d6a32dc657018ab3d30198f"><div class="ttname"><a href="logging_8hh.html#af5c59b879d6a32dc657018ab3d30198f">panic_if</a></div><div class="ttdeci">#define panic_if(cond,...)</div><div class="ttdoc">Conditional panic macro that checks the supplied condition and only panics if the condition is true a...</div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00185">logging.hh:185</a></div></div>
<div class="ttc" id="classStats_1_1Group_html_a04b7e19f7b19bfe46aec6484b45e4a85"><div class="ttname"><a href="classStats_1_1Group.html#a04b7e19f7b19bfe46aec6484b45e4a85">Stats::Group::stats</a></div><div class="ttdeci">std::vector&lt; Info * &gt; stats</div><div class="ttdef"><b>Definition:</b> <a href="group_8hh_source.html#l00177">group.hh:177</a></div></div>
<div class="ttc" id="circlebuf_8test_8cc_html_ac89b5786f65419c30c7a97e2d5c40fe9"><div class="ttname"><a href="circlebuf_8test_8cc.html#ac89b5786f65419c30c7a97e2d5c40fe9">data</a></div><div class="ttdeci">const char data[]</div><div class="ttdef"><b>Definition:</b> <a href="circlebuf_8test_8cc_source.html#l00044">circlebuf.test.cc:44</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html"><div class="ttname"><a href="classQoS_1_1MemCtrl.html">QoS::MemCtrl</a></div><div class="ttdoc">The QoS::MemCtrl is a base class for Memory objects which support QoS - it provides access to a set o...</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8hh_source.html#l00061">mem_ctrl.hh:61</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad7d8f69ebce236cefcc81d34c406b7f2"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad7d8f69ebce236cefcc81d34c406b7f2">QoS::MemCtrl::schedule</a></div><div class="ttdeci">uint8_t schedule(MasterID m_id, uint64_t data)</div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00214">mem_ctrl.cc:214</a></div></div>
<div class="ttc" id="classQoS_1_1MemCtrl_html_ad5d83b6a8fe17603c38b65071d8ba8ce"><div class="ttname"><a href="classQoS_1_1MemCtrl.html#ad5d83b6a8fe17603c38b65071d8ba8ce">QoS::MemCtrl::selectNextBusState</a></div><div class="ttdeci">BusState selectNextBusState()</div><div class="ttdoc">Returns next bus direction (READ or WRITE) based on configured policy. </div><div class="ttdef"><b>Definition:</b> <a href="mem__ctrl_8cc_source.html#l00243">mem_ctrl.cc:243</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:09 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
