Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Dec 23 01:07:58 2019
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   204 |
| Unused register locations in slices containing registers |   582 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            4 |
|     10 |            2 |
|    16+ |          197 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |              62 |           11 |
| No           | Yes                   | No                     |             484 |           90 |
| Yes          | No                    | No                     |           10940 |         2572 |
| Yes          | No                    | Yes                    |              68 |           10 |
| Yes          | Yes                   | No                     |            1160 |          211 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+
|       Clock Signal       |                            Enable Signal                            |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+
|  NEW_CLOCK/inst/clk_out1 |                                                                     | btnC_IBUF                         |                1 |              4 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/FSM_sequential_state[3]_i_2_n_1                            | cpu0/id_ex0/SR[0]                 |                2 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[3]_0[0]       | rst                               |                1 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst                               |                1 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst                               |                1 |              8 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1_n_1                        | rst                               |                2 |             10 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1__0_n_1                     | rst                               |                2 |             10 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     |                                   |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/uart_blk/uart_rx_fifo/SR[0]  |                3 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_addr_reg[2]                            | rst                               |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/q_tx_data[7]_i_1_n_1         |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | hci0/q_io_in_wr_data[7]_i_1_n_1   |                1 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[2]                                                   | rst                               |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[3]                                                   | rst                               |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[1]                                                   | rst                               |                3 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/E[0]                                                   | rst                               |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_ctrl_data_o_reg[7][0]                              | rst                               |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_addr_reg[15]                           | rst                               |                5 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[15]_i_1_n_1                                           | cpu0/id_ex0/SR[0]                 |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[23]_i_1_n_1                                           | cpu0/id_ex0/SR[0]                 |                4 |             16 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/inst[7]_i_1_n_1                                            | cpu0/id_ex0/SR[0]                 |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/E[0]                                     | rst                               |                6 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_blk/d_data                                    | rst                               |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/d_data                                    | rst                               |                2 |             16 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/E[1]                                     | rst                               |                6 |             18 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_blk/rd_en_prot                                | rst                               |                4 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/rd_en_prot                                          | rst                               |                4 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/wr_en_prot                                          | rst                               |                4 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst                               |                4 |             20 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_1                 |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_1               |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_1__0_n_1     |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_1   |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_1 |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_1  |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_1                   |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_1                |                                   |                3 |             24 |
|  NEW_CLOCK/inst/clk_out1 | hci0/uart_blk/uart_rx_fifo/q_data_array_reg_0_7_0_5_i_1_n_1         |                                   |                2 |             32 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_addr[17]_i_1_n_1                                        | cpu0/id_ex0/SR[0]                 |                5 |             36 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_addr_reg[17][0]                                    | rst                               |                5 |             36 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/pc[31]_i_1_n_1                                             | rst                               |                4 |             64 |
|  NEW_CLOCK/inst/clk_out1 | n_0_4333_BUFG                                                       | rst                               |                8 |             64 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/if_inst[31]_i_1_n_1                                        | rst                               |                8 |             64 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[2][0][0]                                    |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[42][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[34][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[21][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[24][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[3][0][0]                                    |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[50][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[29][0][0]                                   |                                   |               27 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[28][0][0]                                   |                                   |               24 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[32][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[39][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[22][0][0]                                   |                                   |               24 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[25][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[30][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[33][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[35][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[26][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[37][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[20][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[40][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[31][0][0]                                   |                                   |               27 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[36][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[41][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[43][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[44][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[45][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[46][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[38][0][0]                                   |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[23][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[61][0][0]                                   |                                   |               24 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[93][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[95][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[58][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[94][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[9][0][0]                                    |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[125][0][0]                                  |                                   |               15 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[51][0][0]                                   |                                   |               26 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[71][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[84][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[82][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[7][0][0]                                    |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[92][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[57][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[78][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[68][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[85][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[91][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[97][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[98][0][0]                                   |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[63][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[99][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[8][0][0]                                    |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[75][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[88][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[52][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[80][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[69][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[66][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[70][0][0]                                   |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[96][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[55][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[64][0][0]                                   |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[53][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[65][0][0]                                   |                                   |               25 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[67][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[56][0][0]                                   |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[72][0][0]                                   |                                   |               25 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[74][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[6][0][0]                                    |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[76][0][0]                                   |                                   |               24 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[60][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[59][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[73][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[79][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[83][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[87][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[89][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[54][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[62][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[86][0][0]                                   |                                   |               15 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[90][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[5][0][0]                                    |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[81][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/E[0]                                                       |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[100][0][0]                                  |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[124][0][0]                                  |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[13][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[1][0][0]                                    |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[112][0][0]                                  |                                   |               15 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[114][0][0]                                  |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[120][0][0]                                  |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[102][0][0]                                  |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[17][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[126][0][0]                                  |                                   |               23 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[10][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[116][0][0]                                  |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[107][0][0]                                  |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[14][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[105][0][0]                                  |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[110][0][0]                                  |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[118][0][0]                                  |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[115][0][0]                                  |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[122][0][0]                                  |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[104][0][0]                                  |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[117][0][0]                                  |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[77][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[123][0][0]                                  |                                   |               15 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[113][0][0]                                  |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[12][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[0][0][0]                                    |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[15][0][0]                                   |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[18][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[16][0][0]                                   |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[19][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[108][0][0]                                  |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[109][0][0]                                  |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[103][0][0]                                  |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[111][0][0]                                  |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[119][0][0]                                  |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[121][0][0]                                  |                                   |               17 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[101][0][0]                                  |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[106][0][0]                                  |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[11][0][0]                                   |                                   |               16 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[47][0][0]                                   |                                   |               21 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[48][0][0]                                   |                                   |               22 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[49][0][0]                                   |                                   |               18 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[4][0][0]                                    |                                   |               20 |             84 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/cache_data_reg[27][0][0]                                   |                                   |               19 |             84 |
|  NEW_CLOCK/inst/clk_out1 | hci0/E[0]                                                           | rst                               |               19 |             88 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/raddr_o[16]_i_1_n_1                                        |                                   |               15 |             90 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/if0/waddr_o[16]_i_1_n_1                                        |                                   |               12 |             98 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/id_ex0/E[0]                                                    | cpu0/mem0/SR[0]                   |               17 |            128 |
|  n_0_4333_BUFG           |                                                                     | rst                               |               32 |            128 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/ex_mem0/mem_wd[4]_i_1_n_1                                      | rst                               |               34 |            130 |
|  NEW_CLOCK/inst/clk_out1 | hci0/ex_reg2_reg[31]                                                |                                   |               12 |            192 |
|  NEW_CLOCK/inst/clk_out1 | cpu0/id_ex0/E[0]                                                    | cpu0/id_ex0/ex_opcode[10]_i_1_n_1 |               41 |            260 |
|  NEW_CLOCK/inst/clk_out1 |                                                                     | rst                               |               62 |            366 |
+--------------------------+---------------------------------------------------------------------+-----------------------------------+------------------+----------------+


