
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bool16_5.v" into library work
Parsing module <alu_bool_5>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bitshift_7.v" into library work
Parsing module <bitshift_7>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alucmp_6.v" into library work
Parsing module <comparator_6>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/16bitadder_4.v" into library work
Parsing module <sixteenbitadder_4>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu16_3.v" into library work
Parsing module <alu16_3>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu_tester_2.v" into library work
Parsing module <alu_tester_2>.
Analyzing Verilog file "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <alu_tester_2>.

Elaborating module <alu16_3>.

Elaborating module <sixteenbitadder_4>.
WARNING:HDLCompiler:1127 - "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/16bitadder_4.v" Line 23: Assignment to xordb ignored, since the identifier is never used

Elaborating module <alu_bool_5>.

Elaborating module <comparator_6>.

Elaborating module <bitshift_7>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_dip> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 47
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 47
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 47
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 47
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 47
    Found 1-bit tristate buffer for signal <avr_rx> created at line 47
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <alu_tester_2>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu_tester_2.v".
    Found 4-bit register for signal <M_test_case_q>.
    Found 27-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_test_case_q>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 25                                             |
    | Inputs             | 5                                              |
    | Outputs            | 21                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <M_counter_d> created at line 44.
    Found 8-bit 12-to-1 multiplexer for signal <led_result> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <alu_tester_2> synthesized.

Synthesizing Unit <alu16_3>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alu16_3.v".
    Found 16-bit 4-to-1 multiplexer for signal <alu> created at line 84.
    Summary:
	inferred   1 Multiplexer(s).
Unit <alu16_3> synthesized.

Synthesizing Unit <sixteenbitadder_4>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/16bitadder_4.v".
    Found 17-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT> created at line 31.
    Found 17-bit adder for signal <n0021> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <sixteenbitadder_4> synthesized.

Synthesizing Unit <alu_bool_5>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bool16_5.v".
    Found 16-bit 8-to-1 multiplexer for signal <_n0041> created at line 11.
    Summary:
	inferred   2 Multiplexer(s).
Unit <alu_bool_5> synthesized.

Synthesizing Unit <comparator_6>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/alucmp_6.v".
WARNING:Xst:647 - Input <alufn<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <cmp> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comparator_6> synthesized.

Synthesizing Unit <bitshift_7>.
    Related source file is "C:/Users/USER/Desktop/ALU-16-Bit/work/planAhead/ALU-16-Bit/ALU-16-Bit.srcs/sources_1/imports/verilog/bitshift_7.v".
WARNING:Xst:647 - Input <inpb<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <alufn<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical left for signal <inpa[15]_inpb[3]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <inpa[15]_inpb[3]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shift> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <bitshift_7> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 17-bit addsub                                         : 1
 27-bit adder                                          : 1
# Registers                                            : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 12-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <alu_tester_2>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <alu_tester_2> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 17-bit addsub                                         : 1
# Counters                                             : 1
 27-bit up counter                                     : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 6
 1-bit 4-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 2
 16-bit 8-to-1 multiplexer                             : 1
 8-bit 12-to-1 multiplexer                             : 1
# Logic shifters                                       : 2
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <alu_tester/FSM_0> on signal <M_test_case_q[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <alu_tester_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 1.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 36
 Flip-Flops                                            : 36

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.537ns (Maximum Frequency: 394.127MHz)
   Minimum input arrival time before clock: 3.563ns
   Maximum output required time after clock: 5.934ns
   Maximum combinational path delay: No path found

=========================================================================
