/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ufe_afe.h $
 * $brcm_Revision: Hydra_Software_Devel/3 $
 * $brcm_Date: 11/2/11 3:46p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov  2 15:21:07 2011
 *                 MD5 Checksum         ac2aa265a18c10b9dcc2a853e07770ff
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3461/rdb/b0/bchp_ufe_afe.h $
 * 
 * Hydra_Software_Devel/3   11/2/11 3:46p farshidf
 * SW3461-1: update the RDB files
 *
 ***************************************************************************/

#ifndef BCHP_UFE_AFE_H__
#define BCHP_UFE_AFE_H__

/***************************************************************************
 *UFE_AFE - UFE AFE Register Set including PLLs, 6-bit WBADC and DAC
 ***************************************************************************/
#define BCHP_UFE_AFE_TNR0_ADC6B_01               0x000f0000 /* TNR0_ADC6B_01 */
#define BCHP_UFE_AFE_TNR0_ADC6B_02               0x000f0004 /* TNR0_ADC6B_02 */
#define BCHP_UFE_AFE_TNR0_ADC6B_03               0x000f0008 /* TNR0_ADC6B_03 */
#define BCHP_UFE_AFE_TNR0_BIAS_01                0x000f000c /* TNR0_BIAS_01 */
#define BCHP_UFE_AFE_TNR0_DAC12B_01              0x000f0010 /* TNR0_DAC12B_01 */
#define BCHP_UFE_AFE_TNR0_DAC12B_02              0x000f0014 /* TNR0_DAC12B_02 */
#define BCHP_UFE_AFE_TNR0_DDFS_01                0x000f0018 /* TNR0_DDFS_01 */
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01            0x000f001c /* TNR0_DDFS_FCW_01 */
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_02            0x000f0020 /* TNR0_DDFS_FCW_02 */
#define BCHP_UFE_AFE_TNR0_DPM_01                 0x000f0024 /* TNR0_DPM_01 */
#define BCHP_UFE_AFE_TNR0_DS_01                  0x000f0028 /* TNR0_DS_01 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00              0x000f002c /* TNR0_LNAAGC_00 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01              0x000f0030 /* TNR0_LNAAGC_01 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02              0x000f0034 /* TNR0_LNAAGC_02 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03              0x000f0038 /* TNR0_LNAAGC_03 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00     0x000f003c /* TNR0_LNAAGC_testctrl_00 */
#define BCHP_UFE_AFE_TNR0_LNA_01                 0x000f0040 /* TNR0_LNA_01 */
#define BCHP_UFE_AFE_TNR0_LPF_01                 0x000f0044 /* TNR0_LPF_01 */
#define BCHP_UFE_AFE_TNR0_LT_01                  0x000f0048 /* TNR0_LT_01 */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01              0x000f004c /* TNR0_MXRDCO_01 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01              0x000f0050 /* TNR0_MXRPLL_01 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02              0x000f0054 /* TNR0_MXRPLL_02 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03              0x000f0058 /* TNR0_MXRPLL_03 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04              0x000f005c /* TNR0_MXRPLL_04 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05              0x000f0060 /* TNR0_MXRPLL_05 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_06              0x000f0064 /* TNR0_MXRPLL_06 */
#define BCHP_UFE_AFE_TNR0_MXR_01                 0x000f0068 /* TNR0_MXR_01 */
#define BCHP_UFE_AFE_TNR0_MXR_02                 0x000f006c /* TNR0_MXR_02 */
#define BCHP_UFE_AFE_TNR0_MXR_03                 0x000f0070 /* TNR0_MXR_03 */
#define BCHP_UFE_AFE_TNR0_MXR_04                 0x000f0074 /* TNR0_MXR_04 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01              0x000f0078 /* TNR0_PHYPLL_01 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_02              0x000f007c /* TNR0_PHYPLL_02 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03              0x000f0080 /* TNR0_PHYPLL_03 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_04              0x000f0084 /* TNR0_PHYPLL_04 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05              0x000f0088 /* TNR0_PHYPLL_05 */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06              0x000f008c /* TNR0_PHYPLL_06 */
#define BCHP_UFE_AFE_TNR0_REG_01                 0x000f0090 /* TNR0_REG_01 */
#define BCHP_UFE_AFE_TNR0_RESETB_01              0x000f0094 /* TNR0_RESETB_01 */
#define BCHP_UFE_AFE_TNR0_RESET_01               0x000f0098 /* TNR0_RESET_01 */
#define BCHP_UFE_AFE_TNR0_RFAGC_01               0x000f009c /* TNR0_RFAGC_01 */
#define BCHP_UFE_AFE_TNR0_RFAGC_02               0x000f00a0 /* TNR0_RFAGC_02 */
#define BCHP_UFE_AFE_TNR0_RFAGC_03               0x000f00a4 /* TNR0_RFAGC_03 */
#define BCHP_UFE_AFE_TNR0_RFAGC_04               0x000f00a8 /* TNR0_RFAGC_04 */
#define BCHP_UFE_AFE_TNR0_RFFIL_01               0x000f00ac /* TNR0_RFFIL_01 */
#define BCHP_UFE_AFE_TNR0_RFVGA_01               0x000f00b0 /* TNR0_RFVGA_01 */
#define BCHP_UFE_AFE_TNR0_SPARE_01               0x000f00b4 /* TNR0_SPARE_01 */
#define BCHP_UFE_AFE_TNR0_SPARE_02               0x000f00b8 /* TNR0_SPARE_02 */
#define BCHP_UFE_AFE_TNR0_TUNE_01                0x000f00bc /* TNR0_TUNE_01 */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01             0x000f00c0 /* TNR0_UHF_BUF_01 */
#define BCHP_UFE_AFE_TNR0_PWRUP_01               0x000f00c4 /* TNR0_pwrup_01 */
#define BCHP_UFE_AFE_TNR0_PWRUP_02               0x000f00c8 /* TNR0_pwrup_02 */
#define BCHP_UFE_AFE_TNR_REFPLL_01               0x000f00cc /* TNR_REFPLL_01 */
#define BCHP_UFE_AFE_TNR_REFPLL_02               0x000f00d0 /* TNR_REFPLL_02 */
#define BCHP_UFE_AFE_TNR_REFPLL_03               0x000f00d4 /* TNR_REFPLL_03 */
#define BCHP_UFE_AFE_TNR_RESETB_01               0x000f00d8 /* TNR_RESETB_01 */
#define BCHP_UFE_AFE_TNR_RESET_01                0x000f00dc /* TNR_RESET_01 */
#define BCHP_UFE_AFE_TNR_PWRUP_01                0x000f00e0 /* TNR_pwrup_01 */
#define BCHP_UFE_AFE_TNR0_DAC12B_03              0x000f00e4 /* TNR0_DAC12B_03 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_00      0x000f00e8 /* TNR0_LNAAGC_readbus_00 */
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_01      0x000f00ec /* TNR0_LNAAGC_readbus_01 */
#define BCHP_UFE_AFE_TNR0_MXRDCO_02              0x000f00f0 /* TNR0_MXRDCO_02 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07              0x000f00f4 /* TNR0_MXRPLL_07 */
#define BCHP_UFE_AFE_TNR0_MXRPLL_08              0x000f00f8 /* TNR0_MXRPLL_08 */
#define BCHP_UFE_AFE_TNR0_RFAGC_05               0x000f00fc /* TNR0_RFAGC_05 */
#define BCHP_UFE_AFE_TNR0_RFAGC_06               0x000f0100 /* TNR0_RFAGC_06 */
#define BCHP_UFE_AFE_TNR_REFPLL_04               0x000f0104 /* TNR_REFPLL_04 */

/***************************************************************************
 *TNR0_ADC6B_01 - TNR0_ADC6B_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_ADC6B_01 :: nb_ctrl [31:30] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nb_ctrl_MASK                    0xc0000000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nb_ctrl_SHIFT                   30
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nb_ctrl_DEFAULT                 2

/* UFE_AFE :: TNR0_ADC6B_01 :: fs_ctrl [29:26] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_fs_ctrl_MASK                    0x3c000000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_fs_ctrl_SHIFT                   26
#define BCHP_UFE_AFE_TNR0_ADC6B_01_fs_ctrl_DEFAULT                 6

/* UFE_AFE :: TNR0_ADC6B_01 :: cm_cntl [25:21] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_cm_cntl_MASK                    0x03e00000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_cm_cntl_SHIFT                   21
#define BCHP_UFE_AFE_TNR0_ADC6B_01_cm_cntl_DEFAULT                 19

/* UFE_AFE :: TNR0_ADC6B_01 :: vcom_sel [20:19] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_vcom_sel_MASK                   0x00180000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_vcom_sel_SHIFT                  19
#define BCHP_UFE_AFE_TNR0_ADC6B_01_vcom_sel_DEFAULT                1

/* UFE_AFE :: TNR0_ADC6B_01 :: i_ctrl [18:18] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_i_ctrl_MASK                     0x00040000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_i_ctrl_SHIFT                    18
#define BCHP_UFE_AFE_TNR0_ADC6B_01_i_ctrl_DEFAULT                  0

/* UFE_AFE :: TNR0_ADC6B_01 :: ch_8 [17:17] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_ch_8_MASK                       0x00020000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_ch_8_SHIFT                      17
#define BCHP_UFE_AFE_TNR0_ADC6B_01_ch_8_DEFAULT                    0

/* UFE_AFE :: TNR0_ADC6B_01 :: test_mux [16:14] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_test_mux_MASK                   0x0001c000
#define BCHP_UFE_AFE_TNR0_ADC6B_01_test_mux_SHIFT                  14
#define BCHP_UFE_AFE_TNR0_ADC6B_01_test_mux_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_01 :: nv_cntl [13:11] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nv_cntl_MASK                    0x00003800
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nv_cntl_SHIFT                   11
#define BCHP_UFE_AFE_TNR0_ADC6B_01_nv_cntl_DEFAULT                 4

/* UFE_AFE :: TNR0_ADC6B_01 :: p0_dly_cntl [10:09] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_p0_dly_cntl_MASK                0x00000600
#define BCHP_UFE_AFE_TNR0_ADC6B_01_p0_dly_cntl_SHIFT               9
#define BCHP_UFE_AFE_TNR0_ADC6B_01_p0_dly_cntl_DEFAULT             3

/* UFE_AFE :: TNR0_ADC6B_01 :: spare00 [08:00] */
#define BCHP_UFE_AFE_TNR0_ADC6B_01_spare00_MASK                    0x000001ff
#define BCHP_UFE_AFE_TNR0_ADC6B_01_spare00_SHIFT                   0
#define BCHP_UFE_AFE_TNR0_ADC6B_01_spare00_DEFAULT                 0

/***************************************************************************
 *TNR0_ADC6B_02 - TNR0_ADC6B_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_ADC6B_02 :: cntlL [31:28] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlL_MASK                      0xf0000000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlL_SHIFT                     28
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlL_DEFAULT                   4

/* UFE_AFE :: TNR0_ADC6B_02 :: cntlH [27:24] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlH_MASK                      0x0f000000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlH_SHIFT                     24
#define BCHP_UFE_AFE_TNR0_ADC6B_02_cntlH_DEFAULT                   3

/* UFE_AFE :: TNR0_ADC6B_02 :: spare00 [23:22] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_spare00_MASK                    0x00c00000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_spare00_SHIFT                   22
#define BCHP_UFE_AFE_TNR0_ADC6B_02_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_0 [21:21] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_0_MASK                   0x00200000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_0_SHIFT                  21
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_0_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_1 [20:20] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_1_MASK                   0x00100000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_1_SHIFT                  20
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_1_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_2 [19:18] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_2_MASK                   0x000c0000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_2_SHIFT                  18
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_2_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_3 [17:16] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_3_MASK                   0x00030000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_3_SHIFT                  16
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_3_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_4 [15:14] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_4_MASK                   0x0000c000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_4_SHIFT                  14
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_4_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_5 [13:12] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_5_MASK                   0x00003000
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_5_SHIFT                  12
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_5_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_6 [11:10] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_6_MASK                   0x00000c00
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_6_SHIFT                  10
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_6_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_7 [09:08] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_7_MASK                   0x00000300
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_7_SHIFT                  8
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_7_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_8 [07:06] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_8_MASK                   0x000000c0
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_8_SHIFT                  6
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_8_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_9 [05:04] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_9_MASK                   0x00000030
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_9_SHIFT                  4
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_9_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_10 [03:02] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_10_MASK                  0x0000000c
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_10_SHIFT                 2
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_10_DEFAULT               0

/* UFE_AFE :: TNR0_ADC6B_02 :: i_ctrl_11 [01:00] */
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_11_MASK                  0x00000003
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_11_SHIFT                 0
#define BCHP_UFE_AFE_TNR0_ADC6B_02_i_ctrl_11_DEFAULT               0

/***************************************************************************
 *TNR0_ADC6B_03 - TNR0_ADC6B_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_ADC6B_03 :: spare00 [31:31] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare00_MASK                    0x80000000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare00_SHIFT                   31
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ADCBUF_Rdeg [30:27] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ADCBUF_Rdeg_MASK              0x78000000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ADCBUF_Rdeg_SHIFT             27
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ADCBUF_Rdeg_DEFAULT           9

/* UFE_AFE :: TNR0_ADC6B_03 :: i_testen [26:25] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_testen_MASK                   0x06000000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_testen_SHIFT                  25
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_testen_DEFAULT                0

/* UFE_AFE :: TNR0_ADC6B_03 :: spare01 [24:24] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare01_MASK                    0x01000000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare01_SHIFT                   24
#define BCHP_UFE_AFE_TNR0_ADC6B_03_spare01_DEFAULT                 1

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_23 [23:23] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_23_MASK              0x00800000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_23_SHIFT             23
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_23_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_22 [22:22] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_22_MASK              0x00400000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_22_SHIFT             22
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_22_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_21 [21:21] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_21_MASK              0x00200000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_21_SHIFT             21
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_21_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_20 [20:20] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_20_MASK              0x00100000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_20_SHIFT             20
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_20_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_19 [19:19] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_19_MASK              0x00080000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_19_SHIFT             19
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_19_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_18 [18:18] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_18_MASK              0x00040000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_18_SHIFT             18
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_18_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_17 [17:17] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_17_MASK              0x00020000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_17_SHIFT             17
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_17_DEFAULT           1

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_16 [16:16] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_16_MASK              0x00010000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_16_SHIFT             16
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_16_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_15 [15:15] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_15_MASK              0x00008000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_15_SHIFT             15
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_15_DEFAULT           1

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_14 [14:14] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_14_MASK              0x00004000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_14_SHIFT             14
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_14_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_13 [13:13] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_13_MASK              0x00002000
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_13_SHIFT             13
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_13_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_12 [12:11] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_12_MASK              0x00001800
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_12_SHIFT             11
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_12_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_10 [10:10] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_10_MASK              0x00000400
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_10_SHIFT             10
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_10_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_09 [09:09] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_09_MASK              0x00000200
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_09_SHIFT             9
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_09_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_08 [08:08] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_08_MASK              0x00000100
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_08_SHIFT             8
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_08_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_07 [07:07] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_07_MASK              0x00000080
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_07_SHIFT             7
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_07_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_06 [06:04] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_06_MASK              0x00000070
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_06_SHIFT             4
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_06_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_03 [03:02] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_03_MASK              0x0000000c
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_03_SHIFT             2
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_03_DEFAULT           0

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_01 [01:01] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_01_MASK              0x00000002
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_01_SHIFT             1
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_01_DEFAULT           1

/* UFE_AFE :: TNR0_ADC6B_03 :: i_ctrl_dig_00 [00:00] */
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_00_MASK              0x00000001
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_00_SHIFT             0
#define BCHP_UFE_AFE_TNR0_ADC6B_03_i_ctrl_dig_00_DEFAULT           0

/***************************************************************************
 *TNR0_BIAS_01 - TNR0_BIAS_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_BIAS_01 :: reserved0 [31:04] */
#define BCHP_UFE_AFE_TNR0_BIAS_01_reserved0_MASK                   0xfffffff0
#define BCHP_UFE_AFE_TNR0_BIAS_01_reserved0_SHIFT                  4

/* UFE_AFE :: TNR0_BIAS_01 :: bias_bg_vctrl [03:01] */
#define BCHP_UFE_AFE_TNR0_BIAS_01_bias_bg_vctrl_MASK               0x0000000e
#define BCHP_UFE_AFE_TNR0_BIAS_01_bias_bg_vctrl_SHIFT              1
#define BCHP_UFE_AFE_TNR0_BIAS_01_bias_bg_vctrl_DEFAULT            4

/* UFE_AFE :: TNR0_BIAS_01 :: spare00 [00:00] */
#define BCHP_UFE_AFE_TNR0_BIAS_01_spare00_MASK                     0x00000001
#define BCHP_UFE_AFE_TNR0_BIAS_01_spare00_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_BIAS_01_spare00_DEFAULT                  0

/***************************************************************************
 *TNR0_DAC12B_01 - TNR0_DAC12B_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_DAC12B_01 :: spare00 [31:26] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare00_MASK                   0xfc000000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare00_SHIFT                  26
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_DAC12B_01 :: prbs_length [25:22] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_length_MASK               0x03c00000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_length_SHIFT              22
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_length_DEFAULT            15

/* UFE_AFE :: TNR0_DAC12B_01 :: prbs_mode [21:21] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_mode_MASK                 0x00200000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_mode_SHIFT                21
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_mode_DEFAULT              0

/* UFE_AFE :: TNR0_DAC12B_01 :: prbs_en [20:20] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_en_MASK                   0x00100000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_en_SHIFT                  20
#define BCHP_UFE_AFE_TNR0_DAC12B_01_prbs_en_DEFAULT                1

/* UFE_AFE :: TNR0_DAC12B_01 :: scramble_en [19:19] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_scramble_en_MASK               0x00080000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_scramble_en_SHIFT              19
#define BCHP_UFE_AFE_TNR0_DAC12B_01_scramble_en_DEFAULT            1

/* UFE_AFE :: TNR0_DAC12B_01 :: p_stop [18:18] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_p_stop_MASK                    0x00040000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_p_stop_SHIFT                   18
#define BCHP_UFE_AFE_TNR0_DAC12B_01_p_stop_DEFAULT                 0

/* UFE_AFE :: TNR0_DAC12B_01 :: n_stop [17:17] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_n_stop_MASK                    0x00020000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_n_stop_SHIFT                   17
#define BCHP_UFE_AFE_TNR0_DAC12B_01_n_stop_DEFAULT                 0

/* UFE_AFE :: TNR0_DAC12B_01 :: spare01 [16:16] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare01_MASK                   0x00010000
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare01_SHIFT                  16
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_DAC12B_01 :: atten [15:10] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_atten_MASK                     0x0000fc00
#define BCHP_UFE_AFE_TNR0_DAC12B_01_atten_SHIFT                    10
#define BCHP_UFE_AFE_TNR0_DAC12B_01_atten_DEFAULT                  0

/* UFE_AFE :: TNR0_DAC12B_01 :: casctrl [09:06] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casctrl_MASK                   0x000003c0
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casctrl_SHIFT                  6
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casctrl_DEFAULT                7

/* UFE_AFE :: TNR0_DAC12B_01 :: casadj [05:03] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casadj_MASK                    0x00000038
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casadj_SHIFT                   3
#define BCHP_UFE_AFE_TNR0_DAC12B_01_casadj_DEFAULT                 3

/* UFE_AFE :: TNR0_DAC12B_01 :: sense [02:02] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_sense_MASK                     0x00000004
#define BCHP_UFE_AFE_TNR0_DAC12B_01_sense_SHIFT                    2
#define BCHP_UFE_AFE_TNR0_DAC12B_01_sense_DEFAULT                  1

/* UFE_AFE :: TNR0_DAC12B_01 :: tc_obb [01:01] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_tc_obb_MASK                    0x00000002
#define BCHP_UFE_AFE_TNR0_DAC12B_01_tc_obb_SHIFT                   1
#define BCHP_UFE_AFE_TNR0_DAC12B_01_tc_obb_DEFAULT                 1

/* UFE_AFE :: TNR0_DAC12B_01 :: spare02 [00:00] */
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare02_MASK                   0x00000001
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare02_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_DAC12B_01_spare02_DEFAULT                0

/***************************************************************************
 *TNR0_DAC12B_02 - TNR0_DAC12B_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_DAC12B_02 :: reserved0 [31:21] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_reserved0_MASK                 0xffe00000
#define BCHP_UFE_AFE_TNR0_DAC12B_02_reserved0_SHIFT                21

/* UFE_AFE :: TNR0_DAC12B_02 :: saw_freq [20:17] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_freq_MASK                  0x001e0000
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_freq_SHIFT                 17
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_freq_DEFAULT               1

/* UFE_AFE :: TNR0_DAC12B_02 :: i_CRC_en [16:16] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_CRC_en_MASK                  0x00010000
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_CRC_en_SHIFT                 16
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_CRC_en_DEFAULT               0

/* UFE_AFE :: TNR0_DAC12B_02 :: spare01 [15:13] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare01_MASK                   0x0000e000
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare01_SHIFT                  13
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_DAC12B_02 :: DACOUT_enb [12:12] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DACOUT_enb_MASK                0x00001000
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DACOUT_enb_SHIFT               12
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DACOUT_enb_DEFAULT             0

/* UFE_AFE :: TNR0_DAC12B_02 :: spare02 [11:11] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare02_MASK                   0x00000800
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare02_SHIFT                  11
#define BCHP_UFE_AFE_TNR0_DAC12B_02_spare02_DEFAULT                0

/* UFE_AFE :: TNR0_DAC12B_02 :: DAC_coarse_atten [10:08] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DAC_coarse_atten_MASK          0x00000700
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DAC_coarse_atten_SHIFT         8
#define BCHP_UFE_AFE_TNR0_DAC12B_02_DAC_coarse_atten_DEFAULT       0

/* UFE_AFE :: TNR0_DAC12B_02 :: saw_en [07:07] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_en_MASK                    0x00000080
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_en_SHIFT                   7
#define BCHP_UFE_AFE_TNR0_DAC12B_02_saw_en_DEFAULT                 0

/* UFE_AFE :: TNR0_DAC12B_02 :: i_enable_lfsr [06:06] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_enable_lfsr_MASK             0x00000040
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_enable_lfsr_SHIFT            6
#define BCHP_UFE_AFE_TNR0_DAC12B_02_i_enable_lfsr_DEFAULT          0

/* UFE_AFE :: TNR0_DAC12B_02 :: bias_ctrl_dac [05:00] */
#define BCHP_UFE_AFE_TNR0_DAC12B_02_bias_ctrl_dac_MASK             0x0000003f
#define BCHP_UFE_AFE_TNR0_DAC12B_02_bias_ctrl_dac_SHIFT            0
#define BCHP_UFE_AFE_TNR0_DAC12B_02_bias_ctrl_dac_DEFAULT          32

/***************************************************************************
 *TNR0_DDFS_01 - TNR0_DDFS_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_DDFS_01 :: reserved0 [31:10] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_reserved0_MASK                   0xfffffc00
#define BCHP_UFE_AFE_TNR0_DDFS_01_reserved0_SHIFT                  10

/* UFE_AFE :: TNR0_DDFS_01 :: i_fcw_strb [09:09] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_fcw_strb_MASK                  0x00000200
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_fcw_strb_SHIFT                 9
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_fcw_strb_DEFAULT               0

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_lbist_enable [08:08] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_lbist_enable_MASK         0x00000100
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_lbist_enable_SHIFT        8
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_lbist_enable_DEFAULT      0

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_tp_en [07:07] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_tp_en_MASK                0x00000080
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_tp_en_SHIFT               7
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_tp_en_DEFAULT             0

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_twos_comp_en [06:06] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_twos_comp_en_MASK         0x00000040
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_twos_comp_en_SHIFT        6
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_twos_comp_en_DEFAULT      0

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_sel [05:05] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_sel_MASK                  0x00000020
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_sel_SHIFT                 5
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_sel_DEFAULT               0

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_le_sel [04:03] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_le_sel_MASK               0x00000018
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_le_sel_SHIFT              3
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_le_sel_DEFAULT            0

/* UFE_AFE :: TNR0_DDFS_01 :: spare00 [02:02] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare00_MASK                     0x00000004
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare00_SHIFT                    2
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare00_DEFAULT                  1

/* UFE_AFE :: TNR0_DDFS_01 :: i_ddfs_test_en [01:01] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_test_en_MASK              0x00000002
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_test_en_SHIFT             1
#define BCHP_UFE_AFE_TNR0_DDFS_01_i_ddfs_test_en_DEFAULT           0

/* UFE_AFE :: TNR0_DDFS_01 :: spare01 [00:00] */
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare01_MASK                     0x00000001
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare01_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_DDFS_01_spare01_DEFAULT                  0

/***************************************************************************
 *TNR0_DDFS_FCW_01 - TNR0_DDFS_FCW_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_DDFS_FCW_01 :: reserved0 [31:05] */
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01_reserved0_MASK               0xffffffe0
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01_reserved0_SHIFT              5

/* UFE_AFE :: TNR0_DDFS_FCW_01 :: fcw [04:00] */
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01_fcw_MASK                     0x0000001f
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01_fcw_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_01_fcw_DEFAULT                  0

/***************************************************************************
 *TNR0_DDFS_FCW_02 - TNR0_DDFS_FCW_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_DDFS_FCW_02 :: fcw [31:00] */
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_02_fcw_MASK                     0xffffffff
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_02_fcw_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_DDFS_FCW_02_fcw_DEFAULT                  0

/***************************************************************************
 *TNR0_DPM_01 - TNR0_DPM_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_DPM_01 :: reserved0 [31:28] */
#define BCHP_UFE_AFE_TNR0_DPM_01_reserved0_MASK                    0xf0000000
#define BCHP_UFE_AFE_TNR0_DPM_01_reserved0_SHIFT                   28

/* UFE_AFE :: TNR0_DPM_01 :: spare00 [27:23] */
#define BCHP_UFE_AFE_TNR0_DPM_01_spare00_MASK                      0x0f800000
#define BCHP_UFE_AFE_TNR0_DPM_01_spare00_SHIFT                     23
#define BCHP_UFE_AFE_TNR0_DPM_01_spare00_DEFAULT                   0

/* UFE_AFE :: TNR0_DPM_01 :: i_logen_PreSel [22:20] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_PreSel_MASK               0x00700000
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_PreSel_SHIFT              20
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_PreSel_DEFAULT            1

/* UFE_AFE :: TNR0_DPM_01 :: i_atten [19:16] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_atten_MASK                      0x000f0000
#define BCHP_UFE_AFE_TNR0_DPM_01_i_atten_SHIFT                     16
#define BCHP_UFE_AFE_TNR0_DPM_01_i_atten_DEFAULT                   0

/* UFE_AFE :: TNR0_DPM_01 :: spare01 [15:13] */
#define BCHP_UFE_AFE_TNR0_DPM_01_spare01_MASK                      0x0000e000
#define BCHP_UFE_AFE_TNR0_DPM_01_spare01_SHIFT                     13
#define BCHP_UFE_AFE_TNR0_DPM_01_spare01_DEFAULT                   0

/* UFE_AFE :: TNR0_DPM_01 :: DPM_amp2 [12:12] */
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp2_MASK                     0x00001000
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp2_SHIFT                    12
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp2_DEFAULT                  0

/* UFE_AFE :: TNR0_DPM_01 :: DPM_amp1 [11:11] */
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp1_MASK                     0x00000800
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp1_SHIFT                    11
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp1_DEFAULT                  1

/* UFE_AFE :: TNR0_DPM_01 :: DPM_amp0 [10:10] */
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp0_MASK                     0x00000400
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp0_SHIFT                    10
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_amp0_DEFAULT                  1

/* UFE_AFE :: TNR0_DPM_01 :: DPM_6dB [09:09] */
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_6dB_MASK                      0x00000200
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_6dB_SHIFT                     9
#define BCHP_UFE_AFE_TNR0_DPM_01_DPM_6dB_DEFAULT                   0

/* UFE_AFE :: TNR0_DPM_01 :: sel_Q [08:08] */
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_Q_MASK                        0x00000100
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_Q_SHIFT                       8
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_Q_DEFAULT                     0

/* UFE_AFE :: TNR0_DPM_01 :: sel_I [07:07] */
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_I_MASK                        0x00000080
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_I_SHIFT                       7
#define BCHP_UFE_AFE_TNR0_DPM_01_sel_I_DEFAULT                     0

/* UFE_AFE :: TNR0_DPM_01 :: i_logen_two [06:06] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_two_MASK                  0x00000040
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_two_SHIFT                 6
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_two_DEFAULT               0

/* UFE_AFE :: TNR0_DPM_01 :: i_logen_start [05:05] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_start_MASK                0x00000020
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_start_SHIFT               5
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_start_DEFAULT             0

/* UFE_AFE :: TNR0_DPM_01 :: i_logen_six [04:04] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_six_MASK                  0x00000010
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_six_SHIFT                 4
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_six_DEFAULT               0

/* UFE_AFE :: TNR0_DPM_01 :: spare02 [03:03] */
#define BCHP_UFE_AFE_TNR0_DPM_01_spare02_MASK                      0x00000008
#define BCHP_UFE_AFE_TNR0_DPM_01_spare02_SHIFT                     3
#define BCHP_UFE_AFE_TNR0_DPM_01_spare02_DEFAULT                   1

/* UFE_AFE :: TNR0_DPM_01 :: i_logen_I_Qneg [02:02] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_I_Qneg_MASK               0x00000004
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_I_Qneg_SHIFT              2
#define BCHP_UFE_AFE_TNR0_DPM_01_i_logen_I_Qneg_DEFAULT            0

/* UFE_AFE :: TNR0_DPM_01 :: spare03 [01:01] */
#define BCHP_UFE_AFE_TNR0_DPM_01_spare03_MASK                      0x00000002
#define BCHP_UFE_AFE_TNR0_DPM_01_spare03_SHIFT                     1
#define BCHP_UFE_AFE_TNR0_DPM_01_spare03_DEFAULT                   0

/* UFE_AFE :: TNR0_DPM_01 :: i_DPM_switch [00:00] */
#define BCHP_UFE_AFE_TNR0_DPM_01_i_DPM_switch_MASK                 0x00000001
#define BCHP_UFE_AFE_TNR0_DPM_01_i_DPM_switch_SHIFT                0
#define BCHP_UFE_AFE_TNR0_DPM_01_i_DPM_switch_DEFAULT              0

/***************************************************************************
 *TNR0_DS_01 - TNR0_DS_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_DS_01 :: reserved0 [31:09] */
#define BCHP_UFE_AFE_TNR0_DS_01_reserved0_MASK                     0xfffffe00
#define BCHP_UFE_AFE_TNR0_DS_01_reserved0_SHIFT                    9

/* UFE_AFE :: TNR0_DS_01 :: spare00 [08:06] */
#define BCHP_UFE_AFE_TNR0_DS_01_spare00_MASK                       0x000001c0
#define BCHP_UFE_AFE_TNR0_DS_01_spare00_SHIFT                      6
#define BCHP_UFE_AFE_TNR0_DS_01_spare00_DEFAULT                    1

/* UFE_AFE :: TNR0_DS_01 :: i_DAISY_UHF_DPM_sel [05:05] */
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_UHF_DPM_sel_MASK           0x00000020
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_UHF_DPM_sel_SHIFT          5
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_UHF_DPM_sel_DEFAULT        1

/* UFE_AFE :: TNR0_DS_01 :: i_DAISY_bias_ctrl [04:00] */
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_bias_ctrl_MASK             0x0000001f
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_bias_ctrl_SHIFT            0
#define BCHP_UFE_AFE_TNR0_DS_01_i_DAISY_bias_ctrl_DEFAULT          28

/***************************************************************************
 *TNR0_LNAAGC_00 - TNR0_LNAAGC_00
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_00 :: hist_start [31:31] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_hist_start_MASK                0x80000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_hist_start_SHIFT               31
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_hist_start_DEFAULT             1

/* UFE_AFE :: TNR0_LNAAGC_00 :: lna_start [30:30] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_lna_start_MASK                 0x40000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_lna_start_SHIFT                30
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_lna_start_DEFAULT              0

/* UFE_AFE :: TNR0_LNAAGC_00 :: peak_pwrb [29:29] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwrb_MASK                 0x20000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwrb_SHIFT                29
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwrb_DEFAULT              1

/* UFE_AFE :: TNR0_LNAAGC_00 :: pd_thresh [28:23] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_pd_thresh_MASK                 0x1f800000
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_pd_thresh_SHIFT                23
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_pd_thresh_DEFAULT              11

/* UFE_AFE :: TNR0_LNAAGC_00 :: peak_pwr_set_pt [22:05] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwr_set_pt_MASK           0x007fffe0
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwr_set_pt_SHIFT          5
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_peak_pwr_set_pt_DEFAULT        204316

/* UFE_AFE :: TNR0_LNAAGC_00 :: win_len [04:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_win_len_MASK                   0x0000001f
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_win_len_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_LNAAGC_00_win_len_DEFAULT                10

/***************************************************************************
 *TNR0_LNAAGC_01 - TNR0_LNAAGC_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_01 :: log2_byp [31:31] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_log2_byp_MASK                  0x80000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_log2_byp_SHIFT                 31
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_log2_byp_DEFAULT               0

/* UFE_AFE :: TNR0_LNAAGC_01 :: Init_SelLNA_VGAb [30:30] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_Init_SelLNA_VGAb_MASK          0x40000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_Init_SelLNA_VGAb_SHIFT         30
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_Init_SelLNA_VGAb_DEFAULT       1

/* UFE_AFE :: TNR0_LNAAGC_01 :: LNA_only [29:29] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_only_MASK                  0x20000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_only_SHIFT                 29
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_only_DEFAULT               1

/* UFE_AFE :: TNR0_LNAAGC_01 :: init_LNA_gain [28:24] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_init_LNA_gain_MASK             0x1f000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_init_LNA_gain_SHIFT            24
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_init_LNA_gain_DEFAULT          13

/* UFE_AFE :: TNR0_LNAAGC_01 :: LNA_Kbw [23:20] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_Kbw_MASK                   0x00f00000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_Kbw_SHIFT                  20
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_Kbw_DEFAULT                6

/* UFE_AFE :: TNR0_LNAAGC_01 :: LNA_inv [19:19] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_inv_MASK                   0x00080000
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_inv_SHIFT                  19
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_LNA_inv_DEFAULT                0

/* UFE_AFE :: TNR0_LNAAGC_01 :: hi_thresh [18:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_hi_thresh_MASK                 0x0007ffff
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_hi_thresh_SHIFT                0
#define BCHP_UFE_AFE_TNR0_LNAAGC_01_hi_thresh_DEFAULT              2721

/***************************************************************************
 *TNR0_LNAAGC_02 - TNR0_LNAAGC_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_02 :: negedge_sel [31:31] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_negedge_sel_MASK               0x80000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_negedge_sel_SHIFT              31
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_negedge_sel_DEFAULT            0

/* UFE_AFE :: TNR0_LNAAGC_02 :: byperr_en [30:30] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byperr_en_MASK                 0x40000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byperr_en_SHIFT                30
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byperr_en_DEFAULT              0

/* UFE_AFE :: TNR0_LNAAGC_02 :: byp_err_term [29:24] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byp_err_term_MASK              0x3f000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byp_err_term_SHIFT             24
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_byp_err_term_DEFAULT           0

/* UFE_AFE :: TNR0_LNAAGC_02 :: statm_clk_cfg [23:21] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_statm_clk_cfg_MASK             0x00e00000
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_statm_clk_cfg_SHIFT            21
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_statm_clk_cfg_DEFAULT          0

/* UFE_AFE :: TNR0_LNAAGC_02 :: timer_cfg [20:10] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_timer_cfg_MASK                 0x001ffc00
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_timer_cfg_SHIFT                10
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_timer_cfg_DEFAULT              264

/* UFE_AFE :: TNR0_LNAAGC_02 :: ramp_clk_cfg [09:07] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_ramp_clk_cfg_MASK              0x00000380
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_ramp_clk_cfg_SHIFT             7
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_ramp_clk_cfg_DEFAULT           4

/* UFE_AFE :: TNR0_LNAAGC_02 :: lna_dsm_clk_cfg [06:05] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dsm_clk_cfg_MASK           0x00000060
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dsm_clk_cfg_SHIFT          5
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dsm_clk_cfg_DEFAULT        1

/* UFE_AFE :: TNR0_LNAAGC_02 :: lna_sigdel_en [04:04] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_en_MASK             0x00000010
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_en_SHIFT            4
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_en_DEFAULT          1

/* UFE_AFE :: TNR0_LNAAGC_02 :: lna_sigdel_fb2x [03:03] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_fb2x_MASK           0x00000008
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_fb2x_SHIFT          3
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_sigdel_fb2x_DEFAULT        0

/* UFE_AFE :: TNR0_LNAAGC_02 :: lna_dem_sch [02:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dem_sch_MASK               0x00000007
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dem_sch_SHIFT              0
#define BCHP_UFE_AFE_TNR0_LNAAGC_02_lna_dem_sch_DEFAULT            0

/***************************************************************************
 *TNR0_LNAAGC_03 - TNR0_LNAAGC_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_03 :: AGC_frz [31:31] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_frz_MASK                   0x80000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_frz_SHIFT                  31
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_frz_DEFAULT                0

/* UFE_AFE :: TNR0_LNAAGC_03 :: ATE_en [30:30] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_ATE_en_MASK                    0x40000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_ATE_en_SHIFT                   30
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_ATE_en_DEFAULT                 0

/* UFE_AFE :: TNR0_LNAAGC_03 :: dis_ramp_rev [29:29] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_ramp_rev_MASK              0x20000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_ramp_rev_SHIFT             29
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_ramp_rev_DEFAULT           0

/* UFE_AFE :: TNR0_LNAAGC_03 :: dis_rslope [28:28] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_rslope_MASK                0x10000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_rslope_SHIFT               28
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_dis_rslope_DEFAULT             0

/* UFE_AFE :: TNR0_LNAAGC_03 :: AGC_byp [27:27] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_byp_MASK                   0x08000000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_byp_SHIFT                  27
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_AGC_byp_DEFAULT                0

/* UFE_AFE :: TNR0_LNAAGC_03 :: LNA_byp_gain [26:22] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_LNA_byp_gain_MASK              0x07c00000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_LNA_byp_gain_SHIFT             22
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_LNA_byp_gain_DEFAULT           15

/* UFE_AFE :: TNR0_LNAAGC_03 :: hist_thresh [21:16] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_thresh_MASK               0x003f0000
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_thresh_SHIFT              16
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_thresh_DEFAULT            11

/* UFE_AFE :: TNR0_LNAAGC_03 :: hist_win_len [15:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_win_len_MASK              0x0000ffff
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_win_len_SHIFT             0
#define BCHP_UFE_AFE_TNR0_LNAAGC_03_hist_win_len_DEFAULT           8192

/***************************************************************************
 *TNR0_LNAAGC_TESTCTRL_00 - TNR0_LNAAGC_testctrl_00
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_TESTCTRL_00 :: reserved0 [31:16] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00_reserved0_MASK        0xffff0000
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00_reserved0_SHIFT       16

/* UFE_AFE :: TNR0_LNAAGC_TESTCTRL_00 :: i_test_LNAAGC [15:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00_i_test_LNAAGC_MASK    0x0000ffff
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00_i_test_LNAAGC_SHIFT   0
#define BCHP_UFE_AFE_TNR0_LNAAGC_TESTCTRL_00_i_test_LNAAGC_DEFAULT 0

/***************************************************************************
 *TNR0_LNA_01 - TNR0_LNA_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNA_01 :: reserved0 [31:16] */
#define BCHP_UFE_AFE_TNR0_LNA_01_reserved0_MASK                    0xffff0000
#define BCHP_UFE_AFE_TNR0_LNA_01_reserved0_SHIFT                   16

/* UFE_AFE :: TNR0_LNA_01 :: spare00 [15:15] */
#define BCHP_UFE_AFE_TNR0_LNA_01_spare00_MASK                      0x00008000
#define BCHP_UFE_AFE_TNR0_LNA_01_spare00_SHIFT                     15
#define BCHP_UFE_AFE_TNR0_LNA_01_spare00_DEFAULT                   0

/* UFE_AFE :: TNR0_LNA_01 :: vcm_LNAAGC [14:12] */
#define BCHP_UFE_AFE_TNR0_LNA_01_vcm_LNAAGC_MASK                   0x00007000
#define BCHP_UFE_AFE_TNR0_LNA_01_vcm_LNAAGC_SHIFT                  12
#define BCHP_UFE_AFE_TNR0_LNA_01_vcm_LNAAGC_DEFAULT                2

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_sf_vcm [11:10] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_vcm_MASK                 0x00000c00
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_vcm_SHIFT                10
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_vcm_DEFAULT              3

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_bypass [09:09] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_bypass_MASK                 0x00000200
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_bypass_SHIFT                9
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_bypass_DEFAULT              0

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_sf [08:06] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_MASK                     0x000001c0
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_SHIFT                    6
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_sf_DEFAULT                  4

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_FB_bias_ctrl [05:04] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_FB_bias_ctrl_MASK           0x00000030
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_FB_bias_ctrl_SHIFT          4
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_FB_bias_ctrl_DEFAULT        1

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_OOB_mode [03:03] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_OOB_mode_MASK               0x00000008
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_OOB_mode_SHIFT              3
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_OOB_mode_DEFAULT            0

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_rampgen_gainctrl [02:02] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_rampgen_gainctrl_MASK       0x00000004
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_rampgen_gainctrl_SHIFT      2
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_rampgen_gainctrl_DEFAULT    0

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_tilt [01:01] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_tilt_MASK                   0x00000002
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_tilt_SHIFT                  1
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_tilt_DEFAULT                0

/* UFE_AFE :: TNR0_LNA_01 :: i_LNA_vga_mode [00:00] */
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_vga_mode_MASK               0x00000001
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_vga_mode_SHIFT              0
#define BCHP_UFE_AFE_TNR0_LNA_01_i_LNA_vga_mode_DEFAULT            0

/***************************************************************************
 *TNR0_LPF_01 - TNR0_LPF_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_LPF_01 :: reserved0 [31:20] */
#define BCHP_UFE_AFE_TNR0_LPF_01_reserved0_MASK                    0xfff00000
#define BCHP_UFE_AFE_TNR0_LPF_01_reserved0_SHIFT                   20

/* UFE_AFE :: TNR0_LPF_01 :: spare00 [19:19] */
#define BCHP_UFE_AFE_TNR0_LPF_01_spare00_MASK                      0x00080000
#define BCHP_UFE_AFE_TNR0_LPF_01_spare00_SHIFT                     19
#define BCHP_UFE_AFE_TNR0_LPF_01_spare00_DEFAULT                   0

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_WBW [18:18] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_WBW_MASK                    0x00040000
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_WBW_SHIFT                   18
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_WBW_DEFAULT                 0

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_pad_en [17:17] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_pad_en_MASK                 0x00020000
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_pad_en_SHIFT                17
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_pad_en_DEFAULT              0

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_CM_internal_sel [16:16] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CM_internal_sel_MASK        0x00010000
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CM_internal_sel_SHIFT       16
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CM_internal_sel_DEFAULT     0

/* UFE_AFE :: TNR0_LPF_01 :: spare01 [15:15] */
#define BCHP_UFE_AFE_TNR0_LPF_01_spare01_MASK                      0x00008000
#define BCHP_UFE_AFE_TNR0_LPF_01_spare01_SHIFT                     15
#define BCHP_UFE_AFE_TNR0_LPF_01_spare01_DEFAULT                   0

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_CMset [14:12] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CMset_MASK                  0x00007000
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CMset_SHIFT                 12
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_CMset_DEFAULT               4

/* UFE_AFE :: TNR0_LPF_01 :: spare02 [11:10] */
#define BCHP_UFE_AFE_TNR0_LPF_01_spare02_MASK                      0x00000c00
#define BCHP_UFE_AFE_TNR0_LPF_01_spare02_SHIFT                     10
#define BCHP_UFE_AFE_TNR0_LPF_01_spare02_DEFAULT                   0

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_BW [09:04] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_BW_MASK                     0x000003f0
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_BW_SHIFT                    4
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_BW_DEFAULT                  40

/* UFE_AFE :: TNR0_LPF_01 :: i_LPF_bias [03:00] */
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_bias_MASK                   0x0000000f
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_bias_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_LPF_01_i_LPF_bias_DEFAULT                2

/***************************************************************************
 *TNR0_LT_01 - TNR0_LT_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_LT_01 :: reserved0 [31:12] */
#define BCHP_UFE_AFE_TNR0_LT_01_reserved0_MASK                     0xfffff000
#define BCHP_UFE_AFE_TNR0_LT_01_reserved0_SHIFT                    12

/* UFE_AFE :: TNR0_LT_01 :: spare00 [11:10] */
#define BCHP_UFE_AFE_TNR0_LT_01_spare00_MASK                       0x00000c00
#define BCHP_UFE_AFE_TNR0_LT_01_spare00_SHIFT                      10
#define BCHP_UFE_AFE_TNR0_LT_01_spare00_DEFAULT                    0

/* UFE_AFE :: TNR0_LT_01 :: i_LT_mode [09:08] */
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_mode_MASK                     0x00000300
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_mode_SHIFT                    8
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_mode_DEFAULT                  0

/* UFE_AFE :: TNR0_LT_01 :: spare01 [07:05] */
#define BCHP_UFE_AFE_TNR0_LT_01_spare01_MASK                       0x000000e0
#define BCHP_UFE_AFE_TNR0_LT_01_spare01_SHIFT                      5
#define BCHP_UFE_AFE_TNR0_LT_01_spare01_DEFAULT                    0

/* UFE_AFE :: TNR0_LT_01 :: i_LT_Ibias_ctrl [04:00] */
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_Ibias_ctrl_MASK               0x0000001f
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_Ibias_ctrl_SHIFT              0
#define BCHP_UFE_AFE_TNR0_LT_01_i_LT_Ibias_ctrl_DEFAULT            26

/***************************************************************************
 *TNR0_MXRDCO_01 - TNR0_MXRDCO_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRDCO_01 :: i_MXRDCO_sigR02 [31:28] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR02_MASK           0xf0000000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR02_SHIFT          28
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR02_DEFAULT        0

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_MXRDCO_sigR01 [27:24] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR01_MASK           0x0f000000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR01_SHIFT          24
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_MXRDCO_sigR01_DEFAULT        0

/* UFE_AFE :: TNR0_MXRDCO_01 :: spare00 [23:23] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare00_MASK                   0x00800000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare00_SHIFT                  23
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_clk_Idac_sel [22:22] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_Idac_sel_MASK            0x00400000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_Idac_sel_SHIFT           22
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_Idac_sel_DEFAULT         0

/* UFE_AFE :: TNR0_MXRDCO_01 :: Bias [21:18] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_Bias_MASK                      0x003c0000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_Bias_SHIFT                     18
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_Bias_DEFAULT                   8

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_clk_div_sel [17:16] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_div_sel_MASK             0x00030000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_div_sel_SHIFT            16
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_clk_div_sel_DEFAULT          1

/* UFE_AFE :: TNR0_MXRDCO_01 :: spare01 [15:15] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare01_MASK                   0x00008000
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare01_SHIFT                  15
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare01_DEFAULT                1

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_dco_k0 [14:10] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_k0_MASK                  0x00007c00
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_k0_SHIFT                 10
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_k0_DEFAULT               0

/* UFE_AFE :: TNR0_MXRDCO_01 :: spare02 [09:09] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare02_MASK                   0x00000200
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare02_SHIFT                  9
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare02_DEFAULT                1

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_dco_dly [08:07] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_dly_MASK                 0x00000180
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_dly_SHIFT                7
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_dly_DEFAULT              1

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_dco_vcm_sel [06:04] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_vcm_sel_MASK             0x00000070
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_vcm_sel_SHIFT            4
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_vcm_sel_DEFAULT          2

/* UFE_AFE :: TNR0_MXRDCO_01 :: i_dco_gain [03:01] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_gain_MASK                0x0000000e
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_gain_SHIFT               1
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_i_dco_gain_DEFAULT             4

/* UFE_AFE :: TNR0_MXRDCO_01 :: spare03 [00:00] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare03_MASK                   0x00000001
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare03_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_MXRDCO_01_spare03_DEFAULT                0

/***************************************************************************
 *TNR0_MXRPLL_01 - TNR0_MXRPLL_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_01 :: lP_QPMainbiasCNT2 [31:30] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_QPMainbiasCNT2_MASK         0xc0000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_QPMainbiasCNT2_SHIFT        30
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_QPMainbiasCNT2_DEFAULT      3

/* UFE_AFE :: TNR0_MXRPLL_01 :: spare00 [29:29] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare00_MASK                   0x20000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare00_SHIFT                  29
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_01 :: lP_wben_lf [28:28] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wben_lf_MASK                0x10000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wben_lf_SHIFT               28
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wben_lf_DEFAULT             0

/* UFE_AFE :: TNR0_MXRPLL_01 :: lP_nbr_lf [27:26] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_nbr_lf_MASK                 0x0c000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_nbr_lf_SHIFT                26
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_nbr_lf_DEFAULT              3

/* UFE_AFE :: TNR0_MXRPLL_01 :: lP_wbr_lf [25:24] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wbr_lf_MASK                 0x03000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wbr_lf_SHIFT                24
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_lP_wbr_lf_DEFAULT              3

/* UFE_AFE :: TNR0_MXRPLL_01 :: spare01 [23:23] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare01_MASK                   0x00800000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare01_SHIFT                  23
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_reg2p1_b [22:20] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg2p1_b_MASK              0x00700000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg2p1_b_SHIFT             20
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg2p1_b_DEFAULT           3

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_if_bias_cntl [19:18] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_bias_cntl_MASK          0x000c0000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_bias_cntl_SHIFT         18
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_bias_cntl_DEFAULT       1

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_gmx [17:14] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_gmx_MASK                   0x0003c000
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_gmx_SHIFT                  14
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_gmx_DEFAULT                7

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_ictl [13:10] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_ictl_MASK                  0x00003c00
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_ictl_SHIFT                 10
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_ictl_DEFAULT               11

/* UFE_AFE :: TNR0_MXRPLL_01 :: spare02 [09:09] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare02_MASK                   0x00000200
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare02_SHIFT                  9
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_spare02_DEFAULT                1

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_clkdel_1p0 [08:08] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clkdel_1p0_MASK            0x00000100
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clkdel_1p0_SHIFT           8
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clkdel_1p0_DEFAULT         1

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_clksel [07:07] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clksel_MASK                0x00000080
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clksel_SHIFT               7
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_clksel_DEFAULT             0

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_reg1p1vref [06:04] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg1p1vref_MASK            0x00000070
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg1p1vref_SHIFT           4
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_reg1p1vref_DEFAULT         1

/* UFE_AFE :: TNR0_MXRPLL_01 :: DAC_if_cm_cntl_1p0 [03:01] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_cm_cntl_1p0_MASK        0x0000000e
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_cm_cntl_1p0_SHIFT       1
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_DAC_if_cm_cntl_1p0_DEFAULT     2

/* UFE_AFE :: TNR0_MXRPLL_01 :: IMF_test_en_1p0 [00:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_IMF_test_en_1p0_MASK           0x00000001
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_IMF_test_en_1p0_SHIFT          0
#define BCHP_UFE_AFE_TNR0_MXRPLL_01_IMF_test_en_1p0_DEFAULT        0

/***************************************************************************
 *TNR0_MXRPLL_02 - TNR0_MXRPLL_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_02 :: spare00 [31:31] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare00_MASK                   0x80000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare00_SHIFT                  31
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_cur_cntl_1p0 [30:28] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cur_cntl_1p0_MASK           0x70000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cur_cntl_1p0_SHIFT          28
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cur_cntl_1p0_DEFAULT        4

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_cap_cntl_1p0 [27:19] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cap_cntl_1p0_MASK           0x0ff80000
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cap_cntl_1p0_SHIFT          19
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_cap_cntl_1p0_DEFAULT        128

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_kvco_cntl_1p0 [18:16] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_kvco_cntl_1p0_MASK          0x00070000
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_kvco_cntl_1p0_SHIFT         16
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_kvco_cntl_1p0_DEFAULT       5

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_QPbiasCNT_1p0 [15:11] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT_1p0_MASK          0x0000f800
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT_1p0_SHIFT         11
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT_1p0_DEFAULT       3

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_QPbiasCNT2_1p0 [10:06] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT2_1p0_MASK         0x000007c0
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT2_1p0_SHIFT        6
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPbiasCNT2_1p0_DEFAULT      1

/* UFE_AFE :: TNR0_MXRPLL_02 :: spare01 [05:05] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare01_MASK                   0x00000020
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare01_SHIFT                  5
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_QPMainbiasCNT_1p0 [04:03] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPMainbiasCNT_1p0_MASK      0x00000018
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPMainbiasCNT_1p0_SHIFT     3
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_QPMainbiasCNT_1p0_DEFAULT   3

/* UFE_AFE :: TNR0_MXRPLL_02 :: lP_reg_b_pfd_1p0 [02:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_reg_b_pfd_1p0_MASK          0x00000007
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_reg_b_pfd_1p0_SHIFT         0
#define BCHP_UFE_AFE_TNR0_MXRPLL_02_lP_reg_b_pfd_1p0_DEFAULT       3

/***************************************************************************
 *TNR0_MXRPLL_03 - TNR0_MXRPLL_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_VcREF_1p0 [31:27] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_VcREF_1p0_MASK              0xf8000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_VcREF_1p0_SHIFT             27
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_VcREF_1p0_DEFAULT           21

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_LODIVBY4EN_1p0 [26:26] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_LODIVBY4EN_1p0_MASK         0x04000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_LODIVBY4EN_1p0_SHIFT        26
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_LODIVBY4EN_1p0_DEFAULT      0

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_fblvlfdoff_1p0 [25:25] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fblvlfdoff_1p0_MASK         0x02000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fblvlfdoff_1p0_SHIFT        25
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fblvlfdoff_1p0_DEFAULT      0

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_fbcmlbiasCNT_1p0 [24:23] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbcmlbiasCNT_1p0_MASK       0x01800000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbcmlbiasCNT_1p0_SHIFT      23
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbcmlbiasCNT_1p0_DEFAULT    1

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_fbdivn_1p0 [22:15] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbdivn_1p0_MASK             0x007f8000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbdivn_1p0_SHIFT            15
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_fbdivn_1p0_DEFAULT          16

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_div23_sel_1p0 [14:14] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_div23_sel_1p0_MASK          0x00004000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_div23_sel_1p0_SHIFT         14
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_div23_sel_1p0_DEFAULT       0

/* UFE_AFE :: TNR0_MXRPLL_03 :: spare00 [13:12] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare00_MASK                   0x00003000
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare00_SHIFT                  12
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_03 :: P_divreg1p0_cntl_1p0 [11:09] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_P_divreg1p0_cntl_1p0_MASK      0x00000e00
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_P_divreg1p0_cntl_1p0_SHIFT     9
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_P_divreg1p0_cntl_1p0_DEFAULT   1

/* UFE_AFE :: TNR0_MXRPLL_03 :: lP_I_cntl_1p0 [08:02] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_I_cntl_1p0_MASK             0x000001fc
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_I_cntl_1p0_SHIFT            2
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_lP_I_cntl_1p0_DEFAULT          64

/* UFE_AFE :: TNR0_MXRPLL_03 :: spare01 [01:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare01_MASK                   0x00000003
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare01_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_MXRPLL_03_spare01_DEFAULT                0

/***************************************************************************
 *TNR0_MXRPLL_04 - TNR0_MXRPLL_04
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_04 :: reserved0 [31:27] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_reserved0_MASK                 0xf8000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_reserved0_SHIFT                27

/* UFE_AFE :: TNR0_MXRPLL_04 :: spare00 [26:08] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare00_MASK                   0x07ffff00
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare00_SHIFT                  8
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_04 :: cml1080_cmlCNT1p0 [07:06] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_cml1080_cmlCNT1p0_MASK         0x000000c0
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_cml1080_cmlCNT1p0_SHIFT        6
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_cml1080_cmlCNT1p0_DEFAULT      1

/* UFE_AFE :: TNR0_MXRPLL_04 :: spare01 [05:05] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare01_MASK                   0x00000020
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare01_SHIFT                  5
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_04 :: lP_mainVbal_1p0 [04:04] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainVbal_1p0_MASK           0x00000010
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainVbal_1p0_SHIFT          4
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainVbal_1p0_DEFAULT        0

/* UFE_AFE :: TNR0_MXRPLL_04 :: lP_mainIbal_1p0 [03:03] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainIbal_1p0_MASK           0x00000008
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainIbal_1p0_SHIFT          3
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_mainIbal_1p0_DEFAULT        1

/* UFE_AFE :: TNR0_MXRPLL_04 :: spare02 [02:02] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare02_MASK                   0x00000004
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare02_SHIFT                  2
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare02_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_04 :: lP_ld_EN_1p0 [01:01] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_ld_EN_1p0_MASK              0x00000002
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_ld_EN_1p0_SHIFT             1
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_lP_ld_EN_1p0_DEFAULT           1

/* UFE_AFE :: TNR0_MXRPLL_04 :: spare03 [00:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare03_MASK                   0x00000001
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare03_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_MXRPLL_04_spare03_DEFAULT                0

/***************************************************************************
 *TNR0_MXRPLL_05 - TNR0_MXRPLL_05
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_05 :: spare00 [31:31] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare00_MASK                   0x80000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare00_SHIFT                  31
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_param_sel [30:30] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_param_sel_MASK      0x40000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_param_sel_SHIFT     30
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_param_sel_DEFAULT   0

/* UFE_AFE :: TNR0_MXRPLL_05 :: spare01 [29:29] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare01_MASK                   0x20000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare01_SHIFT                  29
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_ls_range [28:26] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_ls_range_MASK       0x1c000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_ls_range_SHIFT      26
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_ls_range_DEFAULT    0

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_settletime [25:21] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_settletime_MASK     0x03e00000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_settletime_SHIFT    21
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_settletime_DEFAULT  7

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_QP_I_init [20:19] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_init_MASK      0x00180000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_init_SHIFT     19
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_init_DEFAULT   1

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_QP_I [18:17] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_MASK           0x00060000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_SHIFT          17
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP_I_DEFAULT        1

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_K4 [16:15] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K4_MASK             0x00018000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K4_SHIFT            15
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K4_DEFAULT          3

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_K5 [14:12] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K5_MASK             0x00007000
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K5_SHIFT            12
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K5_DEFAULT          3

/* UFE_AFE :: TNR0_MXRPLL_05 :: spare02 [11:11] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare02_MASK                   0x00000800
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare02_SHIFT                  11
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_spare02_DEFAULT                0

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_tune_en [10:10] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_tune_en_MASK        0x00000400
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_tune_en_SHIFT       10
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_tune_en_DEFAULT     0

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_Vref_Vth [09:06] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_Vref_Vth_MASK       0x000003c0
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_Vref_Vth_SHIFT      6
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_Vref_Vth_DEFAULT    9

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_QP1 [05:04] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP1_MASK            0x00000030
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP1_SHIFT           4
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP1_DEFAULT         1

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_QP2 [03:02] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP2_MASK            0x0000000c
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP2_SHIFT           2
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_QP2_DEFAULT         1

/* UFE_AFE :: TNR0_MXRPLL_05 :: LO_SMtuner_K1 [01:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K1_MASK             0x00000003
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K1_SHIFT            0
#define BCHP_UFE_AFE_TNR0_MXRPLL_05_LO_SMtuner_K1_DEFAULT          1

/***************************************************************************
 *TNR0_MXRPLL_06 - TNR0_MXRPLL_06
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_06 :: reserved0 [31:05] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_reserved0_MASK                 0xffffffe0
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_reserved0_SHIFT                5

/* UFE_AFE :: TNR0_MXRPLL_06 :: LO_SMtuner_K2 [04:03] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K2_MASK             0x00000018
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K2_SHIFT            3
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K2_DEFAULT          1

/* UFE_AFE :: TNR0_MXRPLL_06 :: LO_SMtuner_K3 [02:01] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K3_MASK             0x00000006
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K3_SHIFT            1
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_K3_DEFAULT          2

/* UFE_AFE :: TNR0_MXRPLL_06 :: LO_SMtuner_WB [00:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_WB_MASK             0x00000001
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_WB_SHIFT            0
#define BCHP_UFE_AFE_TNR0_MXRPLL_06_LO_SMtuner_WB_DEFAULT          0

/***************************************************************************
 *TNR0_MXR_01 - TNR0_MXR_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXR_01 :: spare00 [31:30] */
#define BCHP_UFE_AFE_TNR0_MXR_01_spare00_MASK                      0xc0000000
#define BCHP_UFE_AFE_TNR0_MXR_01_spare00_SHIFT                     30
#define BCHP_UFE_AFE_TNR0_MXR_01_spare00_DEFAULT                   0

/* UFE_AFE :: TNR0_MXR_01 :: i_MXR_setSR6_Q [29:24] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_Q_MASK               0x3f000000
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_Q_SHIFT              24
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_Q_DEFAULT            56

/* UFE_AFE :: TNR0_MXR_01 :: spare01 [23:22] */
#define BCHP_UFE_AFE_TNR0_MXR_01_spare01_MASK                      0x00c00000
#define BCHP_UFE_AFE_TNR0_MXR_01_spare01_SHIFT                     22
#define BCHP_UFE_AFE_TNR0_MXR_01_spare01_DEFAULT                   0

/* UFE_AFE :: TNR0_MXR_01 :: i_MXR_setSR6_I [21:16] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_I_MASK               0x003f0000
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_I_SHIFT              16
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_setSR6_I_DEFAULT            35

/* UFE_AFE :: TNR0_MXR_01 :: i_MXR_SR6p8p12p16p [15:14] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_SR6p8p12p16p_MASK           0x0000c000
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_SR6p8p12p16p_SHIFT          14
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MXR_SR6p8p12p16p_DEFAULT        0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_sel_div_ratio [13:12] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_div_ratio_MASK        0x00003000
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_div_ratio_SHIFT       12
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_div_ratio_DEFAULT     2

/* UFE_AFE :: TNR0_MXR_01 :: spare03 [11:10] */
#define BCHP_UFE_AFE_TNR0_MXR_01_spare03_MASK                      0x00000c00
#define BCHP_UFE_AFE_TNR0_MXR_01_spare03_SHIFT                     10
#define BCHP_UFE_AFE_TNR0_MXR_01_spare03_DEFAULT                   0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_vcmfb_gen_ctrl_on [09:09] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_on_MASK    0x00000200
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_on_SHIFT   9
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_on_DEFAULT 0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_vcmfb_gen_ctrl [08:06] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_MASK       0x000001c0
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_SHIFT      6
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_vcmfb_gen_ctrl_DEFAULT    0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_sel [05:04] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_MASK                  0x00000030
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_SHIFT                 4
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_DEFAULT               0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_low_I_mode [03:03] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_low_I_mode_MASK           0x00000008
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_low_I_mode_SHIFT          3
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_low_I_mode_DEFAULT        0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_HRM_mode [02:02] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_HRM_mode_MASK             0x00000004
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_HRM_mode_SHIFT            2
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_HRM_mode_DEFAULT          0

/* UFE_AFE :: TNR0_MXR_01 :: i_MIXER_sel_MUX0p6p8p [01:00] */
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_MUX0p6p8p_MASK        0x00000003
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_MUX0p6p8p_SHIFT       0
#define BCHP_UFE_AFE_TNR0_MXR_01_i_MIXER_sel_MUX0p6p8p_DEFAULT     1

/***************************************************************************
 *TNR0_MXR_02 - TNR0_MXR_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXR_02 :: spare00 [31:29] */
#define BCHP_UFE_AFE_TNR0_MXR_02_spare00_MASK                      0xe0000000
#define BCHP_UFE_AFE_TNR0_MXR_02_spare00_SHIFT                     29
#define BCHP_UFE_AFE_TNR0_MXR_02_spare00_DEFAULT                   0

/* UFE_AFE :: TNR0_MXR_02 :: i_FGA_HiGain [28:28] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_HiGain_MASK                 0x10000000
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_HiGain_SHIFT                28
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_HiGain_DEFAULT              0

/* UFE_AFE :: TNR0_MXR_02 :: i_FGA_internal_sel [27:27] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_internal_sel_MASK           0x08000000
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_internal_sel_SHIFT          27
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_internal_sel_DEFAULT        0

/* UFE_AFE :: TNR0_MXR_02 :: i_FGA_bias_ctrl [26:24] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_bias_ctrl_MASK              0x07000000
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_bias_ctrl_SHIFT             24
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_bias_ctrl_DEFAULT           5

/* UFE_AFE :: TNR0_MXR_02 :: i_FGA_C_ctrl [23:16] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_C_ctrl_MASK                 0x00ff0000
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_C_ctrl_SHIFT                16
#define BCHP_UFE_AFE_TNR0_MXR_02_i_FGA_C_ctrl_DEFAULT              205

/* UFE_AFE :: TNR0_MXR_02 :: i_MIXER_setSR8_Q [15:08] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_Q_MASK             0x0000ff00
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_Q_SHIFT            8
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_Q_DEFAULT          195

/* UFE_AFE :: TNR0_MXR_02 :: i_MIXER_setSR8_I [07:00] */
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_I_MASK             0x000000ff
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_I_SHIFT            0
#define BCHP_UFE_AFE_TNR0_MXR_02_i_MIXER_setSR8_I_DEFAULT          240

/***************************************************************************
 *TNR0_MXR_03 - TNR0_MXR_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXR_03 :: reserved0 [31:28] */
#define BCHP_UFE_AFE_TNR0_MXR_03_reserved0_MASK                    0xf0000000
#define BCHP_UFE_AFE_TNR0_MXR_03_reserved0_SHIFT                   28

/* UFE_AFE :: TNR0_MXR_03 :: i_MIXER_bias_ctrl [27:24] */
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_bias_ctrl_MASK            0x0f000000
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_bias_ctrl_SHIFT           24
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_bias_ctrl_DEFAULT         6

/* UFE_AFE :: TNR0_MXR_03 :: i_MIXER_setSR12_Q [23:12] */
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_Q_MASK            0x00fff000
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_Q_SHIFT           12
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_Q_DEFAULT         3591

/* UFE_AFE :: TNR0_MXR_03 :: i_MIXER_setSR12_I [11:00] */
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_I_MASK            0x00000fff
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_I_SHIFT           0
#define BCHP_UFE_AFE_TNR0_MXR_03_i_MIXER_setSR12_I_DEFAULT         4032

/***************************************************************************
 *TNR0_MXR_04 - TNR0_MXR_04
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXR_04 :: i_MIXER_setSR16_Q [31:16] */
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_Q_MASK            0xffff0000
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_Q_SHIFT           16
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_Q_DEFAULT         61455

/* UFE_AFE :: TNR0_MXR_04 :: i_MIXER_setSR16_I [15:00] */
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_I_MASK            0x0000ffff
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_I_SHIFT           0
#define BCHP_UFE_AFE_TNR0_MXR_04_i_MIXER_setSR16_I_DEFAULT         65280

/***************************************************************************
 *TNR0_PHYPLL_01 - TNR0_PHYPLL_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_01 :: spare00 [31:30] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare00_MASK                   0xc0000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare00_SHIFT                  30
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_01 :: LDO_ctrl [29:26] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_LDO_ctrl_MASK                  0x3c000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_LDO_ctrl_SHIFT                 26
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_LDO_ctrl_DEFAULT               0

/* UFE_AFE :: TNR0_PHYPLL_01 :: Test_CMOS [25:25] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Test_CMOS_MASK                 0x02000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Test_CMOS_SHIFT                25
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Test_CMOS_DEFAULT              0

/* UFE_AFE :: TNR0_PHYPLL_01 :: Watchdog_bypass [24:24] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Watchdog_bypass_MASK           0x01000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Watchdog_bypass_SHIFT          24
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Watchdog_bypass_DEFAULT        0

/* UFE_AFE :: TNR0_PHYPLL_01 :: Klplow [23:23] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Klplow_MASK                    0x00800000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Klplow_SHIFT                   23
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Klplow_DEFAULT                 1

/* UFE_AFE :: TNR0_PHYPLL_01 :: kvcox [22:21] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_kvcox_MASK                     0x00600000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_kvcox_SHIFT                    21
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_kvcox_DEFAULT                  1

/* UFE_AFE :: TNR0_PHYPLL_01 :: Rf [20:20] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rf_MASK                        0x00100000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rf_SHIFT                       20
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rf_DEFAULT                     0

/* UFE_AFE :: TNR0_PHYPLL_01 :: Rz [19:16] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rz_MASK                        0x000f0000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rz_SHIFT                       16
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Rz_DEFAULT                     3

/* UFE_AFE :: TNR0_PHYPLL_01 :: Icpx2 [15:15] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx2_MASK                     0x00008000
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx2_SHIFT                    15
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx2_DEFAULT                  0

/* UFE_AFE :: TNR0_PHYPLL_01 :: Icpx [14:10] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx_MASK                      0x00007c00
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx_SHIFT                     10
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_Icpx_DEFAULT                   26

/* UFE_AFE :: TNR0_PHYPLL_01 :: spare01 [09:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare01_MASK                   0x000003ff
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare01_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_PHYPLL_01_spare01_DEFAULT                0

/***************************************************************************
 *TNR0_PHYPLL_02 - TNR0_PHYPLL_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_02 :: spare00 [31:24] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_spare00_MASK                   0xff000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_spare00_SHIFT                  24
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_02 :: ndiv_frac [23:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_ndiv_frac_MASK                 0x00ffffff
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_ndiv_frac_SHIFT                0
#define BCHP_UFE_AFE_TNR0_PHYPLL_02_ndiv_frac_DEFAULT              0

/***************************************************************************
 *TNR0_PHYPLL_03 - TNR0_PHYPLL_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_03 :: i_clk_sel [31:31] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_i_clk_sel_MASK                 0x80000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_i_clk_sel_SHIFT                31
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_i_clk_sel_DEFAULT              0

/* UFE_AFE :: TNR0_PHYPLL_03 :: p1div [30:27] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_p1div_MASK                     0x78000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_p1div_SHIFT                    27
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_p1div_DEFAULT                  1

/* UFE_AFE :: TNR0_PHYPLL_03 :: ndiv_int [26:18] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_int_MASK                  0x07fc0000
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_int_SHIFT                 18
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_int_DEFAULT               50

/* UFE_AFE :: TNR0_PHYPLL_03 :: ndiv_mode [17:16] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_mode_MASK                 0x00030000
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_mode_SHIFT                16
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_ndiv_mode_DEFAULT              0

/* UFE_AFE :: TNR0_PHYPLL_03 :: test_sel [15:12] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_sel_MASK                  0x0000f000
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_sel_SHIFT                 12
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_sel_DEFAULT               0

/* UFE_AFE :: TNR0_PHYPLL_03 :: test_en [11:11] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_en_MASK                   0x00000800
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_en_SHIFT                  11
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_test_en_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_03 :: spare00 [10:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_spare00_MASK                   0x000007ff
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_spare00_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_PHYPLL_03_spare00_DEFAULT                0

/***************************************************************************
 *TNR0_PHYPLL_04 - TNR0_PHYPLL_04
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_04 :: m4div [31:24] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m4div_MASK                     0xff000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m4div_SHIFT                    24
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m4div_DEFAULT                  27

/* UFE_AFE :: TNR0_PHYPLL_04 :: m3div [23:16] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m3div_MASK                     0x00ff0000
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m3div_SHIFT                    16
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m3div_DEFAULT                  12

/* UFE_AFE :: TNR0_PHYPLL_04 :: m2div [15:08] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m2div_MASK                     0x0000ff00
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m2div_SHIFT                    8
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m2div_DEFAULT                  2

/* UFE_AFE :: TNR0_PHYPLL_04 :: m1div [07:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m1div_MASK                     0x000000ff
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m1div_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_PHYPLL_04_m1div_DEFAULT                  1

/***************************************************************************
 *TNR0_PHYPLL_05 - TNR0_PHYPLL_05
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_05 :: spare00 [31:28] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_spare00_MASK                   0xf0000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_spare00_SHIFT                  28
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_05 :: load_en_ch6_ch1 [27:22] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_load_en_ch6_ch1_MASK           0x0fc00000
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_load_en_ch6_ch1_SHIFT          22
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_load_en_ch6_ch1_DEFAULT        0

/* UFE_AFE :: TNR0_PHYPLL_05 :: bypen_ch6_ch1 [21:16] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_bypen_ch6_ch1_MASK             0x003f0000
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_bypen_ch6_ch1_SHIFT            16
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_bypen_ch6_ch1_DEFAULT          0

/* UFE_AFE :: TNR0_PHYPLL_05 :: m6div [15:08] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m6div_MASK                     0x0000ff00
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m6div_SHIFT                    8
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m6div_DEFAULT                  5

/* UFE_AFE :: TNR0_PHYPLL_05 :: m5div [07:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m5div_MASK                     0x000000ff
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m5div_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_PHYPLL_05_m5div_DEFAULT                  0

/***************************************************************************
 *TNR0_PHYPLL_06 - TNR0_PHYPLL_06
 ***************************************************************************/
/* UFE_AFE :: TNR0_PHYPLL_06 :: spare00 [31:24] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_spare00_MASK                   0xff000000
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_spare00_SHIFT                  24
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: hold_ch6_ch1 [23:18] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_hold_ch6_ch1_MASK              0x00fc0000
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_hold_ch6_ch1_SHIFT             18
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_hold_ch6_ch1_DEFAULT           0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch6 [17:15] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch6_MASK                   0x00038000
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch6_SHIFT                  15
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch6_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch5 [14:12] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch5_MASK                   0x00007000
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch5_SHIFT                  12
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch5_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch4 [11:09] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch4_MASK                   0x00000e00
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch4_SHIFT                  9
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch4_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch3 [08:06] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch3_MASK                   0x000001c0
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch3_SHIFT                  6
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch3_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch2 [05:03] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch2_MASK                   0x00000038
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch2_SHIFT                  3
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch2_DEFAULT                0

/* UFE_AFE :: TNR0_PHYPLL_06 :: dly_ch1 [02:00] */
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch1_MASK                   0x00000007
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch1_SHIFT                  0
#define BCHP_UFE_AFE_TNR0_PHYPLL_06_dly_ch1_DEFAULT                0

/***************************************************************************
 *TNR0_REG_01 - TNR0_REG_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_REG_01 :: reserved0 [31:12] */
#define BCHP_UFE_AFE_TNR0_REG_01_reserved0_MASK                    0xfffff000
#define BCHP_UFE_AFE_TNR0_REG_01_reserved0_SHIFT                   12

/* UFE_AFE :: TNR0_REG_01 :: i_REG1p0_ctrl [11:10] */
#define BCHP_UFE_AFE_TNR0_REG_01_i_REG1p0_ctrl_MASK                0x00000c00
#define BCHP_UFE_AFE_TNR0_REG_01_i_REG1p0_ctrl_SHIFT               10
#define BCHP_UFE_AFE_TNR0_REG_01_i_REG1p0_ctrl_DEFAULT             1

/* UFE_AFE :: TNR0_REG_01 :: i_SDADC_REG1p0_ctrl [09:08] */
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_REG1p0_ctrl_MASK          0x00000300
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_REG1p0_ctrl_SHIFT         8
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_REG1p0_ctrl_DEFAULT       1

/* UFE_AFE :: TNR0_REG_01 :: spare01 [07:04] */
#define BCHP_UFE_AFE_TNR0_REG_01_spare01_MASK                      0x000000f0
#define BCHP_UFE_AFE_TNR0_REG_01_spare01_SHIFT                     4
#define BCHP_UFE_AFE_TNR0_REG_01_spare01_DEFAULT                   0

/* UFE_AFE :: TNR0_REG_01 :: i_SDADC_bias_ctrl [03:00] */
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_bias_ctrl_MASK            0x0000000f
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_bias_ctrl_SHIFT           0
#define BCHP_UFE_AFE_TNR0_REG_01_i_SDADC_bias_ctrl_DEFAULT         8

/***************************************************************************
 *TNR0_RESETB_01 - TNR0_RESETB_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_RESETB_01 :: spare00 [31:21] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare00_MASK                   0xffe00000
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare00_SHIFT                  21
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare00_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: RFAGC_DSM_resetb [20:20] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_RFAGC_DSM_resetb_MASK          0x00100000
#define BCHP_UFE_AFE_TNR0_RESETB_01_RFAGC_DSM_resetb_SHIFT         20
#define BCHP_UFE_AFE_TNR0_RESETB_01_RFAGC_DSM_resetb_DEFAULT       0

/* UFE_AFE :: TNR0_RESETB_01 :: spare01 [19:17] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare01_MASK                   0x000e0000
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare01_SHIFT                  17
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare01_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: LNAAGC_resetb [16:16] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_LNAAGC_resetb_MASK             0x00010000
#define BCHP_UFE_AFE_TNR0_RESETB_01_LNAAGC_resetb_SHIFT            16
#define BCHP_UFE_AFE_TNR0_RESETB_01_LNAAGC_resetb_DEFAULT          0

/* UFE_AFE :: TNR0_RESETB_01 :: spare02 [15:13] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare02_MASK                   0x0000e000
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare02_SHIFT                  13
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare02_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: LO_SMtuner_resetb [12:12] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_LO_SMtuner_resetb_MASK         0x00001000
#define BCHP_UFE_AFE_TNR0_RESETB_01_LO_SMtuner_resetb_SHIFT        12
#define BCHP_UFE_AFE_TNR0_RESETB_01_LO_SMtuner_resetb_DEFAULT      0

/* UFE_AFE :: TNR0_RESETB_01 :: spare03 [11:09] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare03_MASK                   0x00000e00
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare03_SHIFT                  9
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare03_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: DAC12B_rstb [08:08] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_DAC12B_rstb_MASK               0x00000100
#define BCHP_UFE_AFE_TNR0_RESETB_01_DAC12B_rstb_SHIFT              8
#define BCHP_UFE_AFE_TNR0_RESETB_01_DAC12B_rstb_DEFAULT            0

/* UFE_AFE :: TNR0_RESETB_01 :: spare04 [07:05] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare04_MASK                   0x000000e0
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare04_SHIFT                  5
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare04_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: ADC6B_resetb [04:04] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_ADC6B_resetb_MASK              0x00000010
#define BCHP_UFE_AFE_TNR0_RESETB_01_ADC6B_resetb_SHIFT             4
#define BCHP_UFE_AFE_TNR0_RESETB_01_ADC6B_resetb_DEFAULT           0

/* UFE_AFE :: TNR0_RESETB_01 :: spare05 [03:02] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare05_MASK                   0x0000000c
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare05_SHIFT                  2
#define BCHP_UFE_AFE_TNR0_RESETB_01_spare05_DEFAULT                0

/* UFE_AFE :: TNR0_RESETB_01 :: i_rstb [01:01] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_rstb_MASK                    0x00000002
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_rstb_SHIFT                   1
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_rstb_DEFAULT                 0

/* UFE_AFE :: TNR0_RESETB_01 :: i_dco_rstb [00:00] */
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_dco_rstb_MASK                0x00000001
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_dco_rstb_SHIFT               0
#define BCHP_UFE_AFE_TNR0_RESETB_01_i_dco_rstb_DEFAULT             0

/***************************************************************************
 *TNR0_RESET_01 - TNR0_RESET_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_RESET_01 :: spare00 [31:18] */
#define BCHP_UFE_AFE_TNR0_RESET_01_spare00_MASK                    0xfffc0000
#define BCHP_UFE_AFE_TNR0_RESET_01_spare00_SHIFT                   18
#define BCHP_UFE_AFE_TNR0_RESET_01_spare00_DEFAULT                 16383

/* UFE_AFE :: TNR0_RESET_01 :: RFAGC_reset [17:17] */
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_reset_MASK                0x00020000
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_reset_SHIFT               17
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_reset_DEFAULT             1

/* UFE_AFE :: TNR0_RESET_01 :: RFAGC_DSM_intg_reset [16:16] */
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_DSM_intg_reset_MASK       0x00010000
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_DSM_intg_reset_SHIFT      16
#define BCHP_UFE_AFE_TNR0_RESET_01_RFAGC_DSM_intg_reset_DEFAULT    1

/* UFE_AFE :: TNR0_RESET_01 :: spare01 [15:14] */
#define BCHP_UFE_AFE_TNR0_RESET_01_spare01_MASK                    0x0000c000
#define BCHP_UFE_AFE_TNR0_RESET_01_spare01_SHIFT                   14
#define BCHP_UFE_AFE_TNR0_RESET_01_spare01_DEFAULT                 3

/* UFE_AFE :: TNR0_RESET_01 :: PHYPLL_dreset [13:13] */
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_dreset_MASK              0x00002000
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_dreset_SHIFT             13
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_dreset_DEFAULT           1

/* UFE_AFE :: TNR0_RESET_01 :: PHYPLL_areset [12:12] */
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_areset_MASK              0x00001000
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_areset_SHIFT             12
#define BCHP_UFE_AFE_TNR0_RESET_01_PHYPLL_areset_DEFAULT           1

/* UFE_AFE :: TNR0_RESET_01 :: spre02 [11:11] */
#define BCHP_UFE_AFE_TNR0_RESET_01_spre02_MASK                     0x00000800
#define BCHP_UFE_AFE_TNR0_RESET_01_spre02_SHIFT                    11
#define BCHP_UFE_AFE_TNR0_RESET_01_spre02_DEFAULT                  1

/* UFE_AFE :: TNR0_RESET_01 :: lP_ld_RESET_STRT_1p0 [10:10] */
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_ld_RESET_STRT_1p0_MASK       0x00000400
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_ld_RESET_STRT_1p0_SHIFT      10
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_ld_RESET_STRT_1p0_DEFAULT    1

/* UFE_AFE :: TNR0_RESET_01 :: lP_rstdiv23_1p0 [09:09] */
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_rstdiv23_1p0_MASK            0x00000200
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_rstdiv23_1p0_SHIFT           9
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_rstdiv23_1p0_DEFAULT         1

/* UFE_AFE :: TNR0_RESET_01 :: lP_cmlDIVRST [08:08] */
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_cmlDIVRST_MASK               0x00000100
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_cmlDIVRST_SHIFT              8
#define BCHP_UFE_AFE_TNR0_RESET_01_lP_cmlDIVRST_DEFAULT            1

/* UFE_AFE :: TNR0_RESET_01 :: spare03 [07:07] */
#define BCHP_UFE_AFE_TNR0_RESET_01_spare03_MASK                    0x00000080
#define BCHP_UFE_AFE_TNR0_RESET_01_spare03_SHIFT                   7
#define BCHP_UFE_AFE_TNR0_RESET_01_spare03_DEFAULT                 1

/* UFE_AFE :: TNR0_RESET_01 :: i_LNAAGC_dsm_srst [06:06] */
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_dsm_srst_MASK          0x00000040
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_dsm_srst_SHIFT         6
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_dsm_srst_DEFAULT       1

/* UFE_AFE :: TNR0_RESET_01 :: i_LNAAGC_agc_srst [05:05] */
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_agc_srst_MASK          0x00000020
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_agc_srst_SHIFT         5
#define BCHP_UFE_AFE_TNR0_RESET_01_i_LNAAGC_agc_srst_DEFAULT       1

/* UFE_AFE :: TNR0_RESET_01 :: MXR_SR_reset [04:04] */
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_SR_reset_MASK               0x00000010
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_SR_reset_SHIFT              4
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_SR_reset_DEFAULT            1

/* UFE_AFE :: TNR0_RESET_01 :: MXR_PREDIV_reset [03:03] */
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_PREDIV_reset_MASK           0x00000008
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_PREDIV_reset_SHIFT          3
#define BCHP_UFE_AFE_TNR0_RESET_01_MXR_PREDIV_reset_DEFAULT        1

/* UFE_AFE :: TNR0_RESET_01 :: i_async_reset [02:02] */
#define BCHP_UFE_AFE_TNR0_RESET_01_i_async_reset_MASK              0x00000004
#define BCHP_UFE_AFE_TNR0_RESET_01_i_async_reset_SHIFT             2
#define BCHP_UFE_AFE_TNR0_RESET_01_i_async_reset_DEFAULT           1

/* UFE_AFE :: TNR0_RESET_01 :: i_logen_reset [01:01] */
#define BCHP_UFE_AFE_TNR0_RESET_01_i_logen_reset_MASK              0x00000002
#define BCHP_UFE_AFE_TNR0_RESET_01_i_logen_reset_SHIFT             1
#define BCHP_UFE_AFE_TNR0_RESET_01_i_logen_reset_DEFAULT           1

/* UFE_AFE :: TNR0_RESET_01 :: reset_1p0 [00:00] */
#define BCHP_UFE_AFE_TNR0_RESET_01_reset_1p0_MASK                  0x00000001
#define BCHP_UFE_AFE_TNR0_RESET_01_reset_1p0_SHIFT                 0
#define BCHP_UFE_AFE_TNR0_RESET_01_reset_1p0_DEFAULT               1

/***************************************************************************
 *TNR0_RFAGC_01 - TNR0_RFAGC_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_01 :: i_waddr [31:24] */
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_waddr_MASK                    0xff000000
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_waddr_SHIFT                   24
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_waddr_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_01 :: i_raddr [23:16] */
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_raddr_MASK                    0x00ff0000
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_raddr_SHIFT                   16
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_raddr_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_01 :: i_agc_code_bypass [15:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_agc_code_bypass_MASK          0x0000ffff
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_agc_code_bypass_SHIFT         0
#define BCHP_UFE_AFE_TNR0_RFAGC_01_i_agc_code_bypass_DEFAULT       0

/***************************************************************************
 *TNR0_RFAGC_02 - TNR0_RFAGC_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_02 :: spare00 [31:30] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare00_MASK                    0xc0000000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare00_SHIFT                   30
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_RFAGC_CLK_sel [29:29] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_RFAGC_CLK_sel_MASK            0x20000000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_RFAGC_CLK_sel_SHIFT           29
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_RFAGC_CLK_sel_DEFAULT         0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_dac_vcm_sel [28:26] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dac_vcm_sel_MASK              0x1c000000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dac_vcm_sel_SHIFT             26
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dac_vcm_sel_DEFAULT           0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_dsm_clk_sel [25:24] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_clk_sel_MASK              0x03000000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_clk_sel_SHIFT             24
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_clk_sel_DEFAULT           1

/* UFE_AFE :: TNR0_RFAGC_02 :: i_dsm_scheme_sel [23:21] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_scheme_sel_MASK           0x00e00000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_scheme_sel_SHIFT          21
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_scheme_sel_DEFAULT        1

/* UFE_AFE :: TNR0_RFAGC_02 :: i_dsm_sigdel_en [20:20] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_sigdel_en_MASK            0x00100000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_sigdel_en_SHIFT           20
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_dsm_sigdel_en_DEFAULT         1

/* UFE_AFE :: TNR0_RFAGC_02 :: i_sigdel_fb2x [19:19] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_sigdel_fb2x_MASK              0x00080000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_sigdel_fb2x_SHIFT             19
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_sigdel_fb2x_DEFAULT           0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_freeze_gain [18:18] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_freeze_gain_MASK              0x00040000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_freeze_gain_SHIFT             18
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_freeze_gain_DEFAULT           0

/* UFE_AFE :: TNR0_RFAGC_02 :: RF_DPD_sel [17:17] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_RF_DPD_sel_MASK                 0x00020000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_RF_DPD_sel_SHIFT                17
#define BCHP_UFE_AFE_TNR0_RFAGC_02_RF_DPD_sel_DEFAULT              0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_clk_freq_sel [16:13] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_freq_sel_MASK             0x0001e000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_freq_sel_SHIFT            13
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_freq_sel_DEFAULT          0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_clk_dither [12:12] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_dither_MASK               0x00001000
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_dither_SHIFT              12
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_clk_dither_DEFAULT            1

/* UFE_AFE :: TNR0_RFAGC_02 :: spare01 [11:07] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare01_MASK                    0x00000f80
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare01_SHIFT                   7
#define BCHP_UFE_AFE_TNR0_RFAGC_02_spare01_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_gray_step_sel [06:04] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_gray_step_sel_MASK            0x00000070
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_gray_step_sel_SHIFT           4
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_gray_step_sel_DEFAULT         0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_wload [03:03] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_wload_MASK                    0x00000008
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_wload_SHIFT                   3
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_wload_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_test_mode [02:01] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_test_mode_MASK                0x00000006
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_test_mode_SHIFT               1
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_test_mode_DEFAULT             0

/* UFE_AFE :: TNR0_RFAGC_02 :: i_rload [00:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_rload_MASK                    0x00000001
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_rload_SHIFT                   0
#define BCHP_UFE_AFE_TNR0_RFAGC_02_i_rload_DEFAULT                 0

/***************************************************************************
 *TNR0_RFAGC_03 - TNR0_RFAGC_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_03 :: spare00 [31:29] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_spare00_MASK                    0xe0000000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_spare00_SHIFT                   29
#define BCHP_UFE_AFE_TNR0_RFAGC_03_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_RFAGC_03 :: RF_Ios_PRG [28:24] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_Ios_PRG_MASK                 0x1f000000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_Ios_PRG_SHIFT                24
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_Ios_PRG_DEFAULT              0

/* UFE_AFE :: TNR0_RFAGC_03 :: RF_delay [23:22] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_delay_MASK                   0x00c00000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_delay_SHIFT                  22
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_delay_DEFAULT                0

/* UFE_AFE :: TNR0_RFAGC_03 :: RF_clk_extend [21:20] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_clk_extend_MASK              0x00300000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_clk_extend_SHIFT             20
#define BCHP_UFE_AFE_TNR0_RFAGC_03_RF_clk_extend_DEFAULT           0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB2_sel_IQ [19:19] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_sel_IQ_MASK                 0x00080000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_sel_IQ_SHIFT                19
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_sel_IQ_DEFAULT              0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB2_Ios_PRG [18:14] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_Ios_PRG_MASK                0x0007c000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_Ios_PRG_SHIFT               14
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_Ios_PRG_DEFAULT             0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB2_delay [13:12] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_delay_MASK                  0x00003000
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_delay_SHIFT                 12
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_delay_DEFAULT               0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB2_clk_extend [11:10] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_clk_extend_MASK             0x00000c00
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_clk_extend_SHIFT            10
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB2_clk_extend_DEFAULT          0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB1_sel_IQ [09:09] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_sel_IQ_MASK                 0x00000200
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_sel_IQ_SHIFT                9
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_sel_IQ_DEFAULT              0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB1_Ios_PRG [08:04] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_Ios_PRG_MASK                0x000001f0
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_Ios_PRG_SHIFT               4
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_Ios_PRG_DEFAULT             0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB1_delay [03:02] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_delay_MASK                  0x0000000c
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_delay_SHIFT                 2
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_delay_DEFAULT               0

/* UFE_AFE :: TNR0_RFAGC_03 :: BB1_clk_extend [01:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_clk_extend_MASK             0x00000003
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_clk_extend_SHIFT            0
#define BCHP_UFE_AFE_TNR0_RFAGC_03_BB1_clk_extend_DEFAULT          0

/***************************************************************************
 *TNR0_RFAGC_04 - TNR0_RFAGC_04
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_04 :: i_wdata [31:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_04_i_wdata_MASK                    0xffffffff
#define BCHP_UFE_AFE_TNR0_RFAGC_04_i_wdata_SHIFT                   0
#define BCHP_UFE_AFE_TNR0_RFAGC_04_i_wdata_DEFAULT                 0

/***************************************************************************
 *TNR0_RFFIL_01 - TNR0_RFFIL_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFFIL_01 :: spare00 [31:31] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare00_MASK                    0x80000000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare00_SHIFT                   31
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_bypass_en [30:30] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_bypass_en_MASK         0x40000000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_bypass_en_SHIFT        30
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_bypass_en_DEFAULT      0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_band_ctrl [29:28] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_band_ctrl_MASK         0x30000000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_band_ctrl_SHIFT        28
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_band_ctrl_DEFAULT      2

/* UFE_AFE :: TNR0_RFFIL_01 :: spare01 [27:27] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare01_MASK                    0x08000000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare01_SHIFT                   27
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare01_DEFAULT                 0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_BUF_vcm_ctrl [26:24] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_vcm_ctrl_MASK      0x07000000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_vcm_ctrl_SHIFT     24
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_vcm_ctrl_DEFAULT   3

/* UFE_AFE :: TNR0_RFFIL_01 :: spare02 [23:23] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare02_MASK                    0x00800000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare02_SHIFT                   23
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare02_DEFAULT                 0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_Vb_sk [22:20] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Vb_sk_MASK             0x00700000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Vb_sk_SHIFT            20
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Vb_sk_DEFAULT          3

/* UFE_AFE :: TNR0_RFFIL_01 :: spare03 [19:18] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare03_MASK                    0x000c0000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare03_SHIFT                   18
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare03_DEFAULT                 0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_BW_tuning [17:12] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BW_tuning_MASK         0x0003f000
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BW_tuning_SHIFT        12
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BW_tuning_DEFAULT      21

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_Ib_sk [11:08] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Ib_sk_MASK             0x00000f00
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Ib_sk_SHIFT            8
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_Ib_sk_DEFAULT          9

/* UFE_AFE :: TNR0_RFFIL_01 :: i_TRKFIL_BUF_I_ctrl [07:04] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_I_ctrl_MASK        0x000000f0
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_I_ctrl_SHIFT       4
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_TRKFIL_BUF_I_ctrl_DEFAULT     15

/* UFE_AFE :: TNR0_RFFIL_01 :: spare04 [03:03] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare04_MASK                    0x00000008
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare04_SHIFT                   3
#define BCHP_UFE_AFE_TNR0_RFFIL_01_spare04_DEFAULT                 0

/* UFE_AFE :: TNR0_RFFIL_01 :: i_MoCATRAP_swen [02:02] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_swen_MASK            0x00000004
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_swen_SHIFT           2
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_swen_DEFAULT         1

/* UFE_AFE :: TNR0_RFFIL_01 :: i_MoCATRAP_capsw [01:00] */
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_capsw_MASK           0x00000003
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_capsw_SHIFT          0
#define BCHP_UFE_AFE_TNR0_RFFIL_01_i_MoCATRAP_capsw_DEFAULT        0

/***************************************************************************
 *TNR0_RFVGA_01 - TNR0_RFVGA_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFVGA_01 :: reserved0 [31:12] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_reserved0_MASK                  0xfffff000
#define BCHP_UFE_AFE_TNR0_RFVGA_01_reserved0_SHIFT                 12

/* UFE_AFE :: TNR0_RFVGA_01 :: i_LNA_RFVGA_sw [11:11] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_LNA_RFVGA_sw_MASK             0x00000800
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_LNA_RFVGA_sw_SHIFT            11
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_LNA_RFVGA_sw_DEFAULT          1

/* UFE_AFE :: TNR0_RFVGA_01 :: i_RFVGA_ctrl_tilt [10:08] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_tilt_MASK          0x00000700
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_tilt_SHIFT         8
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_tilt_DEFAULT       0

/* UFE_AFE :: TNR0_RFVGA_01 :: i_RFVGA_bypass [07:07] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_bypass_MASK             0x00000080
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_bypass_SHIFT            7
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_bypass_DEFAULT          0

/* UFE_AFE :: TNR0_RFVGA_01 :: i_RFVGA_ctrl_rdeg [06:04] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_rdeg_MASK          0x00000070
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_rdeg_SHIFT         4
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_rdeg_DEFAULT       2

/* UFE_AFE :: TNR0_RFVGA_01 :: i_RFVGA_ctrl_bias [03:00] */
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_bias_MASK          0x0000000f
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_bias_SHIFT         0
#define BCHP_UFE_AFE_TNR0_RFVGA_01_i_RFVGA_ctrl_bias_DEFAULT       12

/***************************************************************************
 *TNR0_SPARE_01 - TNR0_SPARE_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_SPARE_01 :: spare00 [31:04] */
#define BCHP_UFE_AFE_TNR0_SPARE_01_spare00_MASK                    0xfffffff0
#define BCHP_UFE_AFE_TNR0_SPARE_01_spare00_SHIFT                   4
#define BCHP_UFE_AFE_TNR0_SPARE_01_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_SPARE_01 :: i_LNA_ctrl_bias [03:00] */
#define BCHP_UFE_AFE_TNR0_SPARE_01_i_LNA_ctrl_bias_MASK            0x0000000f
#define BCHP_UFE_AFE_TNR0_SPARE_01_i_LNA_ctrl_bias_SHIFT           0
#define BCHP_UFE_AFE_TNR0_SPARE_01_i_LNA_ctrl_bias_DEFAULT         0

/***************************************************************************
 *TNR0_SPARE_02 - TNR0_SPARE_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_SPARE_02 :: spare00 [31:00] */
#define BCHP_UFE_AFE_TNR0_SPARE_02_spare00_MASK                    0xffffffff
#define BCHP_UFE_AFE_TNR0_SPARE_02_spare00_SHIFT                   0
#define BCHP_UFE_AFE_TNR0_SPARE_02_spare00_DEFAULT                 0

/***************************************************************************
 *TNR0_TUNE_01 - TNR0_TUNE_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_TUNE_01 :: spare00 [31:00] */
#define BCHP_UFE_AFE_TNR0_TUNE_01_spare00_MASK                     0xffffffff
#define BCHP_UFE_AFE_TNR0_TUNE_01_spare00_SHIFT                    0
#define BCHP_UFE_AFE_TNR0_TUNE_01_spare00_DEFAULT                  0

/***************************************************************************
 *TNR0_UHF_BUF_01 - TNR0_UHF_BUF_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_UHF_BUF_01 :: reserved0 [31:16] */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_reserved0_MASK                0xffff0000
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_reserved0_SHIFT               16

/* UFE_AFE :: TNR0_UHF_BUF_01 :: spare00 [15:09] */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_spare00_MASK                  0x0000fe00
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_spare00_SHIFT                 9
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_spare00_DEFAULT               0

/* UFE_AFE :: TNR0_UHF_BUF_01 :: UHF_incm [08:07] */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_incm_MASK                 0x00000180
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_incm_SHIFT                7
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_incm_DEFAULT              0

/* UFE_AFE :: TNR0_UHF_BUF_01 :: UHF_BUF_vcm_ctrl [06:04] */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_vcm_ctrl_MASK         0x00000070
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_vcm_ctrl_SHIFT        4
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_vcm_ctrl_DEFAULT      3

/* UFE_AFE :: TNR0_UHF_BUF_01 :: UHF_BUF_I_ctrl [03:00] */
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_I_ctrl_MASK           0x0000000f
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_I_ctrl_SHIFT          0
#define BCHP_UFE_AFE_TNR0_UHF_BUF_01_UHF_BUF_I_ctrl_DEFAULT        7

/***************************************************************************
 *TNR0_PWRUP_01 - TNR0_pwrup_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_PWRUP_01 :: spare00 [31:28] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare00_MASK                    0xf0000000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare00_SHIFT                   28
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_DAC_LPF_pwrup_RFAGC [27:27] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_DAC_LPF_pwrup_RFAGC_MASK      0x08000000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_DAC_LPF_pwrup_RFAGC_SHIFT     27
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_DAC_LPF_pwrup_RFAGC_DEFAULT   0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_RFDPD_pwrup_RFAGC [26:26] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_RFDPD_pwrup_RFAGC_MASK        0x04000000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_RFDPD_pwrup_RFAGC_SHIFT       26
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_RFDPD_pwrup_RFAGC_DEFAULT     0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_BB2DPD_pwrup_RFAGC [25:25] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB2DPD_pwrup_RFAGC_MASK       0x02000000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB2DPD_pwrup_RFAGC_SHIFT      25
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB2DPD_pwrup_RFAGC_DEFAULT    0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_BB1DPD_pwrup_RFAGC [24:24] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB1DPD_pwrup_RFAGC_MASK       0x01000000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB1DPD_pwrup_RFAGC_SHIFT      24
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_BB1DPD_pwrup_RFAGC_DEFAULT    0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LNAAGC [23:23] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNAAGC_MASK             0x00800000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNAAGC_SHIFT            23
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNAAGC_DEFAULT          0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DAC12B [22:22] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAC12B_MASK             0x00400000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAC12B_SHIFT            22
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAC12B_DEFAULT          0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_ADC6B [21:21] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_ADC6B_MASK              0x00200000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_ADC6B_SHIFT             21
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_ADC6B_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_01 :: spare01 [20:20] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare01_MASK                    0x00100000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare01_SHIFT                   20
#define BCHP_UFE_AFE_TNR0_PWRUP_01_spare01_DEFAULT                 0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_UHF_incom [19:19] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_incom_MASK          0x00080000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_incom_SHIFT         19
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_incom_DEFAULT       0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_UHF_BUF [18:18] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_BUF_MASK            0x00040000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_BUF_SHIFT           18
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_UHF_BUF_DEFAULT         0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_SDADC_REG1p0 [17:17] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_SDADC_REG1p0_MASK       0x00020000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_SDADC_REG1p0_SHIFT      17
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_SDADC_REG1p0_DEFAULT    0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_REG1p0 [16:16] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_REG1p0_MASK             0x00010000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_REG1p0_SHIFT            16
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_REG1p0_DEFAULT          0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DCO [15:15] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DCO_MASK                0x00008000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DCO_SHIFT               15
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DCO_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DPM [14:14] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_MASK                0x00004000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_SHIFT               14
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DPM_LOBUF_REG [13:13] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_LOBUF_REG_MASK      0x00002000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_LOBUF_REG_SHIFT     13
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DPM_LOBUF_REG_DEFAULT   0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DAISY_UHF [12:12] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_UHF_MASK          0x00001000
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_UHF_SHIFT         12
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_UHF_DEFAULT       0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_DAISY_VHF [11:11] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_VHF_MASK          0x00000800
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_VHF_SHIFT         11
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_DAISY_VHF_DEFAULT       0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LT [10:10] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LT_MASK                 0x00000400
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LT_SHIFT                10
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LT_DEFAULT              0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LPF_Res [09:09] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Res_MASK            0x00000200
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Res_SHIFT           9
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Res_DEFAULT         0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LPF_Q [08:08] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Q_MASK              0x00000100
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Q_SHIFT             8
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_Q_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LPF_I [07:07] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_I_MASK              0x00000080
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_I_SHIFT             7
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LPF_I_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_FGA [06:06] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_FGA_MASK                0x00000040
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_FGA_SHIFT               6
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_FGA_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_MIXER [05:05] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_MIXER_MASK              0x00000020
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_MIXER_SHIFT             5
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_MIXER_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_TRKFIL_BUF [04:04] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_BUF_MASK         0x00000010
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_BUF_SHIFT        4
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_BUF_DEFAULT      0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_TRKFIL [03:03] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_MASK             0x00000008
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_SHIFT            3
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_TRKFIL_DEFAULT          0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_RFVGA [02:02] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_RFVGA_MASK              0x00000004
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_RFVGA_SHIFT             2
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_RFVGA_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_LNA [01:01] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNA_MASK                0x00000002
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNA_SHIFT               1
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_LNA_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_01 :: i_pwrup_BIAS [00:00] */
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_BIAS_MASK               0x00000001
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_BIAS_SHIFT              0
#define BCHP_UFE_AFE_TNR0_PWRUP_01_i_pwrup_BIAS_DEFAULT            0

/***************************************************************************
 *TNR0_PWRUP_02 - TNR0_pwrup_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_PWRUP_02 :: spare00 [31:22] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_spare00_MASK                    0xffc00000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_spare00_SHIFT                   22
#define BCHP_UFE_AFE_TNR0_PWRUP_02_spare00_DEFAULT                 0

/* UFE_AFE :: TNR0_PWRUP_02 :: i_pwrup_PHYPLL_ch [21:16] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_i_pwrup_PHYPLL_ch_MASK          0x003f0000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_i_pwrup_PHYPLL_ch_SHIFT         16
#define BCHP_UFE_AFE_TNR0_PWRUP_02_i_pwrup_PHYPLL_ch_DEFAULT       0

/* UFE_AFE :: TNR0_PWRUP_02 :: PHY_PLL_master_PWRUP [15:15] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_PHY_PLL_master_PWRUP_MASK       0x00008000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_PHY_PLL_master_PWRUP_SHIFT      15
#define BCHP_UFE_AFE_TNR0_PWRUP_02_PHY_PLL_master_PWRUP_DEFAULT    0

/* UFE_AFE :: TNR0_PWRUP_02 :: loddfs_ls_pwrup [14:14] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_ls_pwrup_MASK            0x00004000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_ls_pwrup_SHIFT           14
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_ls_pwrup_DEFAULT         0

/* UFE_AFE :: TNR0_PWRUP_02 :: imf_reg_pwrup [13:13] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_imf_reg_pwrup_MASK              0x00002000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_imf_reg_pwrup_SHIFT             13
#define BCHP_UFE_AFE_TNR0_PWRUP_02_imf_reg_pwrup_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_pwrup_wd [12:12] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_wd_MASK                0x00001000
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_wd_SHIFT               12
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_wd_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_ld_EN [11:11] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_ld_EN_MASK                   0x00000800
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_ld_EN_SHIFT                  11
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_ld_EN_DEFAULT                0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_Vc_prb_en [10:10] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_Vc_prb_en_MASK               0x00000400
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_Vc_prb_en_SHIFT              10
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_Vc_prb_en_DEFAULT            0

/* UFE_AFE :: TNR0_PWRUP_02 :: cml1080_pwrup [09:09] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_cml1080_pwrup_MASK              0x00000200
#define BCHP_UFE_AFE_TNR0_PWRUP_02_cml1080_pwrup_SHIFT             9
#define BCHP_UFE_AFE_TNR0_PWRUP_02_cml1080_pwrup_DEFAULT           0

/* UFE_AFE :: TNR0_PWRUP_02 :: sigcl_1080_pwrup [08:08] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_sigcl_1080_pwrup_MASK           0x00000100
#define BCHP_UFE_AFE_TNR0_PWRUP_02_sigcl_1080_pwrup_SHIFT          8
#define BCHP_UFE_AFE_TNR0_PWRUP_02_sigcl_1080_pwrup_DEFAULT        0

/* UFE_AFE :: TNR0_PWRUP_02 :: pwrupCK [07:07] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_pwrupCK_MASK                    0x00000080
#define BCHP_UFE_AFE_TNR0_PWRUP_02_pwrupCK_SHIFT                   7
#define BCHP_UFE_AFE_TNR0_PWRUP_02_pwrupCK_DEFAULT                 0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_pwrup_LO [06:06] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_LO_MASK                0x00000040
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_LO_SHIFT               6
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_LO_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_QP_pwrup [05:05] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_QP_pwrup_MASK                0x00000020
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_QP_pwrup_SHIFT               5
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_QP_pwrup_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_vco_pwrup [04:04] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_vco_pwrup_MASK               0x00000010
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_vco_pwrup_SHIFT              4
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_vco_pwrup_DEFAULT            0

/* UFE_AFE :: TNR0_PWRUP_02 :: DAC_pwrup [03:03] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_DAC_pwrup_MASK                  0x00000008
#define BCHP_UFE_AFE_TNR0_PWRUP_02_DAC_pwrup_SHIFT                 3
#define BCHP_UFE_AFE_TNR0_PWRUP_02_DAC_pwrup_DEFAULT               0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_pwrup_lf [02:02] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_lf_MASK                0x00000004
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_lf_SHIFT               2
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_lf_DEFAULT             0

/* UFE_AFE :: TNR0_PWRUP_02 :: lP_pwrup_fbdiv [01:01] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_fbdiv_MASK             0x00000002
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_fbdiv_SHIFT            1
#define BCHP_UFE_AFE_TNR0_PWRUP_02_lP_pwrup_fbdiv_DEFAULT          0

/* UFE_AFE :: TNR0_PWRUP_02 :: loddfs_resetn [00:00] */
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_resetn_MASK              0x00000001
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_resetn_SHIFT             0
#define BCHP_UFE_AFE_TNR0_PWRUP_02_loddfs_resetn_DEFAULT           0

/***************************************************************************
 *TNR_REFPLL_01 - TNR_REFPLL_01
 ***************************************************************************/
/* UFE_AFE :: TNR_REFPLL_01 :: REF_DIV_fb [31:25] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_DIV_fb_MASK                 0xfe000000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_DIV_fb_SHIFT                25
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_DIV_fb_DEFAULT              20

/* UFE_AFE :: TNR_REFPLL_01 :: spare00 [24:24] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare00_MASK                    0x01000000
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare00_SHIFT                   24
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare00_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_bypass [23:23] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_bypass_MASK                 0x00800000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_bypass_SHIFT                23
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_bypass_DEFAULT              0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_rb_on [22:22] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_rb_on_MASK                  0x00400000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_rb_on_SHIFT                 22
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_rb_on_DEFAULT               0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_Vsw_vco [21:20] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_Vsw_vco_MASK                0x00300000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_Vsw_vco_SHIFT               20
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_Vsw_vco_DEFAULT             3

/* UFE_AFE :: TNR_REFPLL_01 :: REF_VCObuf_latch_on [19:19] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_VCObuf_latch_on_MASK        0x00080000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_VCObuf_latch_on_SHIFT       19
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_VCObuf_latch_on_DEFAULT     1

/* UFE_AFE :: TNR_REFPLL_01 :: spare01 [18:18] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare01_MASK                    0x00040000
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare01_SHIFT                   18
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare01_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_lf_rcntl [17:15] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_lf_rcntl_MASK               0x00038000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_lf_rcntl_SHIFT              15
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_lf_rcntl_DEFAULT            4

/* UFE_AFE :: TNR_REFPLL_01 :: REF_ClfCNT [14:13] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_ClfCNT_MASK                 0x00006000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_ClfCNT_SHIFT                13
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_ClfCNT_DEFAULT              0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_REFQPPFD_bleed_on [12:12] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REFQPPFD_bleed_on_MASK      0x00001000
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REFQPPFD_bleed_on_SHIFT     12
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REFQPPFD_bleed_on_DEFAULT   0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_PFD_DLY [11:10] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_PFD_DLY_MASK                0x00000c00
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_PFD_DLY_SHIFT               10
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_PFD_DLY_DEFAULT             0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_QP_ICTRL [09:07] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_QP_ICTRL_MASK               0x00000380
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_QP_ICTRL_SHIFT              7
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_QP_ICTRL_DEFAULT            5

/* UFE_AFE :: TNR_REFPLL_01 :: spare02 [06:04] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare02_MASK                    0x00000070
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare02_SHIFT                   4
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare02_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_01 :: REF_REGQPPFD_lowVBG [03:03] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REGQPPFD_lowVBG_MASK        0x00000008
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REGQPPFD_lowVBG_SHIFT       3
#define BCHP_UFE_AFE_TNR_REFPLL_01_REF_REGQPPFD_lowVBG_DEFAULT     0

/* UFE_AFE :: TNR_REFPLL_01 :: spare03 [02:00] */
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare03_MASK                    0x00000007
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare03_SHIFT                   0
#define BCHP_UFE_AFE_TNR_REFPLL_01_spare03_DEFAULT                 0

/***************************************************************************
 *TNR_REFPLL_02 - TNR_REFPLL_02
 ***************************************************************************/
/* UFE_AFE :: TNR_REFPLL_02 :: reserved0 [31:22] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_reserved0_MASK                  0xffc00000
#define BCHP_UFE_AFE_TNR_REFPLL_02_reserved0_SHIFT                 22

/* UFE_AFE :: TNR_REFPLL_02 :: spare00 [21:20] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare00_MASK                    0x00300000
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare00_SHIFT                   20
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare00_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_proc_check [19:18] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_proc_check_MASK             0x000c0000
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_proc_check_SHIFT            18
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_proc_check_DEFAULT          0

/* UFE_AFE :: TNR_REFPLL_02 :: spare01 [17:16] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare01_MASK                    0x00030000
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare01_SHIFT                   16
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare01_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_mux_fboff [15:15] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_fboff_MASK              0x00008000
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_fboff_SHIFT             15
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_fboff_DEFAULT           0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_mux_sel [14:13] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_sel_MASK                0x00006000
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_sel_SHIFT               13
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_mux_sel_DEFAULT             0

/* UFE_AFE :: TNR_REFPLL_02 :: spare02 [12:12] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare02_MASK                    0x00001000
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare02_SHIFT                   12
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare02_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_DIV_ratio [11:09] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_ratio_MASK              0x00000e00
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_ratio_SHIFT             9
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_ratio_DEFAULT           1

/* UFE_AFE :: TNR_REFPLL_02 :: spare03 [08:07] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare03_MASK                    0x00000180
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare03_SHIFT                   7
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare03_DEFAULT                 1

/* UFE_AFE :: TNR_REFPLL_02 :: REF_ref_cmlbias [06:05] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_ref_cmlbias_MASK            0x00000060
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_ref_cmlbias_SHIFT           5
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_ref_cmlbias_DEFAULT         1

/* UFE_AFE :: TNR_REFPLL_02 :: spare04 [04:04] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare04_MASK                    0x00000010
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare04_SHIFT                   4
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare04_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_02 :: REGDIV_bleed_on [03:03] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REGDIV_bleed_on_MASK            0x00000008
#define BCHP_UFE_AFE_TNR_REFPLL_02_REGDIV_bleed_on_SHIFT           3
#define BCHP_UFE_AFE_TNR_REFPLL_02_REGDIV_bleed_on_DEFAULT         0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_DIV_reg_low_BGV [02:02] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_reg_low_BGV_MASK        0x00000004
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_reg_low_BGV_SHIFT       2
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_DIV_reg_low_BGV_DEFAULT     0

/* UFE_AFE :: TNR_REFPLL_02 :: spare05 [01:01] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare05_MASK                    0x00000002
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare05_SHIFT                   1
#define BCHP_UFE_AFE_TNR_REFPLL_02_spare05_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_02 :: REF_fbreg_lowVBG [00:00] */
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_fbreg_lowVBG_MASK           0x00000001
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_fbreg_lowVBG_SHIFT          0
#define BCHP_UFE_AFE_TNR_REFPLL_02_REF_fbreg_lowVBG_DEFAULT        0

/***************************************************************************
 *TNR_REFPLL_03 - TNR_REFPLL_03
 ***************************************************************************/
/* UFE_AFE :: TNR_REFPLL_03 :: reserved0 [31:16] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_reserved0_MASK                  0xffff0000
#define BCHP_UFE_AFE_TNR_REFPLL_03_reserved0_SHIFT                 16

/* UFE_AFE :: TNR_REFPLL_03 :: REF_OUTDIV_m0 [15:08] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTDIV_m0_MASK              0x0000ff00
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTDIV_m0_SHIFT             8
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTDIV_m0_DEFAULT           1

/* UFE_AFE :: TNR_REFPLL_03 :: spare00 [07:07] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare00_MASK                    0x00000080
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare00_SHIFT                   7
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare00_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_03 :: REF_CLK_bypass_enable [06:06] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_CLK_bypass_enable_MASK      0x00000040
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_CLK_bypass_enable_SHIFT     6
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_CLK_bypass_enable_DEFAULT   0

/* UFE_AFE :: TNR_REFPLL_03 :: spare01 [05:04] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare01_MASK                    0x00000030
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare01_SHIFT                   4
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare01_DEFAULT                 0

/* UFE_AFE :: TNR_REFPLL_03 :: REF_OUTCML_lowcur0 [03:03] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTCML_lowcur0_MASK         0x00000008
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTCML_lowcur0_SHIFT        3
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_OUTCML_lowcur0_DEFAULT      1

/* UFE_AFE :: TNR_REFPLL_03 :: REF_clken_m0 [02:02] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_clken_m0_MASK               0x00000004
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_clken_m0_SHIFT              2
#define BCHP_UFE_AFE_TNR_REFPLL_03_REF_clken_m0_DEFAULT            1

/* UFE_AFE :: TNR_REFPLL_03 :: spare02 [01:00] */
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare02_MASK                    0x00000003
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare02_SHIFT                   0
#define BCHP_UFE_AFE_TNR_REFPLL_03_spare02_DEFAULT                 0

/***************************************************************************
 *TNR_RESETB_01 - TNR_RESETB_01
 ***************************************************************************/
/* UFE_AFE :: TNR_RESETB_01 :: spare00 [31:02] */
#define BCHP_UFE_AFE_TNR_RESETB_01_spare00_MASK                    0xfffffffc
#define BCHP_UFE_AFE_TNR_RESETB_01_spare00_SHIFT                   2
#define BCHP_UFE_AFE_TNR_RESETB_01_spare00_DEFAULT                 0

/* UFE_AFE :: TNR_RESETB_01 :: REF_DIV_ref_RESETb [01:01] */
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_ref_RESETb_MASK         0x00000002
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_ref_RESETb_SHIFT        1
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_ref_RESETb_DEFAULT      0

/* UFE_AFE :: TNR_RESETB_01 :: REF_DIV_fb_RESETb [00:00] */
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_fb_RESETb_MASK          0x00000001
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_fb_RESETb_SHIFT         0
#define BCHP_UFE_AFE_TNR_RESETB_01_REF_DIV_fb_RESETb_DEFAULT       0

/***************************************************************************
 *TNR_RESET_01 - TNR_RESET_01
 ***************************************************************************/
/* UFE_AFE :: TNR_RESET_01 :: spare00 [31:04] */
#define BCHP_UFE_AFE_TNR_RESET_01_spare00_MASK                     0xfffffff0
#define BCHP_UFE_AFE_TNR_RESET_01_spare00_SHIFT                    4
#define BCHP_UFE_AFE_TNR_RESET_01_spare00_DEFAULT                  268435455

/* UFE_AFE :: TNR_RESET_01 :: REF_OUTDIV_RESET_m0 [03:03] */
#define BCHP_UFE_AFE_TNR_RESET_01_REF_OUTDIV_RESET_m0_MASK         0x00000008
#define BCHP_UFE_AFE_TNR_RESET_01_REF_OUTDIV_RESET_m0_SHIFT        3
#define BCHP_UFE_AFE_TNR_RESET_01_REF_OUTDIV_RESET_m0_DEFAULT      1

/* UFE_AFE :: TNR_RESET_01 :: REF_ld_areset [02:02] */
#define BCHP_UFE_AFE_TNR_RESET_01_REF_ld_areset_MASK               0x00000004
#define BCHP_UFE_AFE_TNR_RESET_01_REF_ld_areset_SHIFT              2
#define BCHP_UFE_AFE_TNR_RESET_01_REF_ld_areset_DEFAULT            1

/* UFE_AFE :: TNR_RESET_01 :: REF_dac_vcrst [01:01] */
#define BCHP_UFE_AFE_TNR_RESET_01_REF_dac_vcrst_MASK               0x00000002
#define BCHP_UFE_AFE_TNR_RESET_01_REF_dac_vcrst_SHIFT              1
#define BCHP_UFE_AFE_TNR_RESET_01_REF_dac_vcrst_DEFAULT            1

/* UFE_AFE :: TNR_RESET_01 :: REF_QP_RESET [00:00] */
#define BCHP_UFE_AFE_TNR_RESET_01_REF_QP_RESET_MASK                0x00000001
#define BCHP_UFE_AFE_TNR_RESET_01_REF_QP_RESET_SHIFT               0
#define BCHP_UFE_AFE_TNR_RESET_01_REF_QP_RESET_DEFAULT             1

/***************************************************************************
 *TNR_PWRUP_01 - TNR_pwrup_01
 ***************************************************************************/
/* UFE_AFE :: TNR_PWRUP_01 :: spare00 [31:15] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_spare00_MASK                     0xffff8000
#define BCHP_UFE_AFE_TNR_PWRUP_01_spare00_SHIFT                    15
#define BCHP_UFE_AFE_TNR_PWRUP_01_spare00_DEFAULT                  0

/* UFE_AFE :: TNR_PWRUP_01 :: i_pwrup_ADCBUF [14:14] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_i_pwrup_ADCBUF_MASK              0x00004000
#define BCHP_UFE_AFE_TNR_PWRUP_01_i_pwrup_ADCBUF_SHIFT             14
#define BCHP_UFE_AFE_TNR_PWRUP_01_i_pwrup_ADCBUF_DEFAULT           0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_OUTDIV_PWRUP [13:13] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTDIV_PWRUP_MASK            0x00002000
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTDIV_PWRUP_SHIFT           13
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTDIV_PWRUP_DEFAULT         0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_OUTCML_PWRUP [12:12] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCML_PWRUP_MASK            0x00001000
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCML_PWRUP_SHIFT           12
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCML_PWRUP_DEFAULT         0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_OUTCMOS_PWRUP [11:11] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCMOS_PWRUP_MASK           0x00000800
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCMOS_PWRUP_SHIFT          11
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_OUTCMOS_PWRUP_DEFAULT        0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_IGEN_PWRUP [10:10] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_IGEN_PWRUP_MASK              0x00000400
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_IGEN_PWRUP_SHIFT             10
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_IGEN_PWRUP_DEFAULT           0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_mux_PWRUP [09:09] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_mux_PWRUP_MASK               0x00000200
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_mux_PWRUP_SHIFT              9
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_mux_PWRUP_DEFAULT            0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_UGB_PWRUP [08:08] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_UGB_PWRUP_MASK               0x00000100
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_UGB_PWRUP_SHIFT              8
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_UGB_PWRUP_DEFAULT            0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_DIV_refbuf_PWRUP [07:07] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_DIV_refbuf_PWRUP_MASK        0x00000080
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_DIV_refbuf_PWRUP_SHIFT       7
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_DIV_refbuf_PWRUP_DEFAULT     0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_fbreg_PWRUP [06:06] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_fbreg_PWRUP_MASK             0x00000040
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_fbreg_PWRUP_SHIFT            6
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_fbreg_PWRUP_DEFAULT          0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_VCO_PWRUP [05:05] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_VCO_PWRUP_MASK               0x00000020
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_VCO_PWRUP_SHIFT              5
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_VCO_PWRUP_DEFAULT            0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_REGQPPFD_PWRUP [04:04] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_REGQPPFD_PWRUP_MASK          0x00000010
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_REGQPPFD_PWRUP_SHIFT         4
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_REGQPPFD_PWRUP_DEFAULT       0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_QP_PWRUP [03:03] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_QP_PWRUP_MASK                0x00000008
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_QP_PWRUP_SHIFT               3
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_QP_PWRUP_DEFAULT             0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_bgp_receiver_pup [02:02] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_bgp_receiver_pup_MASK        0x00000004
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_bgp_receiver_pup_SHIFT       2
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_bgp_receiver_pup_DEFAULT     0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_POSTDIV_master_PWRUP [01:01] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_POSTDIV_master_PWRUP_MASK    0x00000002
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_POSTDIV_master_PWRUP_SHIFT   1
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_POSTDIV_master_PWRUP_DEFAULT 0

/* UFE_AFE :: TNR_PWRUP_01 :: REF_PLL_master_PWRUP [00:00] */
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_PLL_master_PWRUP_MASK        0x00000001
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_PLL_master_PWRUP_SHIFT       0
#define BCHP_UFE_AFE_TNR_PWRUP_01_REF_PLL_master_PWRUP_DEFAULT     0

/***************************************************************************
 *TNR0_DAC12B_03 - TNR0_DAC12B_03
 ***************************************************************************/
/* UFE_AFE :: TNR0_DAC12B_03 :: reserved0 [31:16] */
#define BCHP_UFE_AFE_TNR0_DAC12B_03_reserved0_MASK                 0xffff0000
#define BCHP_UFE_AFE_TNR0_DAC12B_03_reserved0_SHIFT                16

/* UFE_AFE :: TNR0_DAC12B_03 :: o_CRC [15:00] */
#define BCHP_UFE_AFE_TNR0_DAC12B_03_o_CRC_MASK                     0x0000ffff
#define BCHP_UFE_AFE_TNR0_DAC12B_03_o_CRC_SHIFT                    0

/***************************************************************************
 *TNR0_LNAAGC_READBUS_00 - TNR0_LNAAGC_readbus_00
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_READBUS_00 :: o_test_LNAAGC [31:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_00_o_test_LNAAGC_MASK     0xffffffff
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_00_o_test_LNAAGC_SHIFT    0

/***************************************************************************
 *TNR0_LNAAGC_READBUS_01 - TNR0_LNAAGC_readbus_01
 ***************************************************************************/
/* UFE_AFE :: TNR0_LNAAGC_READBUS_01 :: o_test_LNAAGC [31:00] */
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_01_o_test_LNAAGC_MASK     0xffffffff
#define BCHP_UFE_AFE_TNR0_LNAAGC_READBUS_01_o_test_LNAAGC_SHIFT    0

/***************************************************************************
 *TNR0_MXRDCO_02 - TNR0_MXRDCO_02
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRDCO_02 :: reserved0 [31:06] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_02_reserved0_MASK                 0xffffffc0
#define BCHP_UFE_AFE_TNR0_MXRDCO_02_reserved0_SHIFT                6

/* UFE_AFE :: TNR0_MXRDCO_02 :: o_preDCO_sigR01 [05:00] */
#define BCHP_UFE_AFE_TNR0_MXRDCO_02_o_preDCO_sigR01_MASK           0x0000003f
#define BCHP_UFE_AFE_TNR0_MXRDCO_02_o_preDCO_sigR01_SHIFT          0

/***************************************************************************
 *TNR0_MXRPLL_07 - TNR0_MXRPLL_07
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_07 :: reserved0 [31:09] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_reserved0_MASK                 0xfffffe00
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_reserved0_SHIFT                9

/* UFE_AFE :: TNR0_MXRPLL_07 :: MXRPLL_FREQ_LOCK [08:08] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_FREQ_LOCK_MASK          0x00000100
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_FREQ_LOCK_SHIFT         8

/* UFE_AFE :: TNR0_MXRPLL_07 :: MXRPLL_PopCap [07:07] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_PopCap_MASK             0x00000080
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_PopCap_SHIFT            7

/* UFE_AFE :: TNR0_MXRPLL_07 :: MXRPLL_SM_done [06:06] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_SM_done_MASK            0x00000040
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_SM_done_SHIFT           6

/* UFE_AFE :: TNR0_MXRPLL_07 :: MXRPLL_SM_FREQ_LOCK [05:05] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_SM_FREQ_LOCK_MASK       0x00000020
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_MXRPLL_SM_FREQ_LOCK_SHIFT      5

/* UFE_AFE :: TNR0_MXRPLL_07 :: tnr0mxrpll07 [04:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_tnr0mxrpll07_MASK              0x0000001f
#define BCHP_UFE_AFE_TNR0_MXRPLL_07_tnr0mxrpll07_SHIFT             0

/***************************************************************************
 *TNR0_MXRPLL_08 - TNR0_MXRPLL_08
 ***************************************************************************/
/* UFE_AFE :: TNR0_MXRPLL_08 :: test_ddfs_data [31:24] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_08_test_ddfs_data_MASK            0xff000000
#define BCHP_UFE_AFE_TNR0_MXRPLL_08_test_ddfs_data_SHIFT           24

/* UFE_AFE :: TNR0_MXRPLL_08 :: test_crc_out [23:00] */
#define BCHP_UFE_AFE_TNR0_MXRPLL_08_test_crc_out_MASK              0x00ffffff
#define BCHP_UFE_AFE_TNR0_MXRPLL_08_test_crc_out_SHIFT             0

/***************************************************************************
 *TNR0_RFAGC_05 - TNR0_RFAGC_05
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_05 :: o_rdata [31:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_05_o_rdata_MASK                    0xffffffff
#define BCHP_UFE_AFE_TNR0_RFAGC_05_o_rdata_SHIFT                   0

/***************************************************************************
 *TNR0_RFAGC_06 - TNR0_RFAGC_06
 ***************************************************************************/
/* UFE_AFE :: TNR0_RFAGC_06 :: spare00 [31:29] */
#define BCHP_UFE_AFE_TNR0_RFAGC_06_spare00_MASK                    0xe0000000
#define BCHP_UFE_AFE_TNR0_RFAGC_06_spare00_SHIFT                   29

/* UFE_AFE :: TNR0_RFAGC_06 :: dsm_ov [28:28] */
#define BCHP_UFE_AFE_TNR0_RFAGC_06_dsm_ov_MASK                     0x10000000
#define BCHP_UFE_AFE_TNR0_RFAGC_06_dsm_ov_SHIFT                    28

/* UFE_AFE :: TNR0_RFAGC_06 :: o_reg_read_en [27:27] */
#define BCHP_UFE_AFE_TNR0_RFAGC_06_o_reg_read_en_MASK              0x08000000
#define BCHP_UFE_AFE_TNR0_RFAGC_06_o_reg_read_en_SHIFT             27

/* UFE_AFE :: TNR0_RFAGC_06 :: o_test_signature [26:00] */
#define BCHP_UFE_AFE_TNR0_RFAGC_06_o_test_signature_MASK           0x07ffffff
#define BCHP_UFE_AFE_TNR0_RFAGC_06_o_test_signature_SHIFT          0

/***************************************************************************
 *TNR_REFPLL_04 - TNR_REFPLL_04
 ***************************************************************************/
/* UFE_AFE :: TNR_REFPLL_04 :: reserved0 [31:09] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_reserved0_MASK                  0xfffffe00
#define BCHP_UFE_AFE_TNR_REFPLL_04_reserved0_SHIFT                 9

/* UFE_AFE :: TNR_REFPLL_04 :: o_PHYPLL_lock [08:08] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_PHYPLL_lock_MASK              0x00000100
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_PHYPLL_lock_SHIFT             8

/* UFE_AFE :: TNR_REFPLL_04 :: spare00 [07:05] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_spare00_MASK                    0x000000e0
#define BCHP_UFE_AFE_TNR_REFPLL_04_spare00_SHIFT                   5

/* UFE_AFE :: TNR_REFPLL_04 :: o_REFPLL_reset [04:04] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_REFPLL_reset_MASK             0x00000010
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_REFPLL_reset_SHIFT            4

/* UFE_AFE :: TNR_REFPLL_04 :: spare01 [03:02] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_spare01_MASK                    0x0000000c
#define BCHP_UFE_AFE_TNR_REFPLL_04_spare01_SHIFT                   2

/* UFE_AFE :: TNR_REFPLL_04 :: o_lfsr_fail_flag [01:01] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_lfsr_fail_flag_MASK           0x00000002
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_lfsr_fail_flag_SHIFT          1

/* UFE_AFE :: TNR_REFPLL_04 :: o_REFPLL_lock [00:00] */
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_REFPLL_lock_MASK              0x00000001
#define BCHP_UFE_AFE_TNR_REFPLL_04_o_REFPLL_lock_SHIFT             0

#endif /* #ifndef BCHP_UFE_AFE_H__ */

/* End of File */
