<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:ids="https://www.agnisys.com/products/idesignspec-uvm-register-generator" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:xs="http://www.w3.org/2001/XMLSchema"><spirit:vendor>AGNISYS</spirit:vendor><spirit:library>AGNISYS</spirit:library><spirit:name>register</spirit:name><spirit:model><spirit:views><spirit:view><spirit:name>spirit-design</spirit:name><spirit:envIdentifier>::Hierarchy</spirit:envIdentifier><spirit:hierarchyRef spirit:vendor="AGNISYS" spirit:library="AGNISYS" spirit:name="register" spirit:version="1.0"/><spirit:vendorExtensions><ref ipxactpath="C:\Users\Agnisys\Desktop\newWorkspace\MyProj1\top_v\register\soce\register_design.xml">C:\Users\Agnisys\Desktop\newWorkspace\MyProj1\top_v\register\register.v</ref></spirit:vendorExtensions></spirit:view></spirit:views><spirit:ports><spirit:port><spirit:name>REG_ADDR</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>DATA_IN</spirit:name><spirit:wire><spirit:direction>in</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>READ</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>WRITE</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>SCL_DLY</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>reset</spirit:name><spirit:wire><spirit:direction>in</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>DATA_OUT</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>rampTime</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>VCVGA</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>2</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>PD</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>VCO_SEL</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>Pwr_mode</spirit:name><spirit:wire><spirit:direction>out</spirit:direction></spirit:wire></spirit:port><spirit:port><spirit:name>load_select</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>4</spirit:left><spirit:right>0</spirit:right></spirit:vector></spirit:wire></spirit:port><spirit:port><spirit:name>seq_load_select</spirit:name><spirit:wire><spirit:direction>out</spirit:direction><spirit:vector><spirit:left>7</spirit:left><spirit:right>5</spirit:right></spirit:vector></spirit:wire></spirit:port></spirit:ports><spirit:modelParameters/></spirit:model><spirit:vendorExtensions><ids:type>false</ids:type><data>model</data></spirit:vendorExtensions></spirit:component>