Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Mar 18 12:45:58 2022
| Host         : lorenzo-System-Product-Name running 64-bit Linux Mint 19.3 Tricia
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu7ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   109 |
|    Minimum number of control sets                        |   109 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    73 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   109 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     6 |
| >= 16              |    85 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2921 |          708 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             940 |          357 |
| Yes          | No                    | No                     |            3872 |         1202 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             414 |          202 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|            Clock Signal           |                                                                 Enable Signal                                                                |                                                                                                                               Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/tmp_3_reg_7570                                                                      |                                                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/icmp_ln198_17_reg_6064[0]_i_4 |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/ap_NS_fsm[10]                                                                       |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln194_reg_60720                                                          |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/and_ln194_2_reg_60300                                                        |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[14]                                                                                       |                                                                                                                                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U55/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[89]             |                                                                                                                                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/icmp_ln86_reg_7490                                                                  |                                                                                                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[2]                                                                                        |                                                                                                                                                                                                                                                                              |                6 |              6 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_clr                                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/p_1_in10_out                                                                                                                 |                2 |              7 |         3.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[0]                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U45/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U46/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/p_1_in10_out                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U48/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[0]                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U43/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U32/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U31/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                4 |             15 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/fadd_32ns_32ns_32_4_full_dsp_1_U1/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                     |                3 |             15 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/fadd_32ns_32ns_32_4_full_dsp_1_U33/ban_interface_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U44/ban_interface_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/PATTERNDETECT                                   |                5 |             15 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U50/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/state_op[1]                                                                                                                  |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fsqrt_32ns_32ns_32_8_no_dsp_1_U60/ban_interface_fsqrt_32ns_32ns_32_8_no_dsp_1_ip_u/inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.EXP/state_op[1]                                                                                                   |                3 |             22 |         7.33 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U48/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                                           |                7 |             22 |         3.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U47/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                                           |                8 |             22 |         2.75 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U46/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[7].C_MUX.CARRY_MUX_2                                                                        |                5 |             22 |         4.40 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fmul_32ns_32ns_32_3_max_dsp_1_U45/ban_interface_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/state_op[1]                                                                                           |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/fdiv_32ns_32ns_32_9_no_dsp_1_U49/ban_interface_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[6].pipe_reg[6][2]                                                                                        |                4 |             22 |         5.50 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/reg_1790                                                                            |                                                                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state32                                                                                            |                                                                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state58                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state143                                                                                           |                                                                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state147                                                                                           |                                                                                                                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state131                                                                                           |                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state134                                                                                           |                                                                                                                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state14                                                                                            |                                                                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state70                                                                                            |                                                                                                                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state2                                                                                             |                                                                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state72                                                                                            |                                                                                                                                                                                                                                                                              |               11 |             32 |         2.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state79                                                                                            |                                                                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state85                                                                                            |                                                                                                                                                                                                                                                                              |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state80                                                                                            |                                                                                                                                                                                                                                                                              |                5 |             32 |         6.40 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state14                                                                   |                                                                                                                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state105                                                                                           |                                                                                                                                                                                                                                                                              |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[83]                                                                                       |                                                                                                                                                                                                                                                                              |               14 |             32 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state57                                                                                            |                                                                                                                                                                                                                                                                              |               17 |             32 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_reg_n_0_[29]                                                                                       |                                                                                                                                                                                                                                                                              |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/p_190_in                                                                                                     |                                                                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16140                                                                                                    |                                                                                                                                                                                                                                                                              |               22 |             32 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16810                                                                                                    |                                                                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16230                                                                                                    |                                                                                                                                                                                                                                                                              |               26 |             32 |         1.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16350                                                                                                    |                                                                                                                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16440                                                                                                    |                                                                                                                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16530                                                                                                    |                                                                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16640                                                                                                    |                                                                                                                                                                                                                                                                              |               18 |             32 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[89]_0[10]       |                                                                                                                                                                                                                                                                              |               23 |             32 |         1.39 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_CS_fsm_state4                                                                      |                                                                                                                                                                                                                                                                              |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ap_CS_fsm_reg[135][0]                                                        |                                                                                                                                                                                                                                                                              |               29 |             32 |         1.10 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/reg_1740                                                                            |                                                                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_1_0_reg_89[31]_i_2_n_0                                                 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_1_0_reg_89                                                                                                                                                                                             |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_CS_fsm_state17                                                                     |                                                                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state43                                                                   |                                                                                                                                                                                                                                                                              |               24 |             32 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state18                                                                   |                                                                                                                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_CS_fsm_state16                                                                     |                                                                                                                                                                                                                                                                              |               20 |             32 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state12                                                                   |                                                                                                                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[82][0]          |                                                                                                                                                                                                                                                                              |               30 |             32 |         1.07 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[74][0]          | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[60]_8[0]                                                                                                                                        |               21 |             32 |         1.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state11                                                                   |                                                                                                                                                                                                                                                                              |               25 |             32 |         1.28 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state27                                                                   |                                                                                                                                                                                                                                                                              |               27 |             32 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[74][0]          |                                                                                                                                                                                                                                                                              |               31 |             32 |         1.03 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[81]_2[0]        | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/SR[0]                                                                                                                                                         |               19 |             32 |         1.68 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/ap_CS_fsm_reg[89]_0[5]        |                                                                                                                                                                                                                                                                              |               28 |             32 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/ban_interface_0/inst/ap_CS_fsm_state158                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U51/ban_interface_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/diff_p_reg_9330               |                                                                                                                                                                                                                                                                              |                5 |             33 |         6.60 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/bitcast_ln64_reg_9490                                                                 |                                                                                                                                                                                                                                                                              |               31 |             33 |         1.06 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/icmp_ln22_5_reg_7130                                                                |                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/ap_CS_fsm_state1                                                                    |                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_CS_fsm_state1                                                                      |                                                                                                                                                                                                                                                                              |               10 |             33 |         3.30 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/ap_CS_fsm_state18                                                                     |                                                                                                                                                                                                                                                                              |               28 |             33 |         1.18 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_ready                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |               44 |             63 |         1.43 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state148                                                                                           |                                                                                                                                                                                                                                                                              |               33 |             63 |         1.91 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state138                                                                                           |                                                                                                                                                                                                                                                                              |               54 |             64 |         1.19 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state71                                                                                            |                                                                                                                                                                                                                                                                              |               41 |             64 |         1.56 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/p_36_in                                                                               |                                                                                                                                                                                                                                                                              |               44 |             64 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/bitcast_ln56_pn_reg_222                                                               |                                                                                                                                                                                                                                                                              |               29 |             64 |         2.21 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/reg_16700                                                                                                    |                                                                                                                                                                                                                                                                              |               29 |             64 |         2.21 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/E[0]                                                                                |                                                                                                                                                                                                                                                                              |               47 |             67 |         1.43 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_CS_fsm_state5                                                                      |                                                                                                                                                                                                                                                                              |               32 |             96 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/agg_result_1_0_0_reg_74                                                             |                                                                                                                                                                                                                                                                              |               46 |             96 |         2.09 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_CS_fsm_state4                                                   |                                                                                                                                                                                                                                                                              |               43 |             96 |         2.23 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/ap_CS_fsm_state1                                                                    |                                                                                                                                                                                                                                                                              |               57 |             98 |         1.72 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/grp_operator_1_fu_1145_ap_ready                                                       | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |               48 |            121 |         2.52 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/grp_operator_div_fu_1139_ap_ready                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |               96 |            128 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_2_fu_1133/ap_CS_fsm_state1                                                                      |                                                                                                                                                                                                                                                                              |               55 |            128 |         2.33 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_1_fu_1145/this_p_write_assign_reg_197[31]_i_1_n_0                                               |                                                                                                                                                                                                                                                                              |               91 |            128 |         1.41 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01134_out                                                       |                                                                                                                                                                                                                                                                              |               58 |            128 |         2.21 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/fcmp_32ns_32ns_1_2_no_dsp_1_U56/grp_fu_1203_p01135_out                                                       |                                                                                                                                                                                                                                                                              |               54 |            128 |         2.37 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/agg_result_01_0_reg_127                                                             |                                                                                                                                                                                                                                                                              |               66 |            128 |         1.94 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/ap_CS_fsm_state12                                                                   |                                                                                                                                                                                                                                                                              |               34 |            128 |         3.76 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/ap_CS_fsm_state9                                                                    |                                                                                                                                                                                                                                                                              |               35 |            128 |         3.66 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state152                                                                                           |                                                                                                                                                                                                                                                                              |               77 |            128 |         1.66 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/ap_CS_fsm_state153                                                                                           |                                                                                                                                                                                                                                                                              |               53 |            128 |         2.42 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_div_fu_1139/bitcast_ln131_reg_6650                                                              |                                                                                                                                                                                                                                                                              |               85 |            160 |         1.88 |
|  design_1_i/clk_wiz/inst/clk_out1 | design_1_i/ban_interface_0/inst/grp_operator_add_fu_1154/grp_p_sum_fu_144/ap_CS_fsm_state1                                                   |                                                                                                                                                                                                                                                                              |               73 |            192 |         2.63 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                                                                                                                                           |              273 |            606 |         2.22 |
|  design_1_i/clk_wiz/inst/clk_out1 |                                                                                                                                              |                                                                                                                                                                                                                                                                              |              709 |           2995 |         4.22 |
+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


