{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632983759002 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632983759011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 30 13:35:58 2021 " "Processing started: Thu Sep 30 13:35:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632983759011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983759011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly " "Command: quartus_map --read_settings_files=on --write_settings_files=off butterfly -c butterfly" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983759011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632983759562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632983759563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/sim_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/sim_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 sim_mult " "Found entity 1: sim_mult" {  } { { "alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/sim_mult.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/poly_mod_diff.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/poly_mod_diff.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_diff " "Found entity 1: poly_mod_diff" {  } { { "alpha/poly_mod_diff.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/poly_mod_diff.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/poly_mod_add.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/poly_mod_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 poly_mod_add " "Found entity 1: poly_mod_add" {  } { { "alpha/poly_mod_add.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/poly_mod_add.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "alpha/mux_xx2.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/mux_xx2.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/mux_xx1.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/mux_xx1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx1 " "Found entity 1: mux_xx1" {  } { { "alpha/mux_xx1.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/mux_xx1.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/k2red.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/k2red.v" { { "Info" "ISGN_ENTITY_NAME" "1 k2red " "Found entity 1: k2red" {  } { { "alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "alpha/half_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/half_adder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/fulladder2f.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/fulladder2f.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder2f " "Found entity 1: fulladder2f" {  } { { "alpha/fulladder2f.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/fulladder2f.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/full_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/full_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_sub " "Found entity 1: full_sub" {  } { { "alpha/full_sub.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/full_sub.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "alpha/full_adder.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/full_adder.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/ffxkclkx.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/ffxkclkx.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclkx " "Found entity 1: ffxkclkx" {  } { { "alpha/ffxkclkx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/ffxkclkx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/ffxkclk.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/ffxkclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ffxkclk " "Found entity 1: ffxkclk" {  } { { "alpha/ffxkclk.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/ffxkclk.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/fflopx.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/fflopx.v" { { "Info" "ISGN_ENTITY_NAME" "1 fflopx " "Found entity 1: fflopx" {  } { { "alpha/fflopx.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/fflopx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alpha/butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file alpha/butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "alpha/butterfly.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632983771806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983771806 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst sim_mult.v(37) " "Verilog HDL Implicit Net warning at sim_mult.v(37): created implicit net for \"rst\"" {  } { { "alpha/sim_mult.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/sim_mult.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771807 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "checkflag k2red.v(116) " "Verilog HDL Implicit Net warning at k2red.v(116): created implicit net for \"checkflag\"" {  } { { "alpha/k2red.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 116 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "butterfly " "Elaborating entity \"butterfly\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632983771846 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mulb butterfly.v(44) " "Verilog HDL or VHDL warning at butterfly.v(44): object \"mulb\" assigned a value but never read" {  } { { "alpha/butterfly.v" "" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1632983771849 "|butterfly"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx fflopx:ifflopx1 " "Elaborating entity \"fflopx\" for hierarchy \"fflopx:ifflopx1\"" {  } { { "alpha/butterfly.v" "ifflopx1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"ffxkclkx:iffxkclkx1\"" {  } { { "alpha/butterfly.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sim_mult sim_mult:isim_mult " "Elaborating entity \"sim_mult\" for hierarchy \"sim_mult:isim_mult\"" {  } { { "alpha/butterfly.v" "isim_mult" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx sim_mult:isim_mult\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\"" {  } { { "alpha/sim_mult.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/sim_mult.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"sim_mult:isim_mult\|ffxkclkx:iffxkclkx1\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx sim_mult:isim_mult\|ffxkclkx:iffxkclkx3 " "Elaborating entity \"ffxkclkx\" for hierarchy \"sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\"" {  } { { "alpha/sim_mult.v" "iffxkclkx3" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/sim_mult.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclk sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat " "Elaborating entity \"ffxkclk\" for hierarchy \"sim_mult:isim_mult\|ffxkclkx:iffxkclkx3\|ffxkclk:i_bit\[0\].flxodat\"" {  } { { "alpha/ffxkclkx.v" "i_bit\[0\].flxodat" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/ffxkclkx.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "k2red k2red:ik2red " "Elaborating entity \"k2red\" for hierarchy \"k2red:ik2red\"" {  } { { "alpha/butterfly.v" "ik2red" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fflopx k2red:ik2red\|fflopx:ifflopx2 " "Elaborating entity \"fflopx\" for hierarchy \"k2red:ik2red\|fflopx:ifflopx2\"" {  } { { "alpha/k2red.v" "ifflopx2" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub k2red:ik2red\|full_sub:ifullsub1 " "Elaborating entity \"full_sub\" for hierarchy \"k2red:ik2red\|full_sub:ifullsub1\"" {  } { { "alpha/k2red.v" "ifullsub1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai " "Elaborating entity \"full_adder\" for hierarchy \"k2red:ik2red\|full_sub:ifullsub1\|full_adder:FAgen\[0\].fai\"" {  } { { "alpha/full_sub.v" "FAgen\[0\].fai" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/full_sub.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f k2red:ik2red\|fulladder2f:ifulladder2f1 " "Elaborating entity \"fulladder2f\" for hierarchy \"k2red:ik2red\|fulladder2f:ifulladder2f1\"" {  } { { "alpha/k2red.v" "ifulladder2f1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_sub k2red:ik2red\|full_sub:ifullsub2 " "Elaborating entity \"full_sub\" for hierarchy \"k2red:ik2red\|full_sub:ifullsub2\"" {  } { { "alpha/k2red.v" "ifullsub2" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder2f k2red:ik2red\|fulladder2f:ifulladder2f3 " "Elaborating entity \"fulladder2f\" for hierarchy \"k2red:ik2red\|fulladder2f:ifulladder2f3\"" {  } { { "alpha/k2red.v" "ifulladder2f3" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffxkclkx k2red:ik2red\|ffxkclkx:iffxkclkx1 " "Elaborating entity \"ffxkclkx\" for hierarchy \"k2red:ik2red\|ffxkclkx:iffxkclkx1\"" {  } { { "alpha/k2red.v" "iffxkclkx1" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/k2red.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_add poly_mod_add:ipoly_mod_add " "Elaborating entity \"poly_mod_add\" for hierarchy \"poly_mod_add:ipoly_mod_add\"" {  } { { "alpha/butterfly.v" "ipoly_mod_add" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "poly_mod_diff poly_mod_diff:ipoly_mod_diff " "Elaborating entity \"poly_mod_diff\" for hierarchy \"poly_mod_diff:ipoly_mod_diff\"" {  } { { "alpha/butterfly.v" "ipoly_mod_diff" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"mux_xx2:imux_xx21\"" {  } { { "alpha/butterfly.v" "imux_xx21" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/butterfly.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983771971 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sim_mult:isim_mult\|rst " "Net \"sim_mult:isim_mult\|rst\" is missing source, defaulting to GND" {  } { { "alpha/sim_mult.v" "rst" { Text "K:/kyber90sfpga/kyber90sfpga/quartus-butterfly/alpha/sim_mult.v" 37 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1632983772026 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1632983772026 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1632983772573 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1632983772932 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1632983773756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632983773756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "676 " "Implemented 676 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632983773877 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632983773877 ""} { "Info" "ICUT_CUT_TM_LCELLS" "611 " "Implemented 611 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1632983773877 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1632983773877 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632983773877 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4838 " "Peak virtual memory: 4838 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632983773904 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 30 13:36:13 2021 " "Processing ended: Thu Sep 30 13:36:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632983773904 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632983773904 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632983773904 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632983773904 ""}
