<html><body><samp><pre>
<!@TC:1518249115>
#Build: Synplify Pro L-2016.03L-1, Build 097R, Jul  4 2016
#install: D:\FPGA\Lattice\diamond\3.8_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-LLVA2C9

# Sat Feb 10 09:51:55 2018

#Implementation: Parallel2CSI2

<a name=compilerReport1></a>Synopsys HDL Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1518249115> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

<a name=compilerReport2></a>Synopsys Verilog Compiler, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1518249115> | Running in 64-bit mode 
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\compiler_directives.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\IPExpress\pll_pix2byte_YUV422_8bit_2lane.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\top.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\IO_Controller_TX.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\oDDRx4.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\crc16_2lane_bb.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\packetheader_bb.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\parallel2byte_bb.v" (library work)
@I::"C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\astrohn_astir2.v" (library work)
Verilog syntax check successful!
File C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v changed - recompiling
Selecting top level module top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\parallel2byte_bb.v:49:7:49:20:@N:CG364:@XP_MSG">parallel2byte_bb.v(49)</a><!@TM:1518249115> | Synthesizing module parallel2byte in library work.

	word_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b011110
   Generated name = parallel2byte_8s_2s_30

<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\parallel2byte_bb.v:49:7:49:20:@W:CG146:@XP_MSG">parallel2byte_bb.v(49)</a><!@TM:1518249115> | Creating black box for empty module parallel2byte_8s_2s_30</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\packetheader_bb.v:49:7:49:19:@N:CG364:@XP_MSG">packetheader_bb.v(49)</a><!@TM:1518249115> | Synthesizing module packetheader in library work.

	lane_width=32'b00000000000000000000000000000010
   Generated name = packetheader_2s

<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\packetheader_bb.v:49:7:49:19:@W:CG146:@XP_MSG">packetheader_bb.v(49)</a><!@TM:1518249115> | Creating black box for empty module packetheader_2s</font>

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:49:7:49:22:@N:CG364:@XP_MSG">BYTE_PACKETIZER.v(49)</a><!@TM:1518249115> | Synthesizing module BYTE_PACKETIZER in library work.

	word_width=32'b00000000000000000000000000001000
	lane_width=32'b00000000000000000000000000000010
	dt=6'b011110
	crc16=32'b00000000000000000000000000000001
	version=32'b00000000000000000000000000000001
   Generated name = BYTE_PACKETIZER_8s_2s_30_1s_1s

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:112:53:112:57:@N:CG179:@XP_MSG">BYTE_PACKETIZER.v(112)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:113:53:113:57:@N:CG179:@XP_MSG">BYTE_PACKETIZER.v(113)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\crc16_2lane_bb.v:49:7:49:18:@N:CG364:@XP_MSG">crc16_2lane_bb.v(49)</a><!@TM:1518249115> | Synthesizing module crc16_2lane in library work.

<font color=#A52A2A>@W:<a href="@W:CG146:@XP_HELP">CG146</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\crc16_2lane_bb.v:49:7:49:18:@W:CG146:@XP_MSG">crc16_2lane_bb.v(49)</a><!@TM:1518249115> | Creating black box for empty module crc16_2lane</font>

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:154:27:154:36:@W:CS263:@XP_MSG">BYTE_PACKETIZER.v(154)</a><!@TM:1518249115> | Port-width mismatch for port data. Formal has width 16, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:135:21:135:45:@W:CS263:@XP_MSG">BYTE_PACKETIZER.v(135)</a><!@TM:1518249115> | Port-width mismatch for port EoTp. Formal has width 1, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\BYTE_PACKETIZER.v:81:12:81:25:@W:CG360:@XP_MSG">BYTE_PACKETIZER.v(81)</a><!@TM:1518249115> | Removing wire w_dataperbyte, as there is no assignment to it.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:47:7:47:24:@N:CG364:@XP_MSG">LP_HS_dly_ctrl.v(47)</a><!@TM:1518249115> | Synthesizing module LP_HS_DELAY_CNTRL in library work.

@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:152:78:152:87:@N:CG179:@XP_MSG">LP_HS_dly_ctrl.v(152)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:155:78:155:89:@N:CG179:@XP_MSG">LP_HS_dly_ctrl.v(155)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:158:78:158:88:@N:CG179:@XP_MSG">LP_HS_dly_ctrl.v(158)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:162:78:162:84:@N:CG179:@XP_MSG">LP_HS_dly_ctrl.v(162)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG179:@XP_HELP">CG179</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:166:78:166:85:@N:CG179:@XP_MSG">LP_HS_dly_ctrl.v(166)</a><!@TM:1518249115> | Removing redundant assignment.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1051:7:1051:15:@N:CG364:@XP_MSG">machxo2.v(1051)</a><!@TM:1518249115> | Synthesizing module ROM16X1A in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:176:7:176:14:@N:CG364:@XP_MSG">machxo2.v(176)</a><!@TM:1518249115> | Synthesizing module FD1P3BX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:187:7:187:14:@N:CG364:@XP_MSG">machxo2.v(187)</a><!@TM:1518249115> | Synthesizing module FD1P3DX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1120:7:1120:10:@N:CG364:@XP_MSG">machxo2.v(1120)</a><!@TM:1518249115> | Synthesizing module VHI in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1615:7:1615:14:@N:CG364:@XP_MSG">machxo2.v(1615)</a><!@TM:1518249115> | Synthesizing module ODDRX4B in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1525:7:1525:16:@N:CG364:@XP_MSG">machxo2.v(1525)</a><!@TM:1518249115> | Synthesizing module ECLKSYNCA in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1124:7:1124:10:@N:CG364:@XP_MSG">machxo2.v(1124)</a><!@TM:1518249115> | Synthesizing module VLO in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1512:7:1512:14:@N:CG364:@XP_MSG">machxo2.v(1512)</a><!@TM:1518249115> | Synthesizing module CLKDIVC in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\oDDRx4.v:8:7:8:13:@N:CG364:@XP_MSG">oDDRx4.v(8)</a><!@TM:1518249115> | Synthesizing module oDDRx4 in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\IO_Controller_TX.v:48:7:48:23:@N:CG364:@XP_MSG">IO_Controller_TX.v(48)</a><!@TM:1518249115> | Synthesizing module IO_Controller_TX in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:50:7:50:19:@N:CG364:@XP_MSG">DPHY_TX_INST.v(50)</a><!@TM:1518249115> | Synthesizing module DPHY_TX_INST in library work.

<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:127:162:127:197:@W:CS263:@XP_MSG">DPHY_TX_INST.v(127)</a><!@TM:1518249115> | Port-width mismatch for port dataout. Formal has width 32, Actual 18</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:156:20:156:27:@W:CS263:@XP_MSG">DPHY_TX_INST.v(156)</a><!@TM:1518249115> | Port-width mismatch for port lp2_out. Formal has width 2, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:157:20:157:27:@W:CS263:@XP_MSG">DPHY_TX_INST.v(157)</a><!@TM:1518249115> | Port-width mismatch for port lp3_out. Formal has width 2, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:161:19:161:25:@W:CS263:@XP_MSG">DPHY_TX_INST.v(161)</a><!@TM:1518249115> | Port-width mismatch for port lp2_in. Formal has width 2, Actual 1</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:162:19:162:25:@W:CS263:@XP_MSG">DPHY_TX_INST.v(162)</a><!@TM:1518249115> | Port-width mismatch for port lp3_in. Formal has width 2, Actual 1</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\top.v:50:7:50:10:@N:CG364:@XP_MSG">top.v(50)</a><!@TM:1518249115> | Synthesizing module top in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="D:\FPGA\Lattice\diamond\3.8_x64\synpbase\lib\lucent\machxo2.v:1730:7:1730:14:@N:CG364:@XP_MSG">machxo2.v(1730)</a><!@TM:1518249115> | Synthesizing module EHXPLLJ in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\IPExpress\pll_pix2byte_YUV422_8bit_2lane.v:8:7:8:37:@N:CG364:@XP_MSG">pll_pix2byte_YUV422_8bit_2lane.v(8)</a><!@TM:1518249115> | Synthesizing module pll_pix2byte_YUV422_8bit_2lane in library work.

@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:47:7:47:19:@N:CG364:@XP_MSG">colorbar_gen.v(47)</a><!@TM:1518249115> | Synthesizing module colorbar_gen in library work.

	h_active=32'b00000000000000000000001100000000
	h_total=32'b00000000000000000000010010110000
	v_active=32'b00000000000000000000000100100000
	v_total=32'b00000000000000000000000111000010
	H_FRONT_PORCH=32'b00000000000000000000000000101000
	H_SYNCH=32'b00000000000000000000000000101100
	H_BACK_PORCH=32'b00000000000000000000000010010100
	V_FRONT_PORCH=32'b00000000000000000000000000000101
	V_SYNCH=32'b00000000000000000000000000000101
	mode=32'b00000000000000000000000000000000
   Generated name = colorbar_gen_768_1200_288_450_40_44_148_5_5_0s

<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL169:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Pruning unused register fv_cnt[10:0]. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL169:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Pruning unused register q_fv. Make sure that there are no unused intermediate registers.</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\top.v:294:25:294:34:@W:CS263:@XP_MSG">top.v(294)</a><!@TM:1518249115> | Port-width mismatch for port data. Formal has width 24, Actual 8</font>
<font color=#A52A2A>@W:<a href="@W:CS263:@XP_HELP">CS263</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\top.v:145:28:145:30:@W:CS263:@XP_MSG">top.v(145)</a><!@TM:1518249115> | Port-width mismatch for port VC. Formal has width 2, Actual 32</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL190:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Optimizing register bit pixcnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL190:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Optimizing register bit linecnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL190:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Optimizing register bit linecnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL190:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Optimizing register bit linecnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL279:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Pruning register bits 11 to 9 of linecnt[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\colorbar_gen.v:82:4:82:10:@W:CL260:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249115> | Pruning register bit 11 of pixcnt[11:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\top.v:100:28:100:35:@N:CL159:@XP_MSG">top.v(100)</a><!@TM:1518249115> | Input PIXDATA is unused.
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:127:162:127:197:@W:CL156:@XP_MSG">DPHY_TX_INST.v(127)</a><!@TM:1518249115> | *Input un1_byte_D0[31:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:151:20:151:27:@W:CL156:@XP_MSG">DPHY_TX_INST.v(151)</a><!@TM:1518249115> | *Input lp2_dir to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:152:20:152:27:@W:CL156:@XP_MSG">DPHY_TX_INST.v(152)</a><!@TM:1518249115> | *Input lp3_dir to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:156:20:156:27:@W:CL156:@XP_MSG">DPHY_TX_INST.v(156)</a><!@TM:1518249115> | *Input un1_lp2_out[1:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
<font color=#A52A2A>@W:<a href="@W:CL156:@XP_HELP">CL156</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\DPHY_TX_INST.v:157:20:157:27:@W:CL156:@XP_MSG">DPHY_TX_INST.v(157)</a><!@TM:1518249115> | *Input un1_lp3_out[1:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.</font>
@N:<a href="@N:CL159:@XP_HELP">CL159</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\IO_Controller_TX.v:49:11:49:18:@N:CL159:@XP_MSG">IO_Controller_TX.v(49)</a><!@TM:1518249115> | Input reset_n is unused.
@N:<a href="@N:CL135:@XP_HELP">CL135</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:107:16:107:22:@N:CL135:@XP_MSG">LP_HS_dly_ctrl.v(107)</a><!@TM:1518249115> | Found seqShift data_dly[20].hold_data, depth=20, width=32
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL190:@XP_HELP">CL190</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL190:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Optimizing register bit hs_extended[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\LP_HS_dly_ctrl.v:118:4:118:10:@W:CL279:@XP_MSG">LP_HS_dly_ctrl.v(118)</a><!@TM:1518249115> | Pruning register bits 15 to 5 of hs_extended[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\crc16_2lane_bb.v:56:16:56:21:@A:CL153:@XP_MSG">crc16_2lane_bb.v(56)</a><!@TM:1518249115> | *Unassigned bits of ready are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\crc16_2lane_bb.v:57:23:57:26:@A:CL153:@XP_MSG">crc16_2lane_bb.v(57)</a><!@TM:1518249115> | *Unassigned bits of crc[15:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\packetheader_bb.v:65:22:65:32:@A:CL153:@XP_MSG">packetheader_bb.v(65)</a><!@TM:1518249115> | *Unassigned bits of bytepkt_en are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\packetheader_bb.v:66:22:66:29:@A:CL153:@XP_MSG">packetheader_bb.v(66)</a><!@TM:1518249115> | *Unassigned bits of bytepkt[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\rtl\parallel2byte_bb.v:61:28:61:37:@A:CL153:@XP_MSG">parallel2byte_bb.v(61)</a><!@TM:1518249115> | *Unassigned bits of byte_data[31:0] are referenced and tied to 0 -- simulation mismatch possible.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Feb 10 09:51:55 2018

###########################################################]
<a name=compilerReport3></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1518249115> | Running in 64-bit mode 
File C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Feb 10 09:51:55 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Feb 10 09:51:55 2018

###########################################################]
<a name=compilerReport4></a>Synopsys Netlist Linker, version comp2016q2rc, Build 192R, built Jul  5 2016</a>
@N: : <!@TM:1518249117> | Running in 64-bit mode 
File C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Feb 10 09:51:56 2018

###########################################################]
Pre-mapping Report

<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1518249117> | No constraint file specified. 
Linked File: <a href="C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_scck.rpt:@XP_FILE">Parallel2CSI2_Parallel2CSI2_scck.rpt</a>
Printing clock  summary report in "C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2_scck.rpt" file 
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1518249117> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1518249117> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 113MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 115MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v:82:4:82:10:@N:BN362:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249117> | Removing sequential instance vsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v:82:4:82:10:@N:BN362:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249117> | Removing sequential instance hsync (in view: work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=10  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)



<a name=mapperReport6></a>Clock Summary</a>
*****************

Start                                                    Requested     Requested     Clock        Clock                   Clock
Clock                                                    Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------
System                                                   1.0 MHz       1000.000      system       system_clkgroup         0    
oDDRx4|sclk_inferred_clock                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     4    
pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock     1.0 MHz       1000.000      inferred     Inferred_clkgroup_2     133  
top|PIXCLK                                               1.0 MHz       1000.000      inferred     Inferred_clkgroup_1     42   
===============================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:81:12:81:16:@W:MT529:@XP_MSG">oddrx4.v(81)</a><!@TM:1518249117> | Found inferred clock oDDRx4|sclk_inferred_clock which controls 4 sequential elements including u_DPHY_TX_INST.u_oDDRx4.FF_3. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v:82:4:82:10:@W:MT529:@XP_MSG">colorbar_gen.v(82)</a><!@TM:1518249117> | Found inferred clock top|PIXCLK which controls 42 sequential elements including u_colorbar_gen.linecnt[8:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>
<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:MT529:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249117> | Found inferred clock pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock which controls 133 sequential elements including u_BYTE_PACKETIZER.q_WC[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1518249117> | Set autoconstraint_io  
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Feb 10 09:51:57 2018

###########################################################]
Map & Optimize Report

<a name=mapperReport7></a>Synopsys Lattice Technology Mapper, Version maplat, Build 1498R, Built Jul  5 2016 10:30:31</a>
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.03L-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1518249119> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1518249119> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N:<a href="@N:MF203:@XP_HELP">MF203</a> : <!@TM:1518249119> | Set autoconstraint_io  


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:112:12:112:26:@W:BN114:@XP_MSG">oddrx4.v(112)</a><!@TM:1518249119> | Removing instance u_oDDRx4.Inst5_ODDRX4B2 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</font>
<font color=#A52A2A>@W:<a href="@W:BN114:@XP_HELP">BN114</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:108:12:108:26:@W:BN114:@XP_MSG">oddrx4.v(108)</a><!@TM:1518249119> | Removing instance u_oDDRx4.Inst5_ODDRX4B3 (in view: work.DPHY_TX_INST(verilog)) of black box view:work.ODDRX4B(verilog) because it does not drive other instances.</font>

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[9] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[15] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[14] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[13] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[12] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[11] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[7] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[6] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[5] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
<font color=#A52A2A>@W:<a href="@W:BN132:@XP_HELP">BN132</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@W:BN132:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing instance u_BYTE_PACKETIZER.q_WC[4] because it is equivalent to instance u_BYTE_PACKETIZER.q_WC[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.</font>
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@N:BN362:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Removing sequential instance u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:104:5:104:11:@A:BN291:@XP_MSG">byte_packetizer.v(104)</a><!@TM:1518249119> | Boundary register u_BYTE_PACKETIZER.q_WC[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[31] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[30] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[29] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[28] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[27] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[26] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[25] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[24] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[23] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[22] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[21] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[20] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[19] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[18] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[17] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:112:4:112:10:@N:BN362:@XP_MSG">lp_hs_dly_ctrl.v(112)</a><!@TM:1518249119> | Removing sequential instance hold_data_0_[16] (in view: work.LP_HS_DELAY_CNTRL(verilog)) because it does not drive other instances.
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:107:16:107:22:@N::@XP_MSG">lp_hs_dly_ctrl.v(107)</a><!@TM:1518249119> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) inst data_dly\[20\]\.hold_data_CF4[4:0]
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:118:4:118:10:@N::@XP_MSG">lp_hs_dly_ctrl.v(118)</a><!@TM:1518249119> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) inst hs_en_low_cnt[15:0]
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:118:4:118:10:@N::@XP_MSG">lp_hs_dly_ctrl.v(118)</a><!@TM:1518249119> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) inst hs_en_high_cnt[15:0]
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:118:4:118:10:@N::@XP_MSG">lp_hs_dly_ctrl.v(118)</a><!@TM:1518249119> | Found counter in view:work.LP_HS_DELAY_CNTRL(verilog) inst hs_extended[4:0]
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v:112:1:112:7:@N::@XP_MSG">colorbar_gen.v(112)</a><!@TM:1518249119> | Found counter in view:work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog) inst color_cntr[11:0]
@N: : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\colorbar_gen.v:76:4:76:10:@N::@XP_MSG">colorbar_gen.v(76)</a><!@TM:1518249119> | Found counter in view:work.colorbar_gen_768_1200_288_450_40_44_148_5_5_0s(verilog) inst rstn_cnt[7:0]

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   991.85ns		  93 /       110

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1518249119> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   
@N:<a href="@N:FO126:@XP_HELP">FO126</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\lp_hs_dly_ctrl.v:107:16:107:22:@N:FO126:@XP_MSG">lp_hs_dly_ctrl.v(107)</a><!@TM:1518249119> | Generating RAM u_LP_HS_DELAY_CNTRL.data_dly\[20\]\.hold_data_CR31[15:0]

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)



@S |Clock Optimization Summary


<a name=clockReport8></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 42 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 80 clock pin(s) of sequential element(s)
0 instances converted, 80 sequential instances remain driven by gated/generated clocks

================================== Non-Gated/Non-Generated Clocks ===================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance              
-----------------------------------------------------------------------------------------------------
<a href="@|S:PIXCLK@|E:u_colorbar_gen.color_cntr[11]@|F:@syn_sample_clock_path==CKID0003@|M:ClockId0003  @XP_NAMES_BY_PROP">ClockId0003 </a>       PIXCLK              port                   42         u_colorbar_gen.color_cntr[11]
=====================================================================================================
=============================================================================================================================== Gated/Generated Clocks ================================================================================================================================
Clock Tree ID     Driving Element                                Drive Element Type     Fanout     Sample Instance                                       Explanation                                                                                                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|S:u_pll_pix2byte_YUV422_8bit_2lane.PLLInst_0@|E:u_LP_HS_DELAY_CNTRL.data_dly[20].hold_data_CF4[4]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       u_pll_pix2byte_YUV422_8bit_2lane.PLLInst_0     EHXPLLJ                76         u_LP_HS_DELAY_CNTRL.data_dly[20].hold_data_CF4[4]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
<a href="@|S:u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC@|E:u_DPHY_TX_INST.u_oDDRx4.FF_0@|F:@syn_sample_clock_path==CKID0002@|M:ClockId0002  @XP_NAMES_BY_PROP">ClockId0002 </a>       u_DPHY_TX_INST.u_oDDRx4.Inst3_CLKDIVC          CLKDIVC                4          u_DPHY_TX_INST.u_oDDRx4.FF_0                          No gated clock conversion method for cell cell:LUCENT.FD1P3DX                                                                 
=======================================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 145MB)

Writing Analyst data base C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\synwork\Parallel2CSI2_Parallel2CSI2_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 145MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1518249119> | Writing EDF file: C:\Users\matas\Documents\GitHub\Tegra_dual_camera\FPGA\Parallel2CSI2_YUV422_8bit_2lane_XO2_V6_Astrohn_Astir2\impl\Parallel2CSI2\Parallel2CSI2_Parallel2CSI2.edi 
L-2016.03L-1
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1518249119> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 149MB)

<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:132:14:132:29:@W:MT246:@XP_MSG">oddrx4.v(132)</a><!@TM:1518249119> | Blackbox ECLKSYNCA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:129:12:129:25:@W:MT246:@XP_MSG">oddrx4.v(129)</a><!@TM:1518249119> | Blackbox CLKDIVC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\oddrx4.v:120:12:120:26:@W:MT246:@XP_MSG">oddrx4.v(120)</a><!@TM:1518249119> | Blackbox ODDRX4B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:150:26:150:33:@W:MT246:@XP_MSG">byte_packetizer.v(150)</a><!@TM:1518249119> | Blackbox crc16_2lane is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:119:5:119:19:@W:MT246:@XP_MSG">byte_packetizer.v(119)</a><!@TM:1518249119> | Blackbox packetheader_2s is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\byte_packetizer.v:87:8:87:23:@W:MT246:@XP_MSG">byte_packetizer.v(87)</a><!@TM:1518249119> | Blackbox parallel2byte_8s_2s_30 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT246:@XP_HELP">MT246</a> : <a href="c:\users\matas\documents\github\tegra_dual_camera\fpga\parallel2csi2_yuv422_8bit_2lane_xo2_v6_astrohn_astir2\rtl\ipexpress\pll_pix2byte_yuv422_8bit_2lane.v:70:12:70:21:@W:MT246:@XP_MSG">pll_pix2byte_yuv422_8bit_2lane.v(70)</a><!@TM:1518249119> | Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) </font>
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1518249119> | Found inferred clock top|PIXCLK with period 1000.00ns. Please declare a user-defined clock on object "p:PIXCLK"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1518249119> | Found inferred clock oDDRx4|sclk_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:u_DPHY_TX_INST.u_oDDRx4.sclk"</font> 
<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1518249119> | Found inferred clock pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock with period 1000.00ns. Please declare a user-defined clock on object "n:u_pll_pix2byte_YUV422_8bit_2lane.CLKOS2"</font> 


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing Report written on Sat Feb 10 09:51:59 2018
#


Top view:               top
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        3
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1518249119> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 


<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 990.479

                                                         Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                                           Frequency     Frequency     Period        Period        Slack       Type         Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------
oDDRx4|sclk_inferred_clock                               1.0 MHz       360.7 MHz     1000.000      2.772         997.228     inferred     Inferred_clkgroup_0
pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock     1.0 MHz       129.6 MHz     1000.000      7.716         992.284     inferred     Inferred_clkgroup_2
top|PIXCLK                                               1.0 MHz       105.0 MHz     1000.000      9.521         990.479     inferred     Inferred_clkgroup_1
System                                                   1.0 MHz       362.9 MHz     1000.000      2.756         997.244     system       system_clkgroup    
=============================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                                                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                              Ending                                                |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                System                                                |  1000.000    997.244  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock  |  1000.000    993.392  |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                            System                                                |  1000.000    997.875  |  No paths    -      |  No paths    -      |  No paths    -    
oDDRx4|sclk_inferred_clock                            oDDRx4|sclk_inferred_clock                            |  1000.000    997.228  |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                            System                                                |  1000.000    996.048  |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                            top|PIXCLK                                            |  1000.000    990.479  |  No paths    -      |  No paths    -      |  No paths    -    
top|PIXCLK                                            pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock  System                                                |  1000.000    995.449  |  No paths    -      |  No paths    -      |  No paths    -    
pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock  pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock  |  1000.000    992.284  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************



<a name=inputPorts13></a>Input Ports: </a>

Port           Starting            User           Arrival     Required            
Name           Reference           Constraint     Time        Time         Slack  
               Clock                                                              
----------------------------------------------------------------------------------
PIXCLK         NA                  NA             NA          NA           NA     
PIXDATA[0]     NA                  NA             NA          NA           NA     
PIXDATA[1]     NA                  NA             NA          NA           NA     
PIXDATA[2]     NA                  NA             NA          NA           NA     
PIXDATA[3]     NA                  NA             NA          NA           NA     
PIXDATA[4]     NA                  NA             NA          NA           NA     
PIXDATA[5]     NA                  NA             NA          NA           NA     
PIXDATA[6]     NA                  NA             NA          NA           NA     
PIXDATA[7]     NA                  NA             NA          NA           NA     
reset_n        System (rising)     NA             0.000       997.244      997.244
==================================================================================


<a name=outputPorts14></a>Output Ports: </a>

Port         Starting                                                          User           Arrival     Required            
Name         Reference                                                         Constraint     Time        Time         Slack  
             Clock                                                                                                            
------------------------------------------------------------------------------------------------------------------------------
D0           pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.551       1000.000     995.449
D1           pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.551       1000.000     995.449
DCK          pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.479       1000.000     995.521
FV           top|PIXCLK (rising)                                               NA             3.720       1000.000     996.280
LP0[0]       pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LP0[1]       pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LP1[0]       pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LP1[1]       pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LPCLK[0]     pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LPCLK[1]     pll_pix2byte_YUV422_8bit_2lane|CLKOS2_inferred_clock (rising)     NA             4.233       1000.000     995.767
LV           top|PIXCLK (rising)                                               NA             3.952       1000.000     996.048
==============================================================================================================================


##### END OF TIMING REPORT #####]

Constraints that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 149MB)

---------------------------------------
<a name=resourceUsage15></a>Resource Usage Report</a>
Part: lcmxo2_4000hc-6

Register bits: 114 of 4320 (3%)
PIC Latch:       0
I/O cells:       13


Details:
CCU2D:          47
CLKDIVC:        1
DPR16X4C:       8
ECLKSYNCA:      2
EHXPLLJ:        1
FD1P3BX:        21
FD1P3DX:        35
FD1S3AX:        5
FD1S3DX:        37
FD1S3IX:        16
GSR:            1
IB:             2
INV:            9
OB:             8
OBZ:            3
ODDRX4B:        3
ORCALUT4:       102
PUR:            1
ROM16X1A:       2
VHI:            5
VLO:            7
false:          1
true:           3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 32MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Feb 10 09:51:59 2018

###########################################################]

</pre></samp></body></html>
