{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564484115533 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564484115542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 12:55:15 2019 " "Processing started: Tue Jul 30 12:55:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564484115542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484115542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fibo -c fibo " "Command: quartus_map --read_settings_files=on --write_settings_files=off fibo -c fibo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484115542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564484116171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564484116171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/par_reg_8bit_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/par_reg_8bit_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_par_8bit_load-rtl " "Found design unit 1: reg_par_8bit_load-rtl" {  } { { "../../par_reg_8bit_load.vhd" "" { Text "C:/projects/fibonacci/par_reg_8bit_load.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133389 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_par_8bit_load " "Found entity 1: reg_par_8bit_load" {  } { { "../../par_reg_8bit_load.vhd" "" { Text "C:/projects/fibonacci/par_reg_8bit_load.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-rtl " "Found design unit 1: mux2_1-rtl" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/fibonacci/mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133392 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/fibonacci/mux2_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/fibo_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/fibo_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibo_fsm-rtl " "Found design unit 1: fibo_fsm-rtl" {  } { { "../../fibo_fsm.vhd" "" { Text "C:/projects/fibonacci/fibo_fsm.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133396 ""} { "Info" "ISGN_ENTITY_NAME" "1 fibo_fsm " "Found entity 1: fibo_fsm" {  } { { "../../fibo_fsm.vhd" "" { Text "C:/projects/fibonacci/fibo_fsm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/fibo_dp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/fibo_dp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibo_dp-rtl " "Found design unit 1: fibo_dp-rtl" {  } { { "../../fibo_dp.vhd" "" { Text "C:/projects/fibonacci/fibo_dp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133400 ""} { "Info" "ISGN_ENTITY_NAME" "1 fibo_dp " "Found entity 1: fibo_dp" {  } { { "../../fibo_dp.vhd" "" { Text "C:/projects/fibonacci/fibo_dp.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/fibo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/fibo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fibo-rtl " "Found design unit 1: fibo-rtl" {  } { { "../../fibo.vhd" "" { Text "C:/projects/fibonacci/fibo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133403 ""} { "Info" "ISGN_ENTITY_NAME" "1 fibo " "Found entity 1: fibo" {  } { { "../../fibo.vhd" "" { Text "C:/projects/fibonacci/fibo.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/count_dec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/count_dec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_dec-rtl " "Found design unit 1: count_dec-rtl" {  } { { "../../count_dec.vhd" "" { Text "C:/projects/fibonacci/count_dec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133407 ""} { "Info" "ISGN_ENTITY_NAME" "1 count_dec " "Found entity 1: count_dec" {  } { { "../../count_dec.vhd" "" { Text "C:/projects/fibonacci/count_dec.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/comp_neq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/comp_neq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_equ-rtl " "Found design unit 1: comp_equ-rtl" {  } { { "../../comp_neq.vhd" "" { Text "C:/projects/fibonacci/comp_neq.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133411 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_equ " "Found entity 1: comp_equ" {  } { { "../../comp_neq.vhd" "" { Text "C:/projects/fibonacci/comp_neq.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fibonacci/adder_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /projects/fibonacci/adder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_8bit-rtl " "Found design unit 1: adder_8bit-rtl" {  } { { "../../adder_8bit.vhd" "" { Text "C:/projects/fibonacci/adder_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133415 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit " "Found entity 1: adder_8bit" {  } { { "../../adder_8bit.vhd" "" { Text "C:/projects/fibonacci/adder_8bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564484133415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484133415 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fibo " "Elaborating entity \"fibo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564484133464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibo_dp fibo_dp:f1 " "Elaborating entity \"fibo_dp\" for hierarchy \"fibo_dp:f1\"" {  } { { "../../fibo.vhd" "f1" { Text "C:/projects/fibonacci/fibo.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_par_8bit_load fibo_dp:f1\|reg_par_8bit_load:dp " "Elaborating entity \"reg_par_8bit_load\" for hierarchy \"fibo_dp:f1\|reg_par_8bit_load:dp\"" {  } { { "../../fibo_dp.vhd" "dp" { Text "C:/projects/fibonacci/fibo_dp.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 fibo_dp:f1\|mux2_1:dp3 " "Elaborating entity \"mux2_1\" for hierarchy \"fibo_dp:f1\|mux2_1:dp3\"" {  } { { "../../fibo_dp.vhd" "dp3" { Text "C:/projects/fibonacci/fibo_dp.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133476 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "b mux2_1.vhd(21) " "VHDL Process Statement warning at mux2_1.vhd(21): signal \"b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../mux2_1.vhd" "" { Text "C:/projects/fibonacci/mux2_1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1564484133477 "|fibo|fibo_dp:f1|mux2_1:dp3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_dec fibo_dp:f1\|count_dec:dp5 " "Elaborating entity \"count_dec\" for hierarchy \"fibo_dp:f1\|count_dec:dp5\"" {  } { { "../../fibo_dp.vhd" "dp5" { Text "C:/projects/fibonacci/fibo_dp.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_8bit fibo_dp:f1\|adder_8bit:dp6 " "Elaborating entity \"adder_8bit\" for hierarchy \"fibo_dp:f1\|adder_8bit:dp6\"" {  } { { "../../fibo_dp.vhd" "dp6" { Text "C:/projects/fibonacci/fibo_dp.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp_equ fibo_dp:f1\|comp_equ:dp7 " "Elaborating entity \"comp_equ\" for hierarchy \"fibo_dp:f1\|comp_equ:dp7\"" {  } { { "../../fibo_dp.vhd" "dp7" { Text "C:/projects/fibonacci/fibo_dp.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fibo_fsm fibo_fsm:f2 " "Elaborating entity \"fibo_fsm\" for hierarchy \"fibo_fsm:f2\"" {  } { { "../../fibo.vhd" "f2" { Text "C:/projects/fibonacci/fibo.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484133491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1564484134641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1564484135239 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564484135239 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1564484135322 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1564484135322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1564484135322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1564484135322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564484135409 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 12:55:35 2019 " "Processing ended: Tue Jul 30 12:55:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564484135409 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564484135409 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564484135409 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564484135409 ""}
