$date
    Feb  8, 2021  14:14:37
$end
$version
    TOOL:	xmsim(64)	20.09-s007
$end
$timescale
    1 ns
$end

$scope module top $end
$var reg       1 !    clk $end

$scope module dut $end
$var wire      1 "    clk  $end
$var reg      64 #    a [63:0] $end
$var reg      16 $    b[3] [15:0] $end
$var reg      16 %    b[2] [15:0] $end
$var reg      16 &    b[1] [15:0] $end
$var reg      16 '    b[0] [15:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
b100000000000000001100000000000000100000000000000001 #
b101 $
b100 %
b11 &
b10 '
$end
#5
1!
1"
#10
b100000000000000001100000000000000100000000000001011 #
b1100 '
b100000000000000001100000000000011000000000000001011 #
b1101 &
b100000000000000110100000000000011000000000000001011 #
b1110 %
b1110000000000000110100000000000011000000000000001011 #
b1111 $
0!
0"
#15
1!
1"
#20
