0.6
2017.2
Jun 15 2017
18:52:51
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/imports/new/FSMD_microphone_tb.vhd,1639741355,vhdl,,,,fsmd_microphone_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/audio_interface_tb.vhd,1639741355,vhdl,,,,audio_interface_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/blk_mem_gen_0_tb.vhd,1642794348,vhdl,,,,blk_mem_gen_0_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/controlador_tb.vhd,1643297962,vhdl,,,,controlador_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/en_4_cycles_tb.vhd,1639741355,vhdl,,,,en_4_cycles_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/pwm_tb.vhd,1639741355,vhdl,,,,pwm_tb,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd,1639741355,vhdl,,,,fsmd_microphone,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1642794137,verilog,,,,blk_mem_gen_0,,,../../../final_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1643291753,verilog,,,,clk_wiz_0,,,../../../final_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1643291753,verilog,,,,clk_wiz_0_clk_wiz,,,../../../final_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd,1643289939,vhdl,,,,audio_interface,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd,1643297142,vhdl,,,,controlador,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd,1643294968,vhdl,,,,en_4_cycles,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd,1643285942,vhdl,,,,fir_filter,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/mult.vhd,1643285481,vhdl,,,,mult,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/package_dsed.vhd,1643285283,vhdl,C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/imports/new/FSMD_microphone_tb.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/audio_interface_tb.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/blk_mem_gen_0_tb.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/controlador_tb.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sim_1/new/pwm_tb.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/fir_filter.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/mult.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd;C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/sum.vhd,,,package_dsed,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd,1643288477,vhdl,,,,pwm,,,,,,,,
C:/Users/vicpt/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/sum.vhd,1643285492,vhdl,,,,sum,,,,,,,,
