/* Device File */

[Device1D]
	Device_Name = BackGatedSnSe2
	User_Comment = wIon        /* One word comment */
	Layer_Number = 5           /* For Thin-TFET, it is always 5 layars */

		[./Boundary]       
		Bottom_Boundary_Type = Dirichlet   /* You don't need to change it */
		Bottom_Gate_Workfunction = 5.2     /* Change it if you like to use another metal */
		Top_Boundary_Type = Neumann      /* You don't need to change it */
		/* Top_Gate_Workfunction = 5.05        /* Change it if you like to use another metal */

[Layer1] /* Back Gate Oxide */
	Material = SiO2
	Thickness =  285 /* nm */
	Ny = 285 /* points in y direction (thickness) */

[Layer2] /* Bottom 2D Layer */
	Material = SnSe2_3D
	Thickness = 5
	Ny = 5
	ConnectTo = Drain // Indicate apply Vds here 

[Layer3] /* van der Waals gap */
	Material = Ion_neutral /* Air */
	Thickness = 1
	Ny = 1

[Layer4] /* van der Waals gap */
	Material = Ion_neutral
	Thickness = 1
	Ny = 1

[Layer5] /* van der Waals gap */
	Material = Ion_neutral 
	Thickness = 18
	Ny = 18 

		

/* all unit is V */
/* From small value to large value */
[Vtg] 
	Vtg_From = 0
	Vtg_To = 0
	Vtg_Step = 0
[Vbg]
	Vbg_From = -30
	Vbg_To = 30
	Vbg_Step = 5
[Vds]
	Vds_From = 0
	Vds_To = 0
	Vds_Step = 0
[Vss]
	Vss_From = 0
	Vss_To = 0
	Vss_Step = 0

[Plot]
	Plot_Band_Alignment = No /* Not recommend to put "Yes" when doing I-V, but you can */
	Plot_I-V = No		 /* Not recommend to put "Yes" when change more than one terminal, e.g. Vds and Vtg */	
	Save_Plots = No	         /* no working yet */

[Save]
	Save_Band_Alignment = Yes /* Not recommend to put "Yes" when doing I-V, but you can */
	Calculate_I-V = No		 /* recommend to always put "Yes" here */

[PoissonConvergence]
	Voltage_Error = 0.001 /* V */
	Carrier_Density_Error = 1 /* 1E10 cm^-3 */
	Magic_Number = 0.0005 /* Not converging? tune this value smaller */

	 

