module RAM (
	input wire r, w, //active high
	input wire [8:0] addr,
	input wire [31:0] din,
	output reg [31:0] dout
);

//reg [31:0] out;
reg [31:0] mem [511:0];

initial dout = 32'b0;

always @(*) begin
		dout <= 32'bz;
	if(r == 1) begin
		dout <= mem[addr];
	end else if(w == 1) begin
		mem[addr] <= din;
	end
end

endmodule