 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 16:33:17 2025
****************************************

Operating Conditions: nom_1.20V_25C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: sa02_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa02_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.05       0.05
  sa02_reg[0]/CP (HS65_LS_DFPQX4)          0.00       0.05 r
  sa02_reg[0]/Q (HS65_LS_DFPQX4)           0.15       0.20 r
  U8202/Z (HS65_LS_NOR2X2)                 0.09       0.29 f
  U8384/Z (HS65_LS_NAND3X3)                0.12       0.41 r
  U9346/Z (HS65_LS_IVX2)                   0.19       0.60 f
  U8572/Z (HS65_LS_AO222X4)                0.22       0.82 f
  U8379/Z (HS65_LS_AOI212X4)               0.06       0.88 r
  U7659/Z (HS65_LS_NAND3X2)                0.09       0.97 f
  U7538/Z (HS65_LS_NOR3AX2)                0.09       1.07 r
  U7533/Z (HS65_LS_NAND4ABX3)              0.09       1.15 f
  U7532/Z (HS65_LS_NOR3AX2)                0.09       1.24 r
  U9905/Z (HS65_LS_NAND4ABX3)              0.18       1.42 f
  U8640/Z (HS65_LSS_XOR2X6)                0.18       1.59 r
  U6812/Z (HS65_LSS_XNOR3X2)               0.18       1.77 f
  U9053/Z (HS65_LSS_XOR3X2)                0.14       1.91 f
  U8486/Z (HS65_LS_OAI22X6)                0.05       1.95 r
  sa02_reg[4]/D (HS65_LS_DFPQX4)           0.00       1.95 r
  data arrival time                                   1.95

  clock clk (rise edge)                    2.00       2.00
  clock network delay (ideal)              0.05       2.05
  clock uncertainty                       -0.05       2.00
  sa02_reg[4]/CP (HS65_LS_DFPQX4)          0.00       2.00 r
  library setup time                      -0.05       1.95
  data required time                                  1.95
  -----------------------------------------------------------
  data required time                                  1.95
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


1
