<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>canny_accel</TopModelName>
        <TargetClockPeriod>6.67</TargetClockPeriod>
        <ClockUncertainty>1.80</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>2089961</Best-caseLatency>
            <Average-caseLatency>2089961</Average-caseLatency>
            <Worst-caseLatency>2089961</Worst-caseLatency>
            <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>2089956</DataflowPipelineThroughput>
            <Interval-min>2089956</Interval-min>
            <Interval-max>2089956</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>18</BRAM_18K>
            <DSP>7</DSP>
            <FF>12704</FF>
            <LUT>20592</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>canny_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>canny_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>canny_accel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="7">
            <ModuleName>canny_accel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc18_U0</InstName>
                    <ModuleName>entry_proc18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>178</ID>
                </Instance>
                <Instance>
                    <InstName>Block_entry11_proc_U0</InstName>
                    <ModuleName>Block_entry11_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>191</ID>
                    <BindInstances>add_ln58_fu_36_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>Array2xfMat_64_0_1080_1920_1_2_U0</InstName>
                    <ModuleName>Array2xfMat_64_0_1080_1920_1_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>199</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Axi2Mat_fu_84</InstName>
                            <ModuleName>Axi2Mat</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>84</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>Axi2AxiStream_U0</InstName>
                                    <ModuleName>Axi2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>88</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1_fu_126</InstName>
                                            <ModuleName>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>126</ID>
                                            <BindInstances>c_V_2_fu_102_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>mul_mul_16ns_16ns_32_3_1_U13 add_ln541_fu_163_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Mat_U0</InstName>
                                    <ModuleName>AxiStream2Mat</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>103</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc15_U0</InstName>
                                            <ModuleName>entry_proc15</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>60</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_1_U0</InstName>
                                            <ModuleName>last_blk_pxl_width_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>70</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>AxiStream2MatStream_2_U0</InstName>
                                            <ModuleName>AxiStream2MatStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>75</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_AxiStream2MatStream_2_Pipeline_MMIterInLoopRow_fu_62</InstName>
                                                    <ModuleName>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>62</ID>
                                                    <BindInstances>add_ln1055_fu_212_p2 sub_ln1075_fu_266_p2 sub_ln1075_1_fu_272_p2 sub_ln628_2_fu_292_p2 sub_ln628_3_fu_298_p2 rem_3_fu_328_p2 sub_ln628_fu_529_p2 sub_ln368_fu_564_p2 add_ln1072_fu_353_p2 sub_ln628_1_fu_371_p2 rem_2_fu_439_p2 add_ln1087_fu_455_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>mul_32s_32s_32_1_1_U36 sub_fu_88_p2 sub3_fu_94_p2 sub38_fu_101_p2 add_ln1075_fu_108_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>cols_c_U rows_c_U ldata_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>Canny_3_0_0_8_1080_1920_1_32_false_2_2_U0</InstName>
                    <ModuleName>Canny_3_0_0_8_1080_1920_1_32_false_2_2_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>211</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_xFCannyKernel_fu_60</InstName>
                            <ModuleName>xFCannyKernel</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>60</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_U0</InstName>
                                    <ModuleName>xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>220</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop_fu_181</InstName>
                                            <ModuleName>xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>181</ID>
                                            <BindInstances>col_V_12_fu_120_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190</InstName>
                                            <ModuleName>xFAverageGaussianMask3x3_Pipeline_Col_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>190</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>src_buf1_V_xfExtractPixels_1_1_0_1_fu_320</InstName>
                                                    <ModuleName>xfExtractPixels_1_1_0_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>320</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>src_buf2_V_xfExtractPixels_1_1_0_1_fu_325</InstName>
                                                    <ModuleName>xfExtractPixels_1_1_0_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>325</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>src_buf3_V_xfExtractPixels_1_1_0_1_fu_330</InstName>
                                                    <ModuleName>xfExtractPixels_1_1_0_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>330</ID>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>col_V_10_fu_383_p2 A00_fu_490_p2 add_ln49_fu_500_p2 A0_fu_510_p2 add_ln48_fu_528_p2 add_ln50_fu_542_p2 add_ln50_1_fu_552_p2 add_ln52_fu_586_p2 add_ln52_1_fu_596_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>buf_V_U buf_V_5_U buf_V_6_U A0_fu_436_p2 add_ln50_fu_454_p2 add_ln50_1_fu_464_p2 add_ln52_fu_498_p2 add_ln52_1_fu_508_p2 row_ind_V_12_fu_359_p2 row_V_9_fu_379_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFSobel_0_2_1080_1920_0_3_1_2_2_2_1_5_3_false_U0</InstName>
                                    <ModuleName>xFSobel_0_2_1080_1920_0_3_1_2_2_2_1_5_3_false_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>233</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s_fu_68</InstName>
                                            <ModuleName>xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>68</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_xFSobel3x3_Pipeline_VITIS_LOOP_456_1_fu_128</InstName>
                                                    <ModuleName>xFSobel3x3_Pipeline_VITIS_LOOP_456_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>128</ID>
                                                    <BindInstances>init_row_ind_fu_83_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135</InstName>
                                                    <ModuleName>xFSobel3x3_Pipeline_VITIS_LOOP_468_2</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>135</ID>
                                                    <BindInstances>col_V_7_fu_152_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFSobel3x3_Pipeline_VITIS_LOOP_479_3_fu_146</InstName>
                                                    <ModuleName>xFSobel3x3_Pipeline_VITIS_LOOP_479_3</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>146</ID>
                                                    <BindInstances>col_V_5_fu_125_p2</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xFSobel3x3_Pipeline_Col_Loop_fu_155</InstName>
                                                    <ModuleName>xFSobel3x3_Pipeline_Col_Loop</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>155</ID>
                                                    <BindInstances>col_V_8_fu_371_p2 ret_V_fu_572_p2 ret_V_1_fu_586_p2 g_x_V_3_fu_600_p2 ret_V_2_fu_649_p2 ret_V_3_fu_655_p2 g_y_V_3_fu_669_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>buf_V_U buf_V_3_U buf_V_4_U add_ln464_fu_215_p2 add_i_i69_fu_250_p2 sub344_i_fu_256_p2 sub_i_i484_i_fu_301_p2 sub_i460_i_fu_310_p2 row_V_5_fu_387_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                                <Instance>
                                    <InstName>xFDuplicate_rows_2_1080_1920_3_1_2_2_2_2_2_2_5_1920_U0</InstName>
                                    <ModuleName>xFDuplicate_rows_2_1080_1920_3_1_2_2_2_2_2_2_5_1920_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>244</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFDuplicate_rows_Pipeline_Col_Loop_fu_94</InstName>
                                            <ModuleName>xFDuplicate_rows_Pipeline_Col_Loop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>94</ID>
                                            <BindInstances>add_ln1027_fu_114_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>row_V_7_fu_128_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFCannyKernel_Block_entry15_proc_U0</InstName>
                                    <ModuleName>xFCannyKernel_Block_entry15_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>258</ID>
                                </Instance>
                                <Instance>
                                    <InstName>xFMagnitudeKernel_2_2_1080_1920_3_3_1_2_2_2_5_5_1920_U0</InstName>
                                    <ModuleName>xFMagnitudeKernel_2_2_1080_1920_3_3_1_2_2_2_5_5_1920_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>264</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56</InstName>
                                            <ModuleName>xFMagnitudeKernel_Pipeline_colLoop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>56</ID>
                                            <BindInstances>j_5_fu_87_p2 sub_ln100_fu_106_p2 sub_ln101_fu_128_p2 tmp_6_fu_142_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_4_fu_80_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFAngleKernel_2_0_1080_1920_3_0_1_2_2_5_1_1920_5760_U0</InstName>
                                    <ModuleName>xFAngleKernel_2_0_1080_1920_3_0_1_2_2_5_1_1920_5760_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>273</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFAngleKernel_Pipeline_colLoop_fu_88</InstName>
                                            <ModuleName>xFAngleKernel_Pipeline_colLoop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>88</ID>
                                            <BindInstances>add_ln1027_fu_121_p2 sub_ln488_fu_144_p2 sub_ln489_fu_177_p2 mul_mul_17s_14ns_32_4_1_U181 tg67x_fu_210_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>i_V_2_fu_116_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc16_U0</InstName>
                                    <ModuleName>entry_proc16</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>284</ID>
                                </Instance>
                                <Instance>
                                    <InstName>xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_U0</InstName>
                                    <ModuleName>xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>294</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFSuppression3x3_Pipeline_bufColLoop_fu_219</InstName>
                                            <ModuleName>xFSuppression3x3_Pipeline_bufColLoop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>219</ID>
                                            <BindInstances>col_V_4_fu_130_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>grp_xFSuppression3x3_Pipeline_colLoop1_fu_231</InstName>
                                            <ModuleName>xFSuppression3x3_Pipeline_colLoop1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>231</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>l00_buf_V_xfExtractPixels_1_5_3_s_fu_464</InstName>
                                                    <ModuleName>xfExtractPixels_1_5_3_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>464</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>l10_buf_V_xfExtractPixels_1_5_3_s_fu_469</InstName>
                                                    <ModuleName>xfExtractPixels_1_5_3_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>469</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>l20_buf_V_xfExtractPixels_1_5_3_s_fu_474</InstName>
                                                    <ModuleName>xfExtractPixels_1_5_3_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>474</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>grp_xfExtractPixels_1_1_0_s_fu_479</InstName>
                                                    <ModuleName>xfExtractPixels_1_1_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>479</ID>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>col_V_2_fu_553_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>angle_V_U angle_V_1_U buf_V_U buf_V_1_U buf_V_2_U row_ind_V_1_fu_447_p2 read_ind_V_1_fu_453_p2 write_ind_V_1_fu_459_p2 row_V_3_fu_507_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_U0</InstName>
                                    <ModuleName>xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_s</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>307</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop_fu_86</InstName>
                                            <ModuleName>xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>86</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_read_2_void_0_s_fu_480</InstName>
                                                    <ModuleName>read_2_void_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>480</ID>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>j_3_fu_1634_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>npcColsNxt_fu_127_p2 i_2_fu_160_p2 add_ln129_fu_166_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>img_width_c26_U img_width_c25_U img_width_c24_U img_width_c23_U img_width_c_U img_height_c22_U img_height_c21_U img_height_c20_U img_height_c19_U img_height_c_U p_highthreshold_c_U p_lowthreshold_c_U gaussian_mat_data_U gradx_mat_data_U gradx1_mat_data_U gradx2_mat_data_U grady_mat_data_U grady1_mat_data_U grady2_mat_data_U magnitude_mat_data_U phase_mat_data_U nms_mat_data_U imgwidth_U height_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
                <Instance>
                    <InstName>xfMat2Array_64_8_1080_1920_32_2_1_U0</InstName>
                    <ModuleName>xfMat2Array_64_8_1080_1920_32_2_1_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>221</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_Mat2Axi_fu_64</InstName>
                            <ModuleName>Mat2Axi</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>64</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>addrbound_U0</InstName>
                                    <ModuleName>addrbound</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>96</ID>
                                    <BindInstances>mul_mul_16ns_11ns_27_3_1_U295 add_ln541_fu_76_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2AxiStream_U0</InstName>
                                    <ModuleName>Mat2AxiStream</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>105</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>entry_proc_U0</InstName>
                                            <ModuleName>entry_proc</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>76</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>cols_npc_aligned_U0</InstName>
                                            <ModuleName>cols_npc_aligned</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>83</ID>
                                            <BindInstances>add_ln931_fu_52_p2</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>last_blk_pxl_width_U0</InstName>
                                            <ModuleName>last_blk_pxl_width</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>90</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>MatStream2AxiStream_2_U0</InstName>
                                            <ModuleName>MatStream2AxiStream_2_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>97</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>grp_MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol_fu_81</InstName>
                                                    <ModuleName>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>81</ID>
                                                    <BindInstances>add_ln1027_fu_194_p2 sub_ln1325_fu_268_p2 ret_V_6_fu_317_p2 sub_ln553_fu_338_p2 filled_next_fu_287_p2 add_ln840_fu_233_p2</BindInstances>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>op2_assign_fu_106_p2 mul_mul_16ns_7ns_23_4_1_U316</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>last_blk_width_channel_U cols_c_U rows_c_U cols_bound_per_npc_dup_U cols_bound_per_npc_dup_1_U</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>entry_proc17_U0</InstName>
                                    <ModuleName>entry_proc17</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>116</ID>
                                </Instance>
                                <Instance>
                                    <InstName>Mat2Axi_Block_entry13_proc_U0</InstName>
                                    <ModuleName>Mat2Axi_Block_entry13_proc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                </Instance>
                                <Instance>
                                    <InstName>AxiStream2Axi_U0</InstName>
                                    <ModuleName>AxiStream2Axi</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>grp_AxiStream2Axi_Pipeline_MMIterOutLoop2_fu_73</InstName>
                                            <ModuleName>AxiStream2Axi_Pipeline_MMIterOutLoop2</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>73</ID>
                                            <BindInstances>add_ln840_fu_106_p2</BindInstances>
                                        </Instance>
                                    </InstancesList>
                                </Instance>
                            </InstancesList>
                            <BindInstances>axibound_V_1_channel_U dout_c_U ldata_U axibound_V_U</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>in_mat_cols_c_U in_mat_rows_c_U high_threshold_c_U low_threshold_c_U img_out_c_U in_mat_data_U dst_mat_data_U dst_mat_rows_channel_U dst_mat_cols_channel_U in_mat_rows_c20_channel_U in_mat_cols_c21_channel_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc18</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.861</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Block_entry11_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.187</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>109</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_36_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:58" URAM="0" VARIABLE="add_ln58"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream_Pipeline_VITIS_LOOP_1022_1</Name>
            <Loops>
                <VITIS_LOOP_1022_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>123</Average-caseLatency>
                    <Worst-caseLatency>243</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.820 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.620 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 243</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_1022_1>
                        <Name>VITIS_LOOP_1022_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>240</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 241</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 1.607 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_1022_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>89</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_1022_1" OPTYPE="add" PRAGMA="" RTLNAME="c_V_2_fu_102_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="c_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>78</Best-caseLatency>
                    <Average-caseLatency>197</Average-caseLatency>
                    <Worst-caseLatency>317</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.520 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.313 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.113 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>78 ~ 317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>247</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>725</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_16ns_32_3_1_U13" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln541_fu_163_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:541" URAM="0" VARIABLE="add_ln541"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>entry_proc15</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>last_blk_pxl_width_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_Pipeline_MMIterInLoopRow</Name>
            <Loops>
                <MMIterInLoopRow/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>1036803</Average-caseLatency>
                    <Worst-caseLatency>2073603</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 2073603</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterInLoopRow>
                        <Name>MMIterInLoopRow</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>2073600</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 2073601</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 13.825 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterInLoopRow>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>294</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1973</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1055_fu_212_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1055" URAM="0" VARIABLE="add_ln1055"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1075_fu_266_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1075_1_fu_272_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="sub_ln1075_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_2_fu_292_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_3_fu_298_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="rem_3_fu_328_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1076" URAM="0" VARIABLE="rem_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_fu_529_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln368_fu_564_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:368" URAM="0" VARIABLE="sub_ln368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1072_fu_353_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1072" URAM="0" VARIABLE="add_ln1072"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln628_1_fu_371_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_ref.h:628" URAM="0" VARIABLE="sub_ln628_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="rem_2_fu_439_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1073" URAM="0" VARIABLE="rem_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterInLoopRow" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1087_fu_455_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1087" URAM="0" VARIABLE="add_ln1087"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2MatStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>1036805</Average-caseLatency>
                    <Worst-caseLatency>2073605</Worst-caseLatency>
                    <Best-caseRealTimeLatency>40.002 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6 ~ 2073605</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>450</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2140</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U36" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1053" URAM="0" VARIABLE="bound"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_fu_88_p2" SOURCE="" URAM="0" VARIABLE="sub"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub3_fu_94_p2" SOURCE="" URAM="0" VARIABLE="sub3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub38_fu_101_p2" SOURCE="" URAM="0" VARIABLE="sub38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1075_fu_108_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1075" URAM="0" VARIABLE="add_ln1075"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>1036806</Average-caseLatency>
                    <Worst-caseLatency>2073606</Worst-caseLatency>
                    <Best-caseRealTimeLatency>46.669 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.912 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>7</min>
                            <max>2073606</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>7 ~ 2073606</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>3</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>754</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2438</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1112" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1112" URAM="0" VARIABLE="rows_c"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Axi2Mat</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>1036879</Average-caseLatency>
                    <Worst-caseLatency>2073679</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.913 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>79</min>
                            <max>2073606</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>79 ~ 2073606</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1298</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3366</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1144" URAM="0" VARIABLE="ldata"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Array2xfMat_64_0_1080_1920_1_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>82</Best-caseLatency>
                    <Average-caseLatency>1036881</Average-caseLatency>
                    <Worst-caseLatency>2073681</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.547 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.913 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.825 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>82 ~ 2073681</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1305</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3446</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.885</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFAverageGaussianMask3x3_Pipeline_Clear_Row_Loop</Name>
            <Loops>
                <Clear_Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.814 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.814 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.814 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Clear_Row_Loop>
                        <Name>Clear_Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>12.801 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Clear_Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Clear_Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_12_fu_120_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfExtractPixels_1_1_0_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFAverageGaussianMask3x3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1925</Best-caseLatency>
                    <Average-caseLatency>1925</Average-caseLatency>
                    <Worst-caseLatency>1925</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.834 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.834 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.834 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1925</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1923</Latency>
                        <AbsoluteTimeLatency>12.821 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>src_buf1_V_xfExtractPixels_1_1_0_1_fu_320</Instance>
                            <Instance>src_buf2_V_xfExtractPixels_1_1_0_1_fu_325</Instance>
                            <Instance>src_buf3_V_xfExtractPixels_1_1_0_1_fu_330</Instance>
                        </InstanceList>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>462</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_10_fu_383_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="A00_fu_490_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:45" URAM="0" VARIABLE="A00"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_500_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="A0_fu_510_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:49" URAM="0" VARIABLE="A0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_528_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:48" URAM="0" VARIABLE="add_ln48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_542_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_552_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_586_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_596_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:52" URAM="0" VARIABLE="add_ln52_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFAverageGaussianMask3x3_0_0_1080_1920_0_1_2_2_1_1920_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084166</Best-caseLatency>
                    <Average-caseLatency>2084166</Average-caseLatency>
                    <Worst-caseLatency>2084166</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.895 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.895 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.895 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>13.882 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFAverageGaussianMask3x3_Pipeline_Col_Loop_fu_190</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>250</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1056</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:207" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_5_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:207" URAM="0" VARIABLE="buf_V_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_6_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:207" URAM="0" VARIABLE="buf_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="A0_fu_436_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:49" URAM="0" VARIABLE="A0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_454_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:50" URAM="0" VARIABLE="add_ln50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_464_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:50" URAM="0" VARIABLE="add_ln50_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_498_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:52" URAM="0" VARIABLE="add_ln52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_1_fu_508_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_averagegaussianmask.hpp:52" URAM="0" VARIABLE="add_ln52_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_ind_V_12_fu_359_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_ind_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_9_fu_379_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_9"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_Pipeline_VITIS_LOOP_456_1</Name>
            <Loops>
                <VITIS_LOOP_456_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>0.975</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>33.335 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>33.335 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>33.335 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_456_1>
                        <Name>VITIS_LOOP_456_1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>20.001 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_456_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>44</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_456_1" OPTYPE="add" PRAGMA="" RTLNAME="init_row_ind_fu_83_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:456" URAM="0" VARIABLE="init_row_ind"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_Pipeline_VITIS_LOOP_468_2</Name>
            <Loops>
                <VITIS_LOOP_468_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1923</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>1923</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.821 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.821 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1923</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_468_2>
                        <Name>VITIS_LOOP_468_2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1921</TripCount>
                        <Latency>1921</Latency>
                        <AbsoluteTimeLatency>12.807 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_468_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>82</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_468_2" OPTYPE="add" PRAGMA="" RTLNAME="col_V_7_fu_152_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_Pipeline_VITIS_LOOP_479_3</Name>
            <Loops>
                <VITIS_LOOP_479_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.950</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1923</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>1923</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.821 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.821 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1923</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_479_3>
                        <Name>VITIS_LOOP_479_3</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1921</TripCount>
                        <Latency>1921</Latency>
                        <AbsoluteTimeLatency>12.807 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_479_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>27</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_479_3" OPTYPE="add" PRAGMA="" RTLNAME="col_V_5_fu_125_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.293</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926</Best-caseLatency>
                    <Average-caseLatency>1926</Average-caseLatency>
                    <Worst-caseLatency>1926</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.841 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.841 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.841 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1921</TripCount>
                        <Latency>1924</Latency>
                        <AbsoluteTimeLatency>12.827 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>365</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>579</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_8_fu_371_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_572_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_1_fu_586_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="g_x_V_3_fu_600_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:105" URAM="0" VARIABLE="g_x_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_2_fu_649_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_3_fu_655_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="g_y_V_3_fu_669_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:128" URAM="0" VARIABLE="g_y_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel3x3_0_2_1080_1920_0_3_1_2_2_2_1_5_1921_3_9_false_s</Name>
            <Loops>
                <read_lines/>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.637</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089948</Best-caseLatency>
                    <Average-caseLatency>2089948</Average-caseLatency>
                    <Worst-caseLatency>2089948</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2089948</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <read_lines>
                        <Name>read_lines</Name>
                        <Slack>4.87</Slack>
                        <TripCount>3</TripCount>
                        <Latency>5775</Latency>
                        <AbsoluteTimeLatency>38.502 us</AbsoluteTimeLatency>
                        <IterationLatency>1925</IterationLatency>
                        <PipelineDepth>1925</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobel3x3_Pipeline_VITIS_LOOP_468_2_fu_135</Instance>
                        </InstanceList>
                    </read_lines>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>13.882 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSobel3x3_Pipeline_Col_Loop_fu_155</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>661</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1480</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:442" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_3_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:442" URAM="0" VARIABLE="buf_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="yes" RTLNAME="buf_V_4_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:442" URAM="0" VARIABLE="buf_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="read_lines" OPTYPE="add" PRAGMA="" RTLNAME="add_ln464_fu_215_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_sobel.hpp:464" URAM="0" VARIABLE="add_ln464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_i_i69_fu_250_p2" SOURCE="" URAM="0" VARIABLE="add_i_i69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub344_i_fu_256_p2" SOURCE="" URAM="0" VARIABLE="sub344_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i484_i_fu_301_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i_i484_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i460_i_fu_310_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="sub_i460_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_5_fu_387_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSobel_0_2_1080_1920_0_3_1_2_2_2_1_5_3_false_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.637</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089949</Best-caseLatency>
                    <Average-caseLatency>2089949</Average-caseLatency>
                    <Worst-caseLatency>2089949</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2089949</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>698</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1577</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFDuplicate_rows_Pipeline_Col_Loop</Name>
            <Loops>
                <Col_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.814 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.814 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.814 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Col_Loop>
                        <Name>Col_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>12.801 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Col_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Col_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_114_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFDuplicate_rows_2_1080_1920_3_1_2_2_2_2_2_2_5_1920_s</Name>
            <Loops>
                <Row_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2077921</Best-caseLatency>
                    <Average-caseLatency>2077921</Average-caseLatency>
                    <Worst-caseLatency>2077921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.853 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.853 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.853 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2077921</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Row_Loop>
                        <Name>Row_Loop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2077920</Latency>
                        <AbsoluteTimeLatency>13.853 ms</AbsoluteTimeLatency>
                        <IterationLatency>1924</IterationLatency>
                        <PipelineDepth>1924</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFDuplicate_rows_Pipeline_Col_Loop_fu_94</Instance>
                        </InstanceList>
                    </Row_Loop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>70</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Row_Loop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_7_fu_128_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFCannyKernel_Block_entry15_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>34</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFMagnitudeKernel_Pipeline_colLoop</Name>
            <Loops>
                <colLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1923</Best-caseLatency>
                    <Average-caseLatency>1923</Average-caseLatency>
                    <Worst-caseLatency>1923</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.821 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.821 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.821 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1923</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop>
                        <Name>colLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1921</Latency>
                        <AbsoluteTimeLatency>12.807 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </colLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>37</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>206</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_5_fu_87_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_magnitude.hpp:81" URAM="0" VARIABLE="j_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln100_fu_106_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_magnitude.hpp:100" URAM="0" VARIABLE="sub_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln101_fu_128_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_magnitude.hpp:101" URAM="0" VARIABLE="sub_ln101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="tmp_6_fu_142_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_magnitude.hpp:104" URAM="0" VARIABLE="tmp_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFMagnitudeKernel_2_2_1080_1920_3_3_1_2_2_2_5_5_1920_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.544</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2079001</Best-caseLatency>
                    <Average-caseLatency>2079001</Average-caseLatency>
                    <Worst-caseLatency>2079001</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.861 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.861 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.861 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2079001</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2079000</Latency>
                        <AbsoluteTimeLatency>13.861 ms</AbsoluteTimeLatency>
                        <IterationLatency>1925</IterationLatency>
                        <PipelineDepth>1925</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFMagnitudeKernel_Pipeline_colLoop_fu_56</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>58</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>309</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_80_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_magnitude.hpp:74" URAM="0" VARIABLE="i_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFAngleKernel_Pipeline_colLoop</Name>
            <Loops>
                <colLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.584</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1926</Best-caseLatency>
                    <Average-caseLatency>1926</Average-caseLatency>
                    <Worst-caseLatency>1926</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.841 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.841 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.841 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1926</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop>
                        <Name>colLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1924</Latency>
                        <AbsoluteTimeLatency>12.827 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </colLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>340</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_121_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln488_fu_144_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:488" URAM="0" VARIABLE="sub_ln488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln489_fu_177_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:489" URAM="0" VARIABLE="sub_ln489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="colLoop" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_17s_14ns_32_4_1_U181" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:496" URAM="0" VARIABLE="tg22x"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="tg67x_fu_210_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:501" URAM="0" VARIABLE="tg67x"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFAngleKernel_2_0_1080_1920_3_0_1_2_2_5_1_1920_5760_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.676</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2082241</Best-caseLatency>
                    <Average-caseLatency>2082241</Average-caseLatency>
                    <Worst-caseLatency>2082241</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.882 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.882 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.882 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2082241</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>13.882 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFAngleKernel_Pipeline_colLoop_fu_88</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>390</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>573</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_V_2_fu_116_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="i_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSuppression3x3_Pipeline_bufColLoop</Name>
            <Loops>
                <bufColLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.075</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.814 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.814 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.814 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bufColLoop>
                        <Name>bufColLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>12.801 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bufColLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>29</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>93</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bufColLoop" OPTYPE="add" PRAGMA="" RTLNAME="col_V_4_fu_130_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfExtractPixels_1_5_3_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xfExtractPixels_1_1_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>0</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>0</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFSuppression3x3_Pipeline_colLoop1</Name>
            <Loops>
                <colLoop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.088</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1925</Best-caseLatency>
                    <Average-caseLatency>1925</Average-caseLatency>
                    <Worst-caseLatency>1925</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.834 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.834 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.834 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1925</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop1>
                        <Name>colLoop1</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1920</TripCount>
                        <Latency>1923</Latency>
                        <AbsoluteTimeLatency>12.821 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>5</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>l00_buf_V_xfExtractPixels_1_5_3_s_fu_464</Instance>
                            <Instance>l10_buf_V_xfExtractPixels_1_5_3_s_fu_469</Instance>
                            <Instance>l20_buf_V_xfExtractPixels_1_5_3_s_fu_474</Instance>
                            <Instance>grp_xfExtractPixels_1_1_0_s_fu_479</Instance>
                        </InstanceList>
                    </colLoop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>320</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>646</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop1" OPTYPE="add" PRAGMA="" RTLNAME="col_V_2_fu_553_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="col_V_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFSuppression3x3_2_0_8_1080_1920_3_0_12_1_2_5_1_0_1920_5760_2_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.267</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2084166</Best-caseLatency>
                    <Average-caseLatency>2084166</Average-caseLatency>
                    <Worst-caseLatency>2084166</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.895 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.895 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.895 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2084166</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2082240</Latency>
                        <AbsoluteTimeLatency>13.882 ms</AbsoluteTimeLatency>
                        <IterationLatency>1928</IterationLatency>
                        <PipelineDepth>1928</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFSuppression3x3_Pipeline_colLoop1_fu_231</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>8</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>493</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1576</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="angle_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:329" URAM="0" VARIABLE="angle_V"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="angle_V_1_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:329" URAM="0" VARIABLE="angle_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_V_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:335" URAM="0" VARIABLE="buf_V"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_V_1_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:335" URAM="0" VARIABLE="buf_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="buf_V_2_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny_utils.hpp:335" URAM="0" VARIABLE="buf_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="row_ind_V_1_fu_447_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_ind_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="read_ind_V_1_fu_453_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="read_ind_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="write_ind_V_1_fu_459_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="write_ind_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="row_V_3_fu_507_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="row_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>read_2_void_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop</Name>
            <Loops>
                <colLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.265</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1922</Best-caseLatency>
                    <Average-caseLatency>1922</Average-caseLatency>
                    <Worst-caseLatency>1922</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.814 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.814 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.814 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1922</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <colLoop>
                        <Name>colLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>60</TripCount>
                        <Latency>1920</Latency>
                        <AbsoluteTimeLatency>12.801 us</AbsoluteTimeLatency>
                        <PipelineII>32</PipelineII>
                        <PipelineDepth>33</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_read_2_void_0_s_fu_480</Instance>
                        </InstanceList>
                    </colLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2118</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2502</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="colLoop" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_1634_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:129" URAM="0" VARIABLE="j_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_s</Name>
            <Loops>
                <rowLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.049</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2077921</Best-caseLatency>
                    <Average-caseLatency>2077921</Average-caseLatency>
                    <Worst-caseLatency>2077921</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.853 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.853 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.853 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2077921</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <rowLoop>
                        <Name>rowLoop</Name>
                        <Slack>4.87</Slack>
                        <TripCount>1080</TripCount>
                        <Latency>2077920</Latency>
                        <AbsoluteTimeLatency>13.853 ms</AbsoluteTimeLatency>
                        <IterationLatency>1924</IterationLatency>
                        <PipelineDepth>1924</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_xFPackNMS_8_8_1080_1920_12_12_1_32_2_2_0_20_Pipeline_colLoop_fu_86</Instance>
                        </InstanceList>
                    </rowLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2264</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2687</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="npcColsNxt_fu_127_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:110" URAM="0" VARIABLE="npcColsNxt"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_160_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:122" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="rowLoop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln129_fu_166_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:129" URAM="0" VARIABLE="add_ln129"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xFCannyKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089954</Best-caseLatency>
                    <Average-caseLatency>2089954</Average-caseLatency>
                    <Worst-caseLatency>2089954</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2089950</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2089950</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6705</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9823</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_c26_U" SOURCE="" URAM="0" VARIABLE="img_width_c26"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_c25_U" SOURCE="" URAM="0" VARIABLE="img_width_c25"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_c24_U" SOURCE="" URAM="0" VARIABLE="img_width_c24"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_c23_U" SOURCE="" URAM="0" VARIABLE="img_width_c23"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_width_c_U" SOURCE="" URAM="0" VARIABLE="img_width_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_c22_U" SOURCE="" URAM="0" VARIABLE="img_height_c22"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_c21_U" SOURCE="" URAM="0" VARIABLE="img_height_c21"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_c20_U" SOURCE="" URAM="0" VARIABLE="img_height_c20"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_c19_U" SOURCE="" URAM="0" VARIABLE="img_height_c19"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_height_c_U" SOURCE="" URAM="0" VARIABLE="img_height_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_highthreshold_c_U" SOURCE="" URAM="0" VARIABLE="p_highthreshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="p_lowthreshold_c_U" SOURCE="" URAM="0" VARIABLE="p_lowthreshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gaussian_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:216" URAM="0" VARIABLE="gaussian_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gradx_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:217" URAM="0" VARIABLE="gradx_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gradx1_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:218" URAM="0" VARIABLE="gradx1_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="gradx2_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:219" URAM="0" VARIABLE="gradx2_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="grady_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:220" URAM="0" VARIABLE="grady_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="grady1_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:221" URAM="0" VARIABLE="grady1_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="grady2_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:222" URAM="0" VARIABLE="grady2_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="magnitude_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:223" URAM="0" VARIABLE="magnitude_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="phase_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:224" URAM="0" VARIABLE="phase_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="nms_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../imgproc/xf_canny.hpp:225" URAM="0" VARIABLE="nms_mat_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="imgwidth_U" SOURCE="" URAM="0" VARIABLE="imgwidth"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="height_U" SOURCE="" URAM="0" VARIABLE="height"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Canny_3_0_0_8_1080_1920_1_32_false_2_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.839</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089955</Best-caseLatency>
                    <Average-caseLatency>2089955</Average-caseLatency>
                    <Worst-caseLatency>2089955</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2089955</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>6759</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>9906</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc17</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>addrbound</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>2.762</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2</Best-caseLatency>
                    <Average-caseLatency>2</Average-caseLatency>
                    <Worst-caseLatency>2</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.334 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.334 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.334 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>21</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="2" LOOP="" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_mul_16ns_11ns_27_3_1_U295" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln541_fu_76_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:541" URAM="0" VARIABLE="add_ln541"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2Axi_Block_entry13_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>cols_npc_aligned</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>1.838</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>16</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>57</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln931_fu_52_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:931" URAM="0" VARIABLE="add_ln931"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>last_blk_pxl_width</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.853</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>8</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>47</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_Pipeline_MMIterOutRow_MMIterOutCol</Name>
            <Loops>
                <MMIterOutRow_MMIterOutCol/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>16203</Average-caseLatency>
                    <Worst-caseLatency>64803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 64803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutRow_MMIterOutCol>
                        <Name>MMIterOutRow_MMIterOutCol</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 64801</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutRow_MMIterOutCol>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>253</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>994</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln1027_fu_194_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1027" URAM="0" VARIABLE="add_ln1027"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1325_fu_268_p2" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1325" URAM="0" VARIABLE="sub_ln1325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="ret_V_6_fu_317_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1496" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln553_fu_338_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:553" URAM="0" VARIABLE="sub_ln553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="filled_next_fu_287_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:186" URAM="0" VARIABLE="filled_next"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutRow_MMIterOutCol" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_233_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>MatStream2AxiStream_2_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>3.558</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>16208</Average-caseLatency>
                    <Worst-caseLatency>64808</Worst-caseLatency>
                    <Best-caseRealTimeLatency>60.003 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 64808</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>299</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1119</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="op2_assign_fu_106_p2" SOURCE="" URAM="0" VARIABLE="op2_assign"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_16ns_7ns_23_4_1_U316" SOURCE="" URAM="0" VARIABLE="bound"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>Mat2AxiStream</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.853</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>16210</Average-caseLatency>
                    <Worst-caseLatency>64810</Worst-caseLatency>
                    <Best-caseRealTimeLatency>73.337 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.108 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>10</min>
                            <max>64809</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10 ~ 64809</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>824</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1638</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="last_blk_width_channel_U" SOURCE="" URAM="0" VARIABLE="last_blk_width_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1350" URAM="0" VARIABLE="cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1350" URAM="0" VARIABLE="rows_c"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_bound_per_npc_dup_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1354" URAM="0" VARIABLE="cols_bound_per_npc_dup"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="cols_bound_per_npc_dup_1_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1354" URAM="0" VARIABLE="cols_bound_per_npc_dup_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi_Pipeline_MMIterOutLoop2</Name>
            <Loops>
                <MMIterOutLoop2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>32403</Average-caseLatency>
                    <Worst-caseLatency>64803</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.668 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.216 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.432 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ 64803</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MMIterOutLoop2>
                        <Name>MMIterOutLoop2</Name>
                        <Slack>4.87</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>64800</max>
                            </range>
                        </TripCount>
                        <Latency>2 ~ 64801</Latency>
                        <AbsoluteTimeLatency>13.334 ns ~ 0.432 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </MMIterOutLoop2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>87</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="MMIterOutLoop2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln840_fu_106_p2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:840" URAM="0" VARIABLE="add_ln840"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>AxiStream2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>75</Best-caseLatency>
                    <Average-caseLatency>32474</Average-caseLatency>
                    <Worst-caseLatency>64874</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.500 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.217 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>75 ~ 64874</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>222</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>669</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>Mat2Axi</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>80</Best-caseLatency>
                    <Average-caseLatency>32479</Average-caseLatency>
                    <Worst-caseLatency>64879</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.533 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.217 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>
                        <range>
                            <min>76</min>
                            <max>64875</max>
                        </range>
                    </DataflowPipelineThroughput>
                    <PipelineInitiationInterval>76 ~ 64875</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1487</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2728</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_1_channel_U" SOURCE="" URAM="0" VARIABLE="axibound_V_1_channel"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dout_c_U" SOURCE="" URAM="0" VARIABLE="dout_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="ldata_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1421" URAM="0" VARIABLE="ldata"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="axibound_V_U" SOURCE="" URAM="0" VARIABLE="axibound_V"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>xfMat2Array_64_8_1080_1920_32_2_1_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>81</Best-caseLatency>
                    <Average-caseLatency>32480</Average-caseLatency>
                    <Worst-caseLatency>64880</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.540 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.217 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.433 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>81 ~ 64880</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1573</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2802</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>canny_accel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.67</TargetClockPeriod>
                    <ClockUncertainty>1.80</ClockUncertainty>
                    <EstimatedClockPeriod>4.867</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2089961</Best-caseLatency>
                    <Average-caseLatency>2089961</Average-caseLatency>
                    <Worst-caseLatency>2089961</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.934 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.934 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.934 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>2089956</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>2089956</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>7</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>12704</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>20592</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_cols_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="in_mat_cols_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_rows_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="in_mat_rows_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="high_threshold_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="high_threshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="low_threshold_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="low_threshold_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="img_out_c_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="img_out_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:64" URAM="0" VARIABLE="in_mat_data"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_data_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:65" URAM="0" VARIABLE="dst_mat_data"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_rows_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="dst_mat_rows_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="dst_mat_cols_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="dst_mat_cols_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_rows_c20_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="in_mat_rows_c20_channel"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="in_mat_cols_c21_channel_U" SOURCE="/home/overman/dev/workspaces/vision/vision_kernels/src/canny/xf_canny_accel.cpp:67" URAM="0" VARIABLE="in_mat_cols_c21_channel"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Axi2Mat_fu_84</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>gaussian_mat_data_U</Name>
            <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>phase_mat_data_U</Name>
            <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
            <StaticDepth>5760</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>nms_mat_data_U</Name>
            <ParentInst>grp_xFCannyKernel_fu_60</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ldata_U</Name>
            <ParentInst>grp_Mat2Axi_fu_64</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>in_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>dst_mat_data_U</Name>
            <ParentInst/>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_export format="xo" ipname="canny_accel"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="img_inp" index="0" direction="in" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_inp_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="img_out" index="1" direction="out" srcType="ap_uint&lt;64&gt;*" srcSize="64">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="img_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="rows" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="rows" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="cols" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="cols" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="low_threshold" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="low_threshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="high_threshold" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="high_threshold" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="img_inp_1" access="W" description="Data signal of img_inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp" access="W" description="Bit 31 to 0 of img_inp"/>
                    </fields>
                </register>
                <register offset="0x14" name="img_inp_2" access="W" description="Data signal of img_inp" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_inp" access="W" description="Bit 63 to 32 of img_inp"/>
                    </fields>
                </register>
                <register offset="0x1c" name="img_out_1" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 31 to 0 of img_out"/>
                    </fields>
                </register>
                <register offset="0x20" name="img_out_2" access="W" description="Data signal of img_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="img_out" access="W" description="Bit 63 to 32 of img_out"/>
                    </fields>
                </register>
                <register offset="0x28" name="rows" access="W" description="Data signal of rows" range="32">
                    <fields>
                        <field offset="0" width="32" name="rows" access="W" description="Bit 31 to 0 of rows"/>
                    </fields>
                </register>
                <register offset="0x30" name="cols" access="W" description="Data signal of cols" range="32">
                    <fields>
                        <field offset="0" width="32" name="cols" access="W" description="Bit 31 to 0 of cols"/>
                    </fields>
                </register>
                <register offset="0x38" name="low_threshold" access="W" description="Data signal of low_threshold" range="32">
                    <fields>
                        <field offset="0" width="32" name="low_threshold" access="W" description="Bit 31 to 0 of low_threshold"/>
                    </fields>
                </register>
                <register offset="0x40" name="high_threshold" access="W" description="Data signal of high_threshold" range="32">
                    <fields>
                        <field offset="0" width="32" name="high_threshold" access="W" description="Bit 31 to 0 of high_threshold"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="img_inp"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="img_out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="rows"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="cols"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="low_threshold"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="high_threshold"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_inp"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="img_inp"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="64" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="img_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="64" final_bitwidth="64" argName="img_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem1">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">64 -&gt; 64, 64, 64, slave, 0, 512, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">img_inp_1, 0x10, 32, W, Data signal of img_inp, </column>
                    <column name="s_axi_control">img_inp_2, 0x14, 32, W, Data signal of img_inp, </column>
                    <column name="s_axi_control">img_out_1, 0x1c, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">img_out_2, 0x20, 32, W, Data signal of img_out, </column>
                    <column name="s_axi_control">rows, 0x28, 32, W, Data signal of rows, </column>
                    <column name="s_axi_control">cols, 0x30, 32, W, Data signal of cols, </column>
                    <column name="s_axi_control">low_threshold, 0x38, 32, W, Data signal of low_threshold, </column>
                    <column name="s_axi_control">high_threshold, 0x40, 32, W, Data signal of high_threshold, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="img_inp">in, ap_uint&lt;64&gt;*</column>
                    <column name="img_out">out, ap_uint&lt;64&gt;*</column>
                    <column name="rows">in, int</column>
                    <column name="cols">in, int</column>
                    <column name="low_threshold">in, int</column>
                    <column name="high_threshold">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="img_inp">m_axi_gmem1, interface, , </column>
                    <column name="img_inp">s_axi_control, register, offset, name=img_inp_1 offset=0x10 range=32</column>
                    <column name="img_inp">s_axi_control, register, offset, name=img_inp_2 offset=0x14 range=32</column>
                    <column name="img_out">m_axi_gmem2, interface, , </column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_1 offset=0x1c range=32</column>
                    <column name="img_out">s_axi_control, register, offset, name=img_out_2 offset=0x20 range=32</column>
                    <column name="rows">s_axi_control, register, , name=rows offset=0x28 range=32</column>
                    <column name="cols">s_axi_control, register, , name=cols offset=0x30 range=32</column>
                    <column name="low_threshold">s_axi_control, register, , name=low_threshold offset=0x38 range=32</column>
                    <column name="high_threshold">s_axi_control, register, , name=high_threshold offset=0x40 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Loop, Direction, Length, Width, Location</keys>
                    <column name="m_axi_gmem1">VITIS_LOOP_1022_1, read, variable, 64, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1022:21</column>
                    <column name="m_axi_gmem2">MMIterOutLoop2, write, variable, 64, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1380:9</column>
                </table>
            </item>
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="6">HW Interface, Variable, Loop, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem2">dout, MMIterOutLoop2, Sequential access length is not divisible by 2, 214-234, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1380:9</column>
                    <column name="m_axi_gmem1">din, VITIS_LOOP_1022_1, Sequential access length is not divisible by 2, 214-234, /home/overman/dev/workspaces/vision/vision_kernels/src/canny/../common/xf_structs.hpp:1022:21</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:43" status="valid" parentFunction="canny_accel" variable="img_inp" isDirective="0" options="m_axi port=img_inp offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:44" status="valid" parentFunction="canny_accel" variable="img_out" isDirective="0" options="m_axi port=img_out offset=slave bundle=gmem2"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:49" status="valid" parentFunction="canny_accel" variable="rows" isDirective="0" options="s_axilite port=rows"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:50" status="valid" parentFunction="canny_accel" variable="cols" isDirective="0" options="s_axilite port=cols"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:51" status="valid" parentFunction="canny_accel" variable="low_threshold" isDirective="0" options="s_axilite port=low_threshold"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:52" status="valid" parentFunction="canny_accel" variable="high_threshold" isDirective="0" options="s_axilite port=high_threshold"/>
        <Pragma type="interface" location="../../../../src/canny/xf_canny_accel.cpp:53" status="valid" parentFunction="canny_accel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="dataflow" location="../../../../src/canny/xf_canny_accel.cpp:67" status="warning" parentFunction="canny_accel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:246" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:247" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:253" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:254" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:261" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:262" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:270" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:271" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_structs.hpp:280" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:281" status="valid" parentFunction="scalar&lt;n, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:306" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:310" status="valid" parentFunction="operator=" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:319" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:324" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:334" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:339" status="valid" parentFunction="operator+" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:349" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:354" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:364" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:369" status="valid" parentFunction="operator-" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:379" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:384" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:394" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:399" status="valid" parentFunction="operator*" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:409" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:414" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:424" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_structs.hpp:429" status="valid" parentFunction="operator/" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:585" status="valid" parentFunction="type" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:593" status="valid" parentFunction="depth" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:600" status="valid" parentFunction="channels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:608" status="valid" parentFunction="init" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:655" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:664" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:673" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:682" status="valid" parentFunction="mat&lt;t, rows, cols, npc, xfcvdepth&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:709" status="valid" parentFunction="copyto" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_structs.hpp:743" status="valid" parentFunction="copyfrom" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../src/common/xf_structs.hpp:950" status="valid" parentFunction="addrbound" variable="mul_rows_cols" isDirective="0" options="variable=mul_rows_cols op=mul impl=dsp latency=2"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:985" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:986" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:999" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1000" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1020" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1024" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="min=1 max=COLS_ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1025" status="valid" parentFunction="axi2axistream" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1057" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1058" status="valid" parentFunction="axistream2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1101" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1102" status="valid" parentFunction="matstream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1114" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1127" status="valid" parentFunction="axistream2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1142" status="warning" parentFunction="axi2mat" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1165" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1177" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1200" status="valid" parentFunction="axi2mat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1274" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options="min=1 max=LOOPBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1275" status="valid" parentFunction="mat2matstream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1304" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1309" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options="min=1 max=COLS_BOUND_PER_NPC"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1310" status="valid" parentFunction="matstream2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1352" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1365" status="valid" parentFunction="mat2axistream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1382" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1383" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_structs.hpp:1397" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options="min=1 max=ADDRBOUND"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_structs.hpp:1398" status="valid" parentFunction="axistream2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1412" status="warning" parentFunction="mat2axi" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1439" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1470" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_structs.hpp:1500" status="valid" parentFunction="mat2axi" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:35" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:40" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:41" status="valid" parentFunction="ptr2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:53" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:59" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:60" status="valid" parentFunction="xfmat2ptr" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:75" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:81" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:82" status="valid" parentFunction="xfduplicatemat_ptrmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:101" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:107" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:108" status="valid" parentFunction="xfduplicatemat_ptrmat2" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:129" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:135" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:136" status="valid" parentFunction="xfduplicatemat_ptr_mat_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:156" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:162" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:163" status="valid" parentFunction="xfmat2axi_strm" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:179" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:185" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:186" status="valid" parentFunction="axi_strm2xfmat" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:202" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="OFF"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:208" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="II = 1"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:209" status="valid" parentFunction="xfduplicatemat_ptr_axi" variable="" isDirective="0" options="min = c_TRIP_COUNT max = c_TRIP_COUNT"/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:231" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options="OFF"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:243" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:245" status="valid" parentFunction="xfsetborder" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:300" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:306" status="valid" parentFunction="xfpackpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:318" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:327" status="valid" parentFunction="xfextractpixels" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:350" status="valid" parentFunction="xfextractdata" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_utility.hpp:370" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:378" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options="min=6 max=6"/>
        <Pragma type="unroll" location="../../../../src/common/xf_utility.hpp:379" status="valid" parentFunction="xfcopydata" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:449" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BH max=IN_BH"/>
        <Pragma type="loop_flatten" location="../../../../src/common/xf_utility.hpp:450" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:454" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:455" status="valid" parentFunction="xfduplicatestream" variable="" isDirective="0" options="min=IN_BW max=IN_BW"/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:480" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:481" status="valid" parentFunction="array2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:516" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:517" status="valid" parentFunction="hlsstrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:597" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:598" status="valid" parentFunction="axistrm2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_utility.hpp:608" status="valid" parentFunction="axistrm2xfmat" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:657" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:658" status="valid" parentFunction="xfmat2hlsstrm" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:703" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:704" status="valid" parentFunction="hlsstrm2array" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/common/xf_utility.hpp:754" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options="min=1 max=TRIPCOUNT"/>
        <Pragma type="pipeline" location="../../../../src/common/xf_utility.hpp:755" status="valid" parentFunction="hlsstrm2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="dataflow" location="../../../../src/common/xf_utility.hpp:766" status="valid" parentFunction="xfmat2axistrm" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:47" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:48" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=1 complete"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:49" status="valid" parentFunction="window&lt;rows, cols, t&gt;" variable="val" isDirective="0" options="variable=val dim=2 complete"/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:113" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:125" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:129" status="valid" parentFunction="shift_pixels_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:157" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:169" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:173" status="valid" parentFunction="shift_pixels_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:201" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:213" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:217" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:245" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:257" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:261" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:288" status="valid" parentFunction="insert_pixel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:321" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:333" status="valid" parentFunction="insert_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:360" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:393" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:426" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:438" status="valid" parentFunction="insert_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:465" status="valid" parentFunction="insert_left_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:498" status="valid" parentFunction="insert_right_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:531" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:543" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:580" status="valid" parentFunction="shift_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:593" status="valid" parentFunction="shift_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:606" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:619" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:632" status="valid" parentFunction="insert" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:645" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:658" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:671" status="valid" parentFunction="insert_left" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:684" status="valid" parentFunction="insert_right" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:701" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="" isDirective="0" options=""/>
        <Pragma type="dependence" location="../../../../src/common/xf_video_mem.hpp:702" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val inter false"/>
        <Pragma type="dependence" location="../../../../src/common/xf_video_mem.hpp:703" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val intra false"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:712" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:717" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_1P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:722" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:727" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:732" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:737" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:742" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=BRAM"/>
        <Pragma type="bind_storage" location="../../../../src/common/xf_video_mem.hpp:747" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../../../src/common/xf_video_mem.hpp:756" status="valid" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val complete dim=1"/>
        <Pragma type="array_reshape" location="../../../../src/common/xf_video_mem.hpp:760" status="warning" parentFunction="linebuffer&lt;rows, cols, t, mem_type, reshape_factor&gt;" variable="val" isDirective="0" options="variable=val factor=RESHAPE_FACTOR dim=1">
            <Msg msg_id="207-5529" msg_severity="WARNING" msg_body="'factor' in '#pragma HLS array_reshape' is ignored"/>
        </Pragma>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:814" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:827" status="valid" parentFunction="shift_pixels_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:857" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:870" status="valid" parentFunction="shift_pixels_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:899" status="valid" parentFunction="insert_bottom_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:932" status="valid" parentFunction="insert_top_row" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:965" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/common/xf_video_mem.hpp:971" status="valid" parentFunction="get_col" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:982" status="valid" parentFunction="getval" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:993" status="valid" parentFunction="operator()" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1005" status="valid" parentFunction="shift_down" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1017" status="valid" parentFunction="shift_up" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1029" status="valid" parentFunction="insert_bottom" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/common/xf_video_mem.hpp:1041" status="valid" parentFunction="insert_top" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/core/xf_math.h:2884" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:2885" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/core/xf_math.h:2898" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:2899" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/core/xf_math.h:2912" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:2913" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/core/xf_math.h:2926" status="valid" parentFunction="inverse32" variable="" isDirective="0" options="min=4 max=4 avg=4"/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:2927" status="valid" parentFunction="inverse32" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/core/xf_math.h:2952" status="valid" parentFunction="inverse" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../src/core/xf_math.h:3017" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options="min=24 max=24"/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:3018" status="valid" parentFunction="identifysignbits" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="../../../../src/core/xf_math.h:3349" status="valid" parentFunction="sqrt" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:41" status="valid" parentFunction="xfgaussianfixed3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:66" status="valid" parentFunction="xfaveragegaussian3x3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:72" status="valid" parentFunction="xfaveragegaussian3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:108" status="valid" parentFunction="processaveragegaussian3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:118" status="valid" parentFunction="processaveragegaussian3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:119" status="valid" parentFunction="processaveragegaussian3x3" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:194" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="OutputValues" isDirective="0" options="variable=OutputValues complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:200" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="src_buf1" isDirective="0" options="variable=src_buf1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:201" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="src_buf2" isDirective="0" options="variable=src_buf2 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:202" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="src_buf3" isDirective="0" options="variable=src_buf3 complete dim=1"/>
        <Pragma type="bind_storage" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:209" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:210" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:217" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:218" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_averagegaussianmask.hpp:229" status="valid" parentFunction="xfaveragegaussianmask3x3" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny.hpp:71" status="valid" parentFunction="xfduplicate_rows" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_canny.hpp:72" status="valid" parentFunction="xfduplicate_rows" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny.hpp:77" status="valid" parentFunction="xfduplicate_rows" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny.hpp:78" status="valid" parentFunction="xfduplicate_rows" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny.hpp:124" status="valid" parentFunction="xfpacknms" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_canny.hpp:125" status="valid" parentFunction="xfpacknms" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny.hpp:131" status="valid" parentFunction="xfpacknms" variable="" isDirective="0" options="min=COLS/32 max=COLS/32"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny.hpp:132" status="valid" parentFunction="xfpacknms" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny.hpp:137" status="valid" parentFunction="xfpacknms" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny.hpp:177" status="valid" parentFunction="xfcannykernel" variable="" isDirective="0" options="OFF"/>
        <Pragma type="dataflow" location="../../../../src/imgproc/xf_canny.hpp:181" status="warning" parentFunction="xfcannykernel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny.hpp:293" status="valid" parentFunction="canny" variable="" isDirective="0" options="OFF"/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_sobel.hpp:25" status="valid" parentFunction="xfsobelprocx5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_sobel.hpp:58" status="valid" parentFunction="xfsobelprocy5x5" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_sobel.hpp:92" status="valid" parentFunction="xfsobelprocx" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:97" status="valid" parentFunction="xfsobelprocx" variable="array" isDirective="0" options="variable=array complete dim=1"/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_sobel.hpp:118" status="valid" parentFunction="xfsobelprocy" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_sobel.hpp:172" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:177" status="valid" parentFunction="processsobelfunc" variable="buf_cop" isDirective="0" options="variable=buf_cop complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:189" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:190" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:194" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:203" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny_sobel.hpp:204" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_canny_sobel.hpp:205" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:213" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:214" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:229" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:230" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:236" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:243" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:247" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:248" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:262" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:266" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:267" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:277" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:314" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:318" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:319" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:327" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:331" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:332" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:341" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:342" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:352" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:353" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:375" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:376" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:380" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:381" status="valid" parentFunction="processsobelfunc" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:419" status="valid" parentFunction="xfsobel3x3" variable="row_ind" isDirective="0" options="variable=row_ind complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:429" status="valid" parentFunction="xfsobel3x3" variable="OutputValues" isDirective="0" options="variable=OutputValues complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:430" status="valid" parentFunction="xfsobel3x3" variable="OutputValues1" isDirective="0" options="variable=OutputValues1 complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:435" status="valid" parentFunction="xfsobel3x3" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:436" status="valid" parentFunction="xfsobel3x3" variable="src_buf" isDirective="0" options="variable=src_buf complete dim=2"/>
        <Pragma type="array_reshape" location="../../../../src/imgproc/xf_canny_sobel.hpp:445" status="valid" parentFunction="xfsobel3x3" variable="buf" isDirective="0" options="variable=buf dim=1 factor=WIN_SZ cyclic"/>
        <Pragma type="bind_storage" location="../../../../src/imgproc/xf_canny_sobel.hpp:446" status="valid" parentFunction="xfsobel3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=URAM"/>
        <Pragma type="bind_storage" location="../../../../src/imgproc/xf_canny_sobel.hpp:450" status="valid" parentFunction="xfsobel3x3" variable="buf" isDirective="0" options="variable=buf type=RAM_S2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_sobel.hpp:451" status="valid" parentFunction="xfsobel3x3" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:458" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:466" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:470" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny_sobel.hpp:471" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_canny_sobel.hpp:472" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="OFF"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:481" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=TC max=TC"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:485" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:486" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:495" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_sobel.hpp:509" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options="min=WIN_SZ max=WIN_SZ"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_sobel.hpp:510" status="valid" parentFunction="xfsobel3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_utils.hpp:142" status="valid" parentFunction="xfnms3x3" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_utils.hpp:149" status="valid" parentFunction="xfnms3x3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_utils.hpp:201" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:210" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options="min=COLS_COUNT max=COLS_COUNT"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny_utils.hpp:211" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:242" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options="min=NPC max=NPC"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_utils.hpp:243" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:255" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options="min=NPC max=NPC"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_utils.hpp:256" status="valid" parentFunction="processnms3x3canny" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:316" status="valid" parentFunction="xfsuppression3x3" variable="nmsvalue" isDirective="0" options="variable=nmsvalue complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:323" status="valid" parentFunction="xfsuppression3x3" variable="l00_buf" isDirective="0" options="variable=l00_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:324" status="valid" parentFunction="xfsuppression3x3" variable="l10_buf" isDirective="0" options="variable=l10_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:325" status="valid" parentFunction="xfsuppression3x3" variable="l20_buf" isDirective="0" options="variable=l20_buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:332" status="valid" parentFunction="xfsuppression3x3" variable="angle" isDirective="0" options="variable=angle complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:337" status="valid" parentFunction="xfsuppression3x3" variable="buf" isDirective="0" options="variable=buf complete dim=1"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_canny_utils.hpp:341" status="valid" parentFunction="xfsuppression3x3" variable="angle_buf" isDirective="0" options="variable=angle_buf complete dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:347" status="valid" parentFunction="xfsuppression3x3" variable="" isDirective="0" options="min=COLS_COUNT max=COLS_COUNT"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny_utils.hpp:348" status="valid" parentFunction="xfsuppression3x3" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:365" status="valid" parentFunction="xfsuppression3x3" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:459" status="valid" parentFunction="xfanglekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_canny_utils.hpp:460" status="valid" parentFunction="xfanglekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_canny_utils.hpp:466" status="valid" parentFunction="xfanglekernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_canny_utils.hpp:467" status="valid" parentFunction="xfanglekernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_canny_utils.hpp:478" status="valid" parentFunction="xfanglekernel" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="../../../../src/imgproc/xf_canny_utils.hpp:494" status="valid" parentFunction="xfanglekernel" variable="tg22x" isDirective="0" options="variable=tg22x op=Mul"/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_canny_utils.hpp:542" status="valid" parentFunction="xfangle" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_edge_tracing.hpp:54" status="valid" parentFunction="applyeqn" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_edge_tracing.hpp:87" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options="off"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:96" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:106" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:113" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:123" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:130" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:140" status="valid" parentFunction="pixelprocessnew" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:162" status="valid" parentFunction="topdown" variable="arr1" isDirective="0" options="variable=arr1 complete"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:163" status="valid" parentFunction="topdown" variable="arr2" isDirective="0" options="variable=arr2 complete"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:164" status="valid" parentFunction="topdown" variable="arr4" isDirective="0" options="variable=arr4 complete"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:169" status="valid" parentFunction="topdown" variable="arr3" isDirective="0" options="variable=arr3 complete"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:170" status="valid" parentFunction="topdown" variable="arr5" isDirective="0" options="variable=arr5 complete"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:179" status="valid" parentFunction="topdown" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:180" status="valid" parentFunction="topdown" variable="" isDirective="0" options="min=38 max=38"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:192" status="valid" parentFunction="topdown" variable="" isDirective="0" options="min=480 max=480"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_edge_tracing.hpp:193" status="valid" parentFunction="topdown" variable="" isDirective="0" options="II=1"/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_edge_tracing.hpp:194" status="valid" parentFunction="topdown" variable="" isDirective="0" options="off"/>
        <Pragma type="dependence" location="../../../../src/imgproc/xf_edge_tracing.hpp:195" status="valid" parentFunction="topdown" variable="arr1" isDirective="0" options="variable=arr1 inter false"/>
        <Pragma type="dependence" location="../../../../src/imgproc/xf_edge_tracing.hpp:196" status="valid" parentFunction="topdown" variable="arr2" isDirective="0" options="variable=arr2 inter false"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:202" status="valid" parentFunction="topdown" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:203" status="valid" parentFunction="topdown" variable="" isDirective="0" options="min=38 max=38"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:216" status="valid" parentFunction="topdown" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:217" status="valid" parentFunction="topdown" variable="" isDirective="0" options="min=38 max=38"/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_edge_tracing.hpp:245" status="valid" parentFunction="topdown" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:246" status="valid" parentFunction="topdown" variable="" isDirective="0" options="min=38 max=38"/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_edge_tracing.hpp:269" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options=""/>
        <Pragma type="bind_storage" location="../../../../src/imgproc/xf_edge_tracing.hpp:288" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff type=RAM_T2P impl=URAM"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:289" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff dim=1"/>
        <Pragma type="bind_storage" location="../../../../src/imgproc/xf_edge_tracing.hpp:293" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff type=RAM_T2P impl=BRAM"/>
        <Pragma type="array_partition" location="../../../../src/imgproc/xf_edge_tracing.hpp:294" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff dim=1"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:334" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="min=16200 max=16800"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_edge_tracing.hpp:335" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dependence" location="../../../../src/imgproc/xf_edge_tracing.hpp:336" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff inter false"/>
        <Pragma type="dependence" location="../../../../src/imgproc/xf_edge_tracing.hpp:337" status="valid" parentFunction="xfedgetracing" variable="iBuff" isDirective="0" options="variable=iBuff intra false"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:389" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="min=16200 max=16800"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_edge_tracing.hpp:390" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:420" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="min=HEIGHT max=HEIGHT"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_edge_tracing.hpp:424" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:425" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="min=RAM_ROW_DEPTH max=RAM_ROW_DEPTH"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_edge_tracing.hpp:435" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options="min=WIDTH/8 max=WIDTH/8"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_edge_tracing.hpp:436" status="valid" parentFunction="xfedgetracing" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_edge_tracing.hpp:461" status="valid" parentFunction="edgetracing" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_magnitude.hpp:76" status="valid" parentFunction="xfmagnitudekernel" variable="" isDirective="0" options="min=ROWS max=ROWS"/>
        <Pragma type="loop_flatten" location="../../../../src/imgproc/xf_magnitude.hpp:77" status="valid" parentFunction="xfmagnitudekernel" variable="" isDirective="0" options="off"/>
        <Pragma type="loop_tripcount" location="../../../../src/imgproc/xf_magnitude.hpp:83" status="valid" parentFunction="xfmagnitudekernel" variable="" isDirective="0" options="min=COLS_TRIP max=COLS_TRIP"/>
        <Pragma type="pipeline" location="../../../../src/imgproc/xf_magnitude.hpp:84" status="valid" parentFunction="xfmagnitudekernel" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="../../../../src/imgproc/xf_magnitude.hpp:95" status="valid" parentFunction="xfmagnitudekernel" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../../../../src/imgproc/xf_magnitude.hpp:159" status="valid" parentFunction="magnitude" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

