<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG730 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:5:7:5:24|Top-level module processorCoreTests has no ports</Dynamic>
            <Navigation>CG730</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>5</Navigation>
            <Navigation>7</Navigation>
            <Navigation>5</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Top-level module processorCoreTests has no ports</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v&quot;:15:9:15:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v</Navigation>
            <Navigation>15</Navigation>
            <Navigation>9</Navigation>
            <Navigation>15</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v&quot;:17:30:17:33|Referenced variable PC_A is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>30</Navigation>
            <Navigation>17</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable PC_A is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v&quot;:18:30:18:34|Referenced variable ALU_R is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>30</Navigation>
            <Navigation>18</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable ALU_R is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v&quot;:19:30:19:34|Referenced variable REG_B is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v</Navigation>
            <Navigation>19</Navigation>
            <Navigation>30</Navigation>
            <Navigation>19</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable REG_B is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v&quot;:20:30:20:37|Referenced variable ALUA_DIN is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\addressBusController\source\addressBusController.v</Navigation>
            <Navigation>20</Navigation>
            <Navigation>30</Navigation>
            <Navigation>20</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Referenced variable ALUA_DIN is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:36:9:36:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>36</Navigation>
            <Navigation>9</Navigation>
            <Navigation>36</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:38:30:38:38|Referenced variable REGB_DOUT is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>30</Navigation>
            <Navigation>38</Navigation>
            <Navigation>38</Navigation>
            <Navigation>Referenced variable REGB_DOUT is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:41:30:41:32|Referenced variable U8H is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>30</Navigation>
            <Navigation>41</Navigation>
            <Navigation>32</Navigation>
            <Navigation>Referenced variable U8H is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:40:30:40:31|Referenced variable U8 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>30</Navigation>
            <Navigation>40</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Referenced variable U8 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:39:30:39:31|Referenced variable U4 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>30</Navigation>
            <Navigation>39</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Referenced variable U4 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:42:30:42:33|Referenced variable U4_0 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>42</Navigation>
            <Navigation>30</Navigation>
            <Navigation>42</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable U4_0 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:43:30:43:31|Referenced variable U6 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>43</Navigation>
            <Navigation>30</Navigation>
            <Navigation>43</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Referenced variable U6 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:44:30:44:33|Referenced variable U6_0 is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>44</Navigation>
            <Navigation>30</Navigation>
            <Navigation>44</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable U6_0 is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v&quot;:45:30:45:33|Referenced variable ZERO is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBMux.v</Navigation>
            <Navigation>45</Navigation>
            <Navigation>30</Navigation>
            <Navigation>45</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable ZERO is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\alu.v&quot;:21:12:21:19|Removing wire w_result, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\alu.v</Navigation>
            <Navigation>21</Navigation>
            <Navigation>12</Navigation>
            <Navigation>21</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire w_result, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL118 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\alu.v&quot;:30:3:30:6|Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</Dynamic>
            <Navigation>CL118</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\alu.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>3</Navigation>
            <Navigation>30</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Latch generated from always block for signal CARRY; possible missing assignment in an if or case statement.</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v&quot;:40:6:40:6|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v</Navigation>
            <Navigation>40</Navigation>
            <Navigation>6</Navigation>
            <Navigation>40</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v&quot;:48:11:48:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\aluBlock.v</Navigation>
            <Navigation>48</Navigation>
            <Navigation>11</Navigation>
            <Navigation>48</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:25:9:25:19|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>25</Navigation>
            <Navigation>9</Navigation>
            <Navigation>25</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:32:15:32:23|Referenced variable REGA_DOUT is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>32</Navigation>
            <Navigation>15</Navigation>
            <Navigation>32</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Referenced variable REGA_DOUT is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:30:34:30:42|Referenced variable MINUS_TWO is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>30</Navigation>
            <Navigation>34</Navigation>
            <Navigation>30</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Referenced variable MINUS_TWO is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:29:34:29:42|Referenced variable MINUS_ONE is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>29</Navigation>
            <Navigation>34</Navigation>
            <Navigation>29</Navigation>
            <Navigation>42</Navigation>
            <Navigation>Referenced variable MINUS_ONE is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:27:34:27:36|Referenced variable ONE is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>34</Navigation>
            <Navigation>27</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Referenced variable ONE is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v&quot;:28:34:28:36|Referenced variable TWO is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\alu\source\incrementer.v</Navigation>
            <Navigation>28</Navigation>
            <Navigation>34</Navigation>
            <Navigation>28</Navigation>
            <Navigation>36</Navigation>
            <Navigation>Referenced variable TWO is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:141:13:141:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>141</Navigation>
            <Navigation>13</Navigation>
            <Navigation>141</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:142:13:142:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>142</Navigation>
            <Navigation>13</Navigation>
            <Navigation>142</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:143:11:143:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>143</Navigation>
            <Navigation>11</Navigation>
            <Navigation>143</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:144:11:144:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>144</Navigation>
            <Navigation>11</Navigation>
            <Navigation>144</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:146:13:146:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>146</Navigation>
            <Navigation>13</Navigation>
            <Navigation>146</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:147:13:147:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>147</Navigation>
            <Navigation>13</Navigation>
            <Navigation>147</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:148:11:148:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>148</Navigation>
            <Navigation>11</Navigation>
            <Navigation>148</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:149:11:149:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>149</Navigation>
            <Navigation>11</Navigation>
            <Navigation>149</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:151:10:151:10|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>151</Navigation>
            <Navigation>10</Navigation>
            <Navigation>151</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:152:10:152:10|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>152</Navigation>
            <Navigation>10</Navigation>
            <Navigation>152</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:155:13:155:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>155</Navigation>
            <Navigation>13</Navigation>
            <Navigation>155</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:156:13:156:13|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>156</Navigation>
            <Navigation>13</Navigation>
            <Navigation>156</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:157:11:157:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>157</Navigation>
            <Navigation>11</Navigation>
            <Navigation>157</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:158:11:158:11|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>158</Navigation>
            <Navigation>11</Navigation>
            <Navigation>158</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:159:9:159:9|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>159</Navigation>
            <Navigation>9</Navigation>
            <Navigation>159</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019990</ID>
            <Severity>Error</Severity>
            <Dynamic>CS153 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:160:9:160:9|Can't mix blocking and non-blocking assignments to a variable</Dynamic>
            <Navigation>CS153</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>160</Navigation>
            <Navigation>9</Navigation>
            <Navigation>160</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Can't mix blocking and non-blocking assignments to a variable</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG133 :&quot;C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v&quot;:57:18:57:27|Object CC_SELECTX is declared but not assigned. Either assign a value or remove the declaration.</Dynamic>
            <Navigation>CG133</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\jumpGroupDecoder\source\programCounterGroupDecoder.v</Navigation>
            <Navigation>57</Navigation>
            <Navigation>18</Navigation>
            <Navigation>57</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Object CC_SELECTX is declared but not assigned. Either assign a value or remove the declaration.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:112:11:112:14|Removing wire ARGA, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>112</Navigation>
            <Navigation>11</Navigation>
            <Navigation>112</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire ARGA, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v&quot;:113:11:113:14|Removing wire ARGB, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\loadStoreGroupDecoder\source\loadStoreGroupDecoder.v</Navigation>
            <Navigation>113</Navigation>
            <Navigation>11</Navigation>
            <Navigation>113</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Removing wire ARGB, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:64:9:64:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>64</Navigation>
            <Navigation>9</Navigation>
            <Navigation>64</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:66:28:66:33|Referenced variable ARGA_X is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>66</Navigation>
            <Navigation>28</Navigation>
            <Navigation>66</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable ARGA_X is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:77:9:77:17|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>77</Navigation>
            <Navigation>9</Navigation>
            <Navigation>77</Navigation>
            <Navigation>17</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:79:31:79:35|Referenced variable ALU_R is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>79</Navigation>
            <Navigation>31</Navigation>
            <Navigation>79</Navigation>
            <Navigation>35</Navigation>
            <Navigation>Referenced variable ALU_R is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:80:31:80:34|Referenced variable PC_A is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>80</Navigation>
            <Navigation>31</Navigation>
            <Navigation>80</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Referenced variable PC_A is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:81:31:81:37|Referenced variable ALUA_PP is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>81</Navigation>
            <Navigation>31</Navigation>
            <Navigation>81</Navigation>
            <Navigation>37</Navigation>
            <Navigation>Referenced variable ALUA_PP is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:86:9:86:18|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>86</Navigation>
            <Navigation>9</Navigation>
            <Navigation>86</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:88:28:88:33|Referenced variable ARGA_X is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>88</Navigation>
            <Navigation>28</Navigation>
            <Navigation>88</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable ARGA_X is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v&quot;:89:28:89:33|Referenced variable ARGB_X is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\registerFile\source\register_file.v</Navigation>
            <Navigation>89</Navigation>
            <Navigation>28</Navigation>
            <Navigation>89</Navigation>
            <Navigation>33</Navigation>
            <Navigation>Referenced variable ARGB_X is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:217:6:217:6|Input PC_A on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>217</Navigation>
            <Navigation>6</Navigation>
            <Navigation>217</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Input PC_A on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:218:7:218:7|Input ALU_R on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>218</Navigation>
            <Navigation>7</Navigation>
            <Navigation>218</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Input ALU_R on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:219:7:219:7|Input REG_B on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>219</Navigation>
            <Navigation>7</Navigation>
            <Navigation>219</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Input REG_B on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:220:10:220:10|Input ALUA_DIN on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>220</Navigation>
            <Navigation>10</Navigation>
            <Navigation>220</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Input ALUA_DIN on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG781 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:221:11:221:11|Input ADDR_BUSX on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration.</Dynamic>
            <Navigation>CG781</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>221</Navigation>
            <Navigation>11</Navigation>
            <Navigation>221</Navigation>
            <Navigation>11</Navigation>
            <Navigation>Input ADDR_BUSX on instance abusController is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG1273 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:280:9:280:13|An input port (port RESET) is the target of an assignment - please check if this is intentional</Dynamic>
            <Navigation>CG1273</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>280</Navigation>
            <Navigation>9</Navigation>
            <Navigation>280</Navigation>
            <Navigation>13</Navigation>
            <Navigation>An input port (port RESET) is the target of an assignment - please check if this is intentional</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:13:15:13:18|Removing wire ABUS, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>13</Navigation>
            <Navigation>15</Navigation>
            <Navigation>13</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire ABUS, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:14:15:14:22|Removing wire DBUS_OUT, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>15</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire DBUS_OUT, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:17:8:17:9|Removing wire RD, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing wire RD, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:18:8:18:9|Removing wire WR, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>8</Navigation>
            <Navigation>18</Navigation>
            <Navigation>9</Navigation>
            <Navigation>Removing wire WR, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:22:12:22:22|Removing wire INSTRUCTION, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>12</Navigation>
            <Navigation>22</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing wire INSTRUCTION, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:26:12:26:16|Removing wire REG_B, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>26</Navigation>
            <Navigation>12</Navigation>
            <Navigation>26</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing wire REG_B, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:27:12:27:19|Removing wire ALUA_DIN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>27</Navigation>
            <Navigation>12</Navigation>
            <Navigation>27</Navigation>
            <Navigation>19</Navigation>
            <Navigation>Removing wire ALUA_DIN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:39:11:39:18|Removing wire LDS_SRCX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>39</Navigation>
            <Navigation>11</Navigation>
            <Navigation>39</Navigation>
            <Navigation>18</Navigation>
            <Navigation>Removing wire LDS_SRCX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:41:5:41:10|Removing wire CCL_LD, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>41</Navigation>
            <Navigation>5</Navigation>
            <Navigation>41</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing wire CCL_LD, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:62:11:62:21|Removing wire ALU_ALU_OPX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>62</Navigation>
            <Navigation>11</Navigation>
            <Navigation>62</Navigation>
            <Navigation>21</Navigation>
            <Navigation>Removing wire ALU_ALU_OPX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:88:11:88:23|Removing wire ALU_REGA_DINX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>88</Navigation>
            <Navigation>11</Navigation>
            <Navigation>88</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire ALU_REGA_DINX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:98:11:98:23|Removing wire ALU_DATA_BUSX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>98</Navigation>
            <Navigation>11</Navigation>
            <Navigation>98</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire ALU_DATA_BUSX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:99:11:99:23|Removing wire LDS_DATA_BUSX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>99</Navigation>
            <Navigation>11</Navigation>
            <Navigation>99</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire LDS_DATA_BUSX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:101:12:101:27|Removing wire ALU_DATA_BUS_OEN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>101</Navigation>
            <Navigation>12</Navigation>
            <Navigation>101</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire ALU_DATA_BUS_OEN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:102:12:102:27|Removing wire LDS_DATA_BUS_OEN, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>102</Navigation>
            <Navigation>12</Navigation>
            <Navigation>102</Navigation>
            <Navigation>27</Navigation>
            <Navigation>Removing wire LDS_DATA_BUS_OEN, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:104:11:104:23|Removing wire ALU_ADDR_BUSX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>104</Navigation>
            <Navigation>11</Navigation>
            <Navigation>104</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire ALU_ADDR_BUSX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG360 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:105:11:105:23|Removing wire LDS_ADDR_BUSX, as there is no assignment to it.</Dynamic>
            <Navigation>CG360</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>105</Navigation>
            <Navigation>11</Navigation>
            <Navigation>105</Navigation>
            <Navigation>23</Navigation>
            <Navigation>Removing wire LDS_ADDR_BUSX, as there is no assignment to it.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:13:15:13:18|*Output ABUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>13</Navigation>
            <Navigation>15</Navigation>
            <Navigation>13</Navigation>
            <Navigation>18</Navigation>
            <Navigation>*Output ABUS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:14:15:14:22|*Output DBUS_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>14</Navigation>
            <Navigation>15</Navigation>
            <Navigation>14</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Output DBUS_OUT has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:17:8:17:9|*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>17</Navigation>
            <Navigation>8</Navigation>
            <Navigation>17</Navigation>
            <Navigation>9</Navigation>
            <Navigation>*Output RD has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL318 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:18:8:18:9|*Output WR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Dynamic>
            <Navigation>CL318</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>18</Navigation>
            <Navigation>8</Navigation>
            <Navigation>18</Navigation>
            <Navigation>9</Navigation>
            <Navigation>*Output WR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:331:14:331:22|Removing instance registers because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>331</Navigation>
            <Navigation>14</Navigation>
            <Navigation>331</Navigation>
            <Navigation>22</Navigation>
            <Navigation>Removing instance registers because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:306:22:306:31|Removing instance ldsDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>306</Navigation>
            <Navigation>22</Navigation>
            <Navigation>306</Navigation>
            <Navigation>31</Navigation>
            <Navigation>Removing instance ldsDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:289:15:289:16|Removing instance pc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>289</Navigation>
            <Navigation>15</Navigation>
            <Navigation>289</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing instance pc because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:246:16:246:25|Removing instance aluDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>246</Navigation>
            <Navigation>16</Navigation>
            <Navigation>246</Navigation>
            <Navigation>25</Navigation>
            <Navigation>Removing instance aluDecoder because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:225:8:225:10|Removing instance alu because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>225</Navigation>
            <Navigation>8</Navigation>
            <Navigation>225</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Removing instance alu because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:216:21:216:34|Removing instance abusController because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>216</Navigation>
            <Navigation>21</Navigation>
            <Navigation>216</Navigation>
            <Navigation>34</Navigation>
            <Navigation>Removing instance abusController because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:123:15:123:20|Removing instance opxMux because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>123</Navigation>
            <Navigation>15</Navigation>
            <Navigation>123</Navigation>
            <Navigation>20</Navigation>
            <Navigation>Removing instance opxMux because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG294 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:47:0:47:5|always block should contain at least one event control</Dynamic>
            <Navigation>CG294</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>47</Navigation>
            <Navigation>0</Navigation>
            <Navigation>47</Navigation>
            <Navigation>5</Navigation>
            <Navigation>always block should contain at least one event control</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG532 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:51:0:51:6|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Dynamic>
            <Navigation>CG532</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG204 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:51:0:51:6|Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Dynamic>
            <Navigation>CG204</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>51</Navigation>
            <Navigation>0</Navigation>
            <Navigation>51</Navigation>
            <Navigation>6</Navigation>
            <Navigation>Within an initial block, memory initialization statements of entire variable and nested loops are not recognized. Simulation mismatch may occur</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL168 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v&quot;:26:5:26:16|Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Dynamic>
            <Navigation>CL168</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\test\processorCoreTests.v</Navigation>
            <Navigation>26</Navigation>
            <Navigation>5</Navigation>
            <Navigation>26</Navigation>
            <Navigation>16</Navigation>
            <Navigation>Removing instance testInstance because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL156 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v&quot;:22:12:22:22|*Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Dynamic>
            <Navigation>CL156</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\core.v</Navigation>
            <Navigation>22</Navigation>
            <Navigation>12</Navigation>
            <Navigation>22</Navigation>
            <Navigation>22</Navigation>
            <Navigation>*Input INSTRUCTION[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v&quot;:38:14:38:24|Input port bits 15 to 14 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\aluGroupDecoder\source\aluGroupDecoder.v</Navigation>
            <Navigation>38</Navigation>
            <Navigation>14</Navigation>
            <Navigation>38</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 15 to 14 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL246 :&quot;C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v&quot;:11:14:11:24|Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Dynamic>
            <Navigation>CL246</Navigation>
            <Navigation>C:\Users\Duncan\git\ForthCPU\processorCore\source\opxMultiplexer.v</Navigation>
            <Navigation>11</Navigation>
            <Navigation>14</Navigation>
            <Navigation>11</Navigation>
            <Navigation>24</Navigation>
            <Navigation>Input port bits 13 to 0 of INSTRUCTION[15:0] are unused. Assign logic for all port bits or change the input port size.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>