
****** PlanAhead v11.4
  **** Build 52232 by hdbuild on Fri Nov  6 19:12:51 PST 2009
    ** Copyright 1986-1999, 2001-2009 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\11.1\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\11.1\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\11.1\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-Application 1] Opened log file Z:\Lehrveranstaltungen\VHDL-Kurs\ss_10\Uebungen\06_project\rotary_encoder\ise\Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/planAhead_run_1/planAhead.log
INFO: [HD-Application 2] Opened journal file Z:\Lehrveranstaltungen\VHDL-Kurs\ss_10\Uebungen\06_project\rotary_encoder\ise\Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/planAhead_run_1/planAhead.jou
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
Release 11.4 - ngc2edif L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

Release 11.4 - ngc2edif L.68 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Reading design controller_interface_top.ngc ...
WARNING:NetListWriters:298 - No output is written to
   controller_interface_top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file controller_interface_top.edif ...
ngc2edif: Total memory usage is 37204 kilobytes

INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
