{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1637344931638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1637344931640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 19 13:02:11 2021 " "Processing started: Fri Nov 19 13:02:11 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1637344931640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1637344931640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off waveformNew -c waveformNew " "Command: quartus_map --read_settings_files=on --write_settings_files=off waveformNew -c waveformNew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1637344931641 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1637344932411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockNew.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockNew.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blockNew " "Found entity 1: blockNew" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637344932690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1637344932690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "blockNew " "Elaborating entity \"blockNew\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1637344932882 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sseg.vhd 2 1 " "Using design file sseg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sseg-Behavior " "Found design unit 1: sseg-Behavior" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/sseg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637344933437 ""} { "Info" "ISGN_ENTITY_NAME" "1 sseg " "Found entity 1: sseg" {  } { { "sseg.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/sseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637344933437 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637344933437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sseg sseg:inst2 " "Elaborating entity \"sseg\" for hierarchy \"sseg:inst2\"" {  } { { "blockNew.bdf" "inst2" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 128 864 1040 208 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637344933442 ""}
{ "Warning" "WSGN_SEARCH_FILE" "moore.vhd 2 1 " "Using design file moore.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 moore-yfsm " "Found design unit 1: moore-yfsm" {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637344933500 ""} { "Info" "ISGN_ENTITY_NAME" "1 moore " "Found entity 1: moore" {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1637344933500 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1637344933500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moore moore:inst4 " "Elaborating entity \"moore\" for hierarchy \"moore:inst4\"" {  } { { "blockNew.bdf" "inst4" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 88 424 624 200 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1637344933502 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "current_state moore.vhd(10) " "VHDL Signal Declaration warning at moore.vhd(10): used implicit default value for signal \"current_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "moore.vhd" "" { Text "/home/student1/s364pate/Desktop/COE328/Lab 5/moore.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1637344933505 "|blockNew|moore:inst4"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[0\] GND " "Pin \"ledss\[0\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[1\] GND " "Pin \"ledss\[1\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[2\] GND " "Pin \"ledss\[2\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[3\] GND " "Pin \"ledss\[3\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[4\] GND " "Pin \"ledss\[4\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[5\] GND " "Pin \"ledss\[5\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ledss\[6\] GND " "Pin \"ledss\[6\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 168 1064 1240 184 "ledss\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|ledss[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[0\] VCC " "Pin \"States\[0\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[1\] VCC " "Pin \"States\[1\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[2\] VCC " "Pin \"States\[2\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[3\] VCC " "Pin \"States\[3\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[4\] VCC " "Pin \"States\[4\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[5\] VCC " "Pin \"States\[5\]\" is stuck at VCC" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States\[6\] GND " "Pin \"States\[6\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 304 1136 1312 320 "States\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[0\] GND " "Pin \"States_neg\[0\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[1\] GND " "Pin \"States_neg\[1\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[2\] GND " "Pin \"States_neg\[2\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[3\] GND " "Pin \"States_neg\[3\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[4\] GND " "Pin \"States_neg\[4\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[5\] GND " "Pin \"States_neg\[5\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "States_neg\[6\] GND " "Pin \"States_neg\[6\]\" is stuck at GND" {  } { { "blockNew.bdf" "" { Schematic "/home/student1/s364pate/Desktop/COE328/Lab 5/blockNew.bdf" { { 336 1120 1296 352 "States_neg\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1637344934141 "|blockNew|States_neg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1637344934141 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1637344934477 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1637344934477 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1637344934702 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1637344934702 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1637344934702 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1637344934702 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1637344934814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 19 13:02:14 2021 " "Processing ended: Fri Nov 19 13:02:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1637344934814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1637344934814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1637344934814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1637344934814 ""}
