Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Mar  6 01:23:09 2023
| Host         : ubuntu running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file uart_wrapper_control_sets_placed.rpt
| Design       : uart_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              42 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              68 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                   Enable Signal                  |            Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+
|  iClk_IBUF_BUFG |                                                  |                                        |                1 |              1 |         1.00 |
|  iClk_IBUF_BUFG | uart_i/uart_top_0/inst/UART_TX_INST/wTxData_Next | uart_i/Debounce_Switch_0/inst/o_Switch |                2 |              7 |         3.50 |
|  iClk_IBUF_BUFG | uart_i/uart_top_0/inst/rCnt                      | uart_i/Debounce_Switch_0/inst/o_Switch |                3 |             11 |         3.67 |
|  iClk_IBUF_BUFG |                                                  | uart_i/Debounce_Switch_0/inst/p_0_in   |                5 |             18 |         3.60 |
|  iClk_IBUF_BUFG |                                                  | uart_i/Debounce_Switch_0/inst/o_Switch |                7 |             24 |         3.43 |
|  iClk_IBUF_BUFG | uart_i/uart_top_0/inst/UART_TX_INST/E[0]         | uart_i/Debounce_Switch_0/inst/o_Switch |                9 |             50 |         5.56 |
+-----------------+--------------------------------------------------+----------------------------------------+------------------+----------------+--------------+


