Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 18 23:55:48 2019
| Host         : Oz-Bejerano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file RV32I_pipelined_wrapper_timing_summary_routed.rpt -pb RV32I_pipelined_wrapper_timing_summary_routed.pb -rpx RV32I_pipelined_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_pipelined_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1733 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.532        0.000                      0                 3771        0.037        0.000                      0                 3771        2.000        0.000                       0                  1739  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                     ------------         ----------      --------------
clk                                       {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                               {0.000 4.000}        8.000           125.000         
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                         2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.532        0.000                      0                 3771        0.117        0.000                      0                 3771        9.500        0.000                       0                  1735  
  clkfbout_RV32I_pipelined_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.534        0.000                      0                 3771        0.117        0.000                      0                 3771        9.500        0.000                       0                  1735  
  clkfbout_RV32I_pipelined_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_RV32I_pipelined_clk_wiz_0_0_1  clk_out1_RV32I_pipelined_clk_wiz_0_0          0.532        0.000                      0                 3771        0.037        0.000                      0                 3771  
clk_out1_RV32I_pipelined_clk_wiz_0_0    clk_out1_RV32I_pipelined_clk_wiz_0_0_1        0.532        0.000                      0                 3771        0.037        0.000                      0                 3771  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.292ns  (logic 6.625ns (34.341%)  route 12.667ns (65.659%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.593 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.593    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 6.530ns (34.016%)  route 12.667ns (65.984%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.498 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.498    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.181ns  (logic 6.514ns (33.961%)  route 12.667ns (66.039%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.482 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.482    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.178ns  (logic 6.511ns (33.950%)  route 12.667ns (66.050%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.479 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.479    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.490ns (33.878%)  route 12.667ns (66.122%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.458 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.458    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.458    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 6.416ns (33.622%)  route 12.667ns (66.378%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.384 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.384    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 6.400ns (33.566%)  route 12.667ns (66.434%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.368    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 6.397ns (33.556%)  route 12.667ns (66.444%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.365 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.365    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.376ns (33.482%)  route 12.667ns (66.518%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.344 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.344    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.969ns  (logic 6.302ns (33.223%)  route 12.667ns (66.777%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.270 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  0.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.146    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.144    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/Q
                         net (fo=4, routed)           0.079    -0.277    RV32I_pipelined_i/stage_FD_0/U0/PC[19]
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076    -0.421    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.070    -0.290    RV32I_pipelined_i/registers_0/U0/counter_reg[29]
    SLICE_X18Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    RV32I_pipelined_i/registers_0/U0/p_0_in[29]
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.397    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.296%)  route 0.326ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.326    -0.033    RV32I_pipelined_i/registers_0/U0/counter_reg[4]
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.012 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    RV32I_pipelined_i/registers_0/U0/p_0_in[4]
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092    -0.144    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.724%)  route 0.125ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y55         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.125    -0.235    RV32I_pipelined_i/registers_0/U0/counter_reg[25]
    SLICE_X20Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    RV32I_pipelined_i/registers_0/U0/p_0_in[25]
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.827    -0.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/C
                         clock pessimism              0.268    -0.468    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121    -0.347    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.619%)  route 0.266ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/Q
                         net (fo=1, routed)           0.266    -0.097    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.980%)  route 0.274ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/Q
                         net (fo=1, routed)           0.274    -0.090    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y31         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.274    -0.088    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y8      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y49     RV32I_pipelined_i/registers_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y60     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y60     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y60      RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y56      RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.292ns  (logic 6.625ns (34.341%)  route 12.667ns (65.659%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.593 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.593    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.629ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 6.530ns (34.016%)  route 12.667ns (65.984%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.498 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.498    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                  0.629    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.181ns  (logic 6.514ns (33.961%)  route 12.667ns (66.039%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.482 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.482    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.648ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.178ns  (logic 6.511ns (33.950%)  route 12.667ns (66.050%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.479 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.479    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  0.648    

Slack (MET) :             0.669ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.490ns (33.878%)  route 12.667ns (66.122%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.458 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.458    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.458    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.743ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 6.416ns (33.622%)  route 12.667ns (66.378%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.384 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.384    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  0.743    

Slack (MET) :             0.759ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 6.400ns (33.566%)  route 12.667ns (66.434%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.368    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                  0.759    

Slack (MET) :             0.762ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 6.397ns (33.556%)  route 12.667ns (66.444%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.365 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.365    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.376ns (33.482%)  route 12.667ns (66.518%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.344 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.344    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                  0.783    

Slack (MET) :             0.857ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.969ns  (logic 6.302ns (33.223%)  route 12.667ns (66.777%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.270 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.079    19.065    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.127    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.127    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  0.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.146    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.144    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/Q
                         net (fo=4, routed)           0.079    -0.277    RV32I_pipelined_i/stage_FD_0/U0/PC[19]
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/C
                         clock pessimism              0.234    -0.497    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076    -0.421    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.070    -0.290    RV32I_pipelined_i/registers_0/U0/counter_reg[29]
    SLICE_X18Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    RV32I_pipelined_i/registers_0/U0/p_0_in[29]
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/C
                         clock pessimism              0.246    -0.489    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.397    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.296%)  route 0.326ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.326    -0.033    RV32I_pipelined_i/registers_0/U0/counter_reg[4]
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.012 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    RV32I_pipelined_i/registers_0/U0/p_0_in[4]
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/C
                         clock pessimism              0.498    -0.236    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092    -0.144    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.724%)  route 0.125ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y55         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.125    -0.235    RV32I_pipelined_i/registers_0/U0/counter_reg[25]
    SLICE_X20Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    RV32I_pipelined_i/registers_0/U0/p_0_in[25]
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.827    -0.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/C
                         clock pessimism              0.268    -0.468    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121    -0.347    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.619%)  route 0.266ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/Q
                         net (fo=1, routed)           0.266    -0.097    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.980%)  route 0.274ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/Q
                         net (fo=1, routed)           0.274    -0.090    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y31         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.274    -0.088    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.263    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y6      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y8      RV32I_pipelined_i/terminal_tld_0/U0/f_rom/ROM_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y7      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6      RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y5      RV32I_pipelined_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y54     RV32I_pipelined_i/registers_0/U0/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y55     RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y49     RV32I_pipelined_i/registers_0/U0/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y47     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y60     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y60     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y60      RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X24Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X6Y56      RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X16Y61     RV32I_pipelined_i/registers_0/U0/register_file_1_reg[14][25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clkfbout_RV32I_pipelined_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_RV32I_pipelined_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   RV32I_pipelined_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.292ns  (logic 6.625ns (34.341%)  route 12.667ns (65.659%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.593 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.593    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 6.530ns (34.016%)  route 12.667ns (65.984%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.498 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.498    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.181ns  (logic 6.514ns (33.961%)  route 12.667ns (66.039%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.482 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.482    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.178ns  (logic 6.511ns (33.950%)  route 12.667ns (66.050%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.479 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.479    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.490ns (33.878%)  route 12.667ns (66.122%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.458 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.458    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.458    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 6.416ns (33.622%)  route 12.667ns (66.378%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.384 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.384    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 6.400ns (33.566%)  route 12.667ns (66.434%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.368    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 6.397ns (33.556%)  route 12.667ns (66.444%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.365 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.365    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.376ns (33.482%)  route 12.667ns (66.518%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.344 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.344    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        18.969ns  (logic 6.302ns (33.223%)  route 12.667ns (66.777%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.270 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  0.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.146    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.144    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/Q
                         net (fo=4, routed)           0.079    -0.277    RV32I_pipelined_i/stage_FD_0/U0/PC[19]
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.080    -0.417    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076    -0.341    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.070    -0.290    RV32I_pipelined_i/registers_0/U0/counter_reg[29]
    SLICE_X18Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    RV32I_pipelined_i/registers_0/U0/p_0_in[29]
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.080    -0.409    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.317    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.296%)  route 0.326ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.326    -0.033    RV32I_pipelined_i/registers_0/U0/counter_reg[4]
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.012 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    RV32I_pipelined_i/registers_0/U0/p_0_in[4]
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/C
                         clock pessimism              0.498    -0.236    
                         clock uncertainty            0.080    -0.156    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092    -0.064    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.724%)  route 0.125ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y55         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.125    -0.235    RV32I_pipelined_i/registers_0/U0/counter_reg[25]
    SLICE_X20Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    RV32I_pipelined_i/registers_0/U0/p_0_in[25]
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.827    -0.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/C
                         clock pessimism              0.268    -0.468    
                         clock uncertainty            0.080    -0.388    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121    -0.267    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.619%)  route 0.266ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/Q
                         net (fo=1, routed)           0.266    -0.097    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.980%)  route 0.274ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/Q
                         net (fo=1, routed)           0.274    -0.090    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y31         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.274    -0.088    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.096    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0
  To Clock:  clk_out1_RV32I_pipelined_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.292ns  (logic 6.625ns (34.341%)  route 12.667ns (65.659%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.593 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.593    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_6
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.627ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.197ns  (logic 6.530ns (34.016%)  route 12.667ns (65.984%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.498 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.498    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_5
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.498    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.181ns  (logic 6.514ns (33.961%)  route 12.667ns (66.039%))
  Logic Levels:           33  (CARRY4=17 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.259 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.259    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.482 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.482    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[31]_i_1_n_7
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y45         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y45         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.482    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.646ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.178ns  (logic 6.511ns (33.950%)  route 12.667ns (66.050%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.479 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.479    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_6
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.479    
  -------------------------------------------------------------------
                         slack                                  0.646    

Slack (MET) :             0.667ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.157ns  (logic 6.490ns (33.878%)  route 12.667ns (66.122%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.458 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.458    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_4
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.458    
  -------------------------------------------------------------------
                         slack                                  0.667    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.083ns  (logic 6.416ns (33.622%)  route 12.667ns (66.378%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.384 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.384    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_5
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.384    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.067ns  (logic 6.400ns (33.566%)  route 12.667ns (66.434%))
  Logic Levels:           32  (CARRY4=16 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.145 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.145    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_0
    SLICE_X29Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    18.368 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    18.368    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[28]_i_1_n_7
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y44         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y44         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.368    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.760ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.064ns  (logic 6.397ns (33.556%)  route 12.667ns (66.444%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.365 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    18.365    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_6
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.365    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.781ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        19.043ns  (logic 6.376ns (33.482%)  route 12.667ns (66.518%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    18.344 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    18.344    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_4
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.344    
  -------------------------------------------------------------------
                         slack                                  0.781    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@20.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        18.969ns  (logic 6.302ns (33.223%)  route 12.667ns (66.777%))
  Logic Levels:           31  (CARRY4=15 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.699ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.660    -0.699    RV32I_pipelined_i/stage_DE_0/U0/clk
    SLICE_X20Y51         FDRE                                         r  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y51         FDRE (Prop_fdre_C_Q)         0.518    -0.181 f  RV32I_pipelined_i/stage_DE_0/U0/reg_2_DE_reg_reg[5]/Q
                         net (fo=5, routed)           1.607     1.427    RV32I_pipelined_i/mux_reg_descr_alu_0/U0/reg_2_out[5]
    SLICE_X21Y33         LUT3 (Prop_lut3_I1_O)        0.150     1.577 r  RV32I_pipelined_i/mux_reg_descr_alu_0/U0/alu_B[5]_INST_0/O
                         net (fo=13, routed)          0.794     2.371    RV32I_pipelined_i/ALU_0/U0/B[5]
    SLICE_X18Y34         LUT2 (Prop_lut2_I0_O)        0.332     2.703 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6/O
                         net (fo=1, routed)           0.000     2.703    RV32I_pipelined_i/ALU_0/U0/operation2_carry_i_6_n_0
    SLICE_X18Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.101 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry/CO[3]
                         net (fo=1, routed)           0.000     3.101    RV32I_pipelined_i/ALU_0/U0/operation2_carry_n_0
    SLICE_X18Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.215 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.215    RV32I_pipelined_i/ALU_0/U0/operation2_carry__0_n_0
    SLICE_X18Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.329 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.329    RV32I_pipelined_i/ALU_0/U0/operation2_carry__1_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.443 r  RV32I_pipelined_i/ALU_0/U0/operation2_carry__2/CO[3]
                         net (fo=194, routed)         1.272     4.715    RV32I_pipelined_i/ALU_0/U0/p_0_in1_in
    SLICE_X22Y35         LUT5 (Prop_lut5_I3_O)        0.124     4.839 r  RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36/O
                         net (fo=2, routed)           0.986     5.824    RV32I_pipelined_i/ALU_0/U0/alu_out_33[29]_INST_0_i_36_n_0
    SLICE_X20Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.948 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14/O
                         net (fo=2, routed)           0.673     6.621    RV32I_pipelined_i/ALU_0/U0/operation4_carry_i_14_n_0
    SLICE_X20Y36         LUT6 (Prop_lut6_I4_O)        0.124     6.745 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10/O
                         net (fo=3, routed)           0.596     7.341    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_10_n_0
    SLICE_X19Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.465 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9/O
                         net (fo=16, routed)          0.593     8.058    RV32I_pipelined_i/ALU_0/U0/operation4_carry__0_i_9_n_0
    SLICE_X19Y32         LUT6 (Prop_lut6_I5_O)        0.124     8.182 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4/O
                         net (fo=1, routed)           0.474     8.655    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_i_4_n_0
    SLICE_X17Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.181 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.181    RV32I_pipelined_i/ALU_0/U0/operation4_carry__1_n_0
    SLICE_X17Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.295 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.295    RV32I_pipelined_i/ALU_0/U0/operation4_carry__2_n_0
    SLICE_X17Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.409 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.409    RV32I_pipelined_i/ALU_0/U0/operation4_carry__3_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.523 r  RV32I_pipelined_i/ALU_0/U0/operation4_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.523    RV32I_pipelined_i/ALU_0/U0/operation4_carry__4_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.836 f  RV32I_pipelined_i/ALU_0/U0/operation4_carry__5/O[3]
                         net (fo=1, routed)           0.665    10.501    RV32I_pipelined_i/ALU_0/U0/operation4[28]
    SLICE_X14Y37         LUT3 (Prop_lut3_I0_O)        0.334    10.835 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7/O
                         net (fo=1, routed)           0.359    11.194    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_7_n_0
    SLICE_X14Y38         LUT6 (Prop_lut6_I4_O)        0.332    11.526 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.492    12.018    RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0_i_1_n_0
    SLICE_X18Y38         LUT6 (Prop_lut6_I0_O)        0.124    12.142 f  RV32I_pipelined_i/ALU_0/U0/alu_out_33[28]_INST_0/O
                         net (fo=2, routed)           0.946    13.088    RV32I_pipelined_i/alu_signals_0/U0/alu_output_33[28]
    SLICE_X22Y39         LUT6 (Prop_lut6_I0_O)        0.124    13.212 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6/O
                         net (fo=1, routed)           0.777    13.989    RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0_i_6_n_0
    SLICE_X23Y35         LUT6 (Prop_lut6_I5_O)        0.124    14.113 r  RV32I_pipelined_i/alu_signals_0/U0/zero_INST_0/O
                         net (fo=1, routed)           0.594    14.708    RV32I_pipelined_i/brach_logic_0/alu_zero
    SLICE_X24Y39         LUT6 (Prop_lut6_I4_O)        0.124    14.832 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1/O
                         net (fo=2, routed)           0.464    15.296    RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0_i_1_n_0
    SLICE_X25Y39         LUT4 (Prop_lut4_I0_O)        0.124    15.420 r  RV32I_pipelined_i/brach_logic_0/mux_next_pc[0]_INST_0/O
                         net (fo=32, routed)          0.824    16.244    RV32I_pipelined_i/pc_logic_0/U0/mux_next_pc[0]
    SLICE_X26Y36         LUT6 (Prop_lut6_I2_O)        0.124    16.368 r  RV32I_pipelined_i/pc_logic_0/U0/PC_out[1]_INST_0/O
                         net (fo=1, routed)           0.552    16.919    RV32I_pipelined_i/program_counter_1/U0/next_PC[1]
    SLICE_X29Y38         LUT4 (Prop_lut4_I3_O)        0.124    17.043 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6/O
                         net (fo=1, routed)           0.000    17.043    RV32I_pipelined_i/program_counter_1/U0/pc_reg[4]_i_6_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    17.575 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.575    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[4]_i_1_n_0
    SLICE_X29Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.689 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.689    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[8]_i_1_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.803 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.803    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[12]_i_1_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.917 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.917    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[16]_i_1_n_0
    SLICE_X29Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.031 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.031    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[20]_i_1_n_0
    SLICE_X29Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.270 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    18.270    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[24]_i_1_n_5
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    L16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.583    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    15.478 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    17.077    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    17.168 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        1.502    18.670    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y43         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]/C
                         clock pessimism              0.473    19.144    
                         clock uncertainty           -0.080    19.064    
    SLICE_X29Y43         FDRE (Setup_fdre_C_D)        0.062    19.126    RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         19.126    
                         arrival time                         -18.270    
  -------------------------------------------------------------------
                         slack                                  0.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.450%)  route 0.216ns (60.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[10]/Q
                         net (fo=1, routed)           0.216    -0.146    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.075%)  route 0.220ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[5]/Q
                         net (fo=1, routed)           0.220    -0.144    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.564    -0.497    RV32I_pipelined_i/program_counter_1/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.356 r  RV32I_pipelined_i/program_counter_1/U0/pc_reg_reg[19]/Q
                         net (fo=4, routed)           0.079    -0.277    RV32I_pipelined_i/stage_FD_0/U0/PC[19]
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.832    -0.731    RV32I_pipelined_i/stage_FD_0/U0/clk
    SLICE_X29Y42         FDRE                                         r  RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]/C
                         clock pessimism              0.234    -0.497    
                         clock uncertainty            0.080    -0.417    
    SLICE_X29Y42         FDRE (Hold_fdre_C_D)         0.076    -0.341    RV32I_pipelined_i/stage_FD_0/U0/PC_FD_reg_reg[19]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.186ns (72.524%)  route 0.070ns (27.476%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[29]/Q
                         net (fo=2, routed)           0.070    -0.290    RV32I_pipelined_i/registers_0/U0/counter_reg[29]
    SLICE_X18Y56         LUT5 (Prop_lut5_I0_O)        0.045    -0.245 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][29]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    RV32I_pipelined_i/registers_0/U0/p_0_in[29]
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.828    -0.735    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X18Y56         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]/C
                         clock pessimism              0.246    -0.489    
                         clock uncertainty            0.080    -0.409    
    SLICE_X18Y56         FDRE (Hold_fdre_C_D)         0.092    -0.317    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][29]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.186ns (36.296%)  route 0.326ns (63.704%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.560    -0.501    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  RV32I_pipelined_i/registers_0/U0/counter_reg[4]/Q
                         net (fo=2, routed)           0.326    -0.033    RV32I_pipelined_i/registers_0/U0/counter_reg[4]
    SLICE_X26Y50         LUT5 (Prop_lut5_I0_O)        0.045     0.012 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][4]_i_1/O
                         net (fo=1, routed)           0.000     0.012    RV32I_pipelined_i/registers_0/U0/p_0_in[4]
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.829    -0.734    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X26Y50         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]/C
                         clock pessimism              0.498    -0.236    
                         clock uncertainty            0.080    -0.156    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.092    -0.064    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][4]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.724%)  route 0.125ns (40.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.559    -0.502    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X19Y55         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  RV32I_pipelined_i/registers_0/U0/counter_reg[25]/Q
                         net (fo=2, routed)           0.125    -0.235    RV32I_pipelined_i/registers_0/U0/counter_reg[25]
    SLICE_X20Y54         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  RV32I_pipelined_i/registers_0/U0/register_file_1[30][25]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    RV32I_pipelined_i/registers_0/U0/p_0_in[25]
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.827    -0.736    RV32I_pipelined_i/registers_0/U0/clk
    SLICE_X20Y54         FDRE                                         r  RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]/C
                         clock pessimism              0.268    -0.468    
                         clock uncertainty            0.080    -0.388    
    SLICE_X20Y54         FDRE (Hold_fdre_C_D)         0.121    -0.267    RV32I_pipelined_i/registers_0/U0/register_file_1_reg[30][25]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.619%)  route 0.266ns (65.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.504ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.557    -0.504    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y30         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.363 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[8]/Q
                         net (fo=1, routed)           0.266    -0.097    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.097    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (34.000%)  route 0.274ns (66.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.555    -0.506    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X27Y28         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[1]/Q
                         net (fo=1, routed)           0.274    -0.091    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.980%)  route 0.274ns (66.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.556    -0.505    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y29         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[4]/Q
                         net (fo=1, routed)           0.274    -0.090    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[4]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_RV32I_pipelined_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_RV32I_pipelined_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise@0.000ns - clk_out1_RV32I_pipelined_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.141ns (33.952%)  route 0.274ns (66.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.697ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.558    -0.503    RV32I_pipelined_i/terminal_tld_0/U0/vga/clk
    SLICE_X26Y31         FDRE                                         r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  RV32I_pipelined_i/terminal_tld_0/U0/vga/memory_addr_reg[11]/Q
                         net (fo=1, routed)           0.274    -0.088    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_RV32I_pipelined_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  RV32I_pipelined_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    RV32I_pipelined_i/clk_wiz_0/inst/clk_in1_RV32I_pipelined_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  RV32I_pipelined_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    RV32I_pipelined_i/clk_wiz_0/inst/clk_out1_RV32I_pipelined_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  RV32I_pipelined_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1733, routed)        0.866    -0.697    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.250    -0.446    
                         clock uncertainty            0.080    -0.366    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.183    RV32I_pipelined_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.096    





