

================================================================
== Vitis HLS Report for 'normalize_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_24u_config4_s'
================================================================
* Date:           Wed Aug 14 11:42:38 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.196 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.115 us|  0.115 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      794|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      1|        0|        5|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      405|     -|
|Register             |        -|      -|      762|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      762|     1204|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_14ns_26_1_1_U12  |mul_16s_14ns_26_1_1  |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   1|  0|   5|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln42_10_fu_802_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln42_11_fu_822_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln42_12_fu_842_p2   |         +|   0|  0|  33|          26|          19|
    |add_ln42_13_fu_862_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln42_14_fu_882_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln42_15_fu_902_p2   |         +|   0|  0|  33|          26|          17|
    |add_ln42_16_fu_922_p2   |         +|   0|  0|  33|          26|          20|
    |add_ln42_17_fu_942_p2   |         +|   0|  0|  33|          26|          21|
    |add_ln42_18_fu_962_p2   |         +|   0|  0|  33|          26|          22|
    |add_ln42_19_fu_982_p2   |         +|   0|  0|  33|          26|          15|
    |add_ln42_1_fu_622_p2    |         +|   0|  0|  33|          26|          22|
    |add_ln42_20_fu_1002_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_21_fu_1022_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_22_fu_1042_p2  |         +|   0|  0|  33|          26|          17|
    |add_ln42_23_fu_1062_p2  |         +|   0|  0|  33|          26|          20|
    |add_ln42_2_fu_642_p2    |         +|   0|  0|  33|          26|          21|
    |add_ln42_3_fu_662_p2    |         +|   0|  0|  33|          26|          14|
    |add_ln42_4_fu_682_p2    |         +|   0|  0|  33|          26|          21|
    |add_ln42_5_fu_702_p2    |         +|   0|  0|  33|          26|          21|
    |add_ln42_6_fu_722_p2    |         +|   0|  0|  33|          26|          20|
    |add_ln42_7_fu_742_p2    |         +|   0|  0|  33|          26|          20|
    |add_ln42_8_fu_762_p2    |         +|   0|  0|  33|          26|          16|
    |add_ln42_9_fu_782_p2    |         +|   0|  0|  33|          26|          20|
    |add_ln42_fu_602_p2      |         +|   0|  0|  33|          26|          18|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 794|         625|         469|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  123|         25|    1|         25|
    |ap_done           |    9|          2|    1|          2|
    |grp_fu_235_p0     |  123|         25|   16|        400|
    |grp_fu_235_p1     |  123|         25|   14|        350|
    |layer2_out_blk_n  |    9|          2|    1|          2|
    |layer4_out_blk_n  |    9|          2|    1|          2|
    |real_start        |    9|          2|    1|          2|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  405|         83|   35|        783|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |a_10_reg_1168           |  16|   0|   16|          0|
    |a_11_reg_1173           |  16|   0|   16|          0|
    |a_12_reg_1178           |  16|   0|   16|          0|
    |a_13_reg_1183           |  16|   0|   16|          0|
    |a_14_reg_1188           |  16|   0|   16|          0|
    |a_15_reg_1193           |  16|   0|   16|          0|
    |a_16_reg_1198           |  16|   0|   16|          0|
    |a_17_reg_1203           |  16|   0|   16|          0|
    |a_18_reg_1208           |  16|   0|   16|          0|
    |a_19_reg_1213           |  16|   0|   16|          0|
    |a_1_reg_1118            |  16|   0|   16|          0|
    |a_20_reg_1218           |  16|   0|   16|          0|
    |a_21_reg_1163           |  16|   0|   16|          0|
    |a_22_reg_1113           |  16|   0|   16|          0|
    |a_23_reg_1108           |  16|   0|   16|          0|
    |a_2_reg_1123            |  16|   0|   16|          0|
    |a_3_reg_1128            |  16|   0|   16|          0|
    |a_4_reg_1133            |  16|   0|   16|          0|
    |a_5_reg_1138            |  16|   0|   16|          0|
    |a_6_reg_1143            |  16|   0|   16|          0|
    |a_7_reg_1148            |  16|   0|   16|          0|
    |a_8_reg_1153            |  16|   0|   16|          0|
    |a_9_reg_1158            |  16|   0|   16|          0|
    |ap_CS_fsm               |  24|   0|   24|          0|
    |ap_done_reg             |   1|   0|    1|          0|
    |start_once_reg          |   1|   0|    1|          0|
    |trunc_ln41_10_reg_1278  |  16|   0|   16|          0|
    |trunc_ln41_11_reg_1283  |  16|   0|   16|          0|
    |trunc_ln41_12_reg_1288  |  16|   0|   16|          0|
    |trunc_ln41_13_reg_1293  |  16|   0|   16|          0|
    |trunc_ln41_14_reg_1298  |  16|   0|   16|          0|
    |trunc_ln41_15_reg_1303  |  16|   0|   16|          0|
    |trunc_ln41_16_reg_1308  |  16|   0|   16|          0|
    |trunc_ln41_17_reg_1313  |  16|   0|   16|          0|
    |trunc_ln41_18_reg_1318  |  16|   0|   16|          0|
    |trunc_ln41_19_reg_1323  |  16|   0|   16|          0|
    |trunc_ln41_1_reg_1228   |  16|   0|   16|          0|
    |trunc_ln41_20_reg_1328  |  16|   0|   16|          0|
    |trunc_ln41_21_reg_1333  |  16|   0|   16|          0|
    |trunc_ln41_2_reg_1233   |  16|   0|   16|          0|
    |trunc_ln41_3_reg_1238   |  16|   0|   16|          0|
    |trunc_ln41_4_reg_1243   |  16|   0|   16|          0|
    |trunc_ln41_5_reg_1248   |  16|   0|   16|          0|
    |trunc_ln41_6_reg_1253   |  16|   0|   16|          0|
    |trunc_ln41_7_reg_1258   |  16|   0|   16|          0|
    |trunc_ln41_8_reg_1263   |  16|   0|   16|          0|
    |trunc_ln41_9_reg_1268   |  16|   0|   16|          0|
    |trunc_ln41_s_reg_1273   |  16|   0|   16|          0|
    |trunc_ln_reg_1223       |  16|   0|   16|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 762|   0|  762|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  normalize<array<ap_fixed,24u>,array<ap_fixed<16,6,5,3,0>,24u>,config4>|  return value|
|layer2_out_dout            |   in|  384|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_empty_n         |   in|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer2_out_read            |  out|    1|     ap_fifo|                                                              layer2_out|       pointer|
|layer4_out_din             |  out|  384|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_num_data_valid  |   in|    2|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_fifo_cap        |   in|    2|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_full_n          |   in|    1|     ap_fifo|                                                              layer4_out|       pointer|
|layer4_out_write           |  out|    1|     ap_fifo|                                                              layer4_out|       pointer|
+---------------------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

