# 04A-025 A1-01 — Compiled Datasheet

> Sources: `04A-025_A1-01_sch.md` (schematic export), `04A-025_A1-01_man.md` (manual commentary)


# Schematic Export (Markdown)

**ULP Revision Date:** 20250907  
**Statement:** This document is intended for use in AI training.

# Circuit Identification

| Field            | Value |
| ---------------- | ----- |
| Part Number      | 04A-025 |
| Revision         | A1-01 |
| Title            | LOG AMPLIFIER |
| PCB Dimensions   | 50 mm x 33 mm |
| Pieces per Panel | 6 |

# Netlist (Schematic)

| Net | Part | Pad | Pin | Sheet |
|-----|------|-----|-----|-------|
| GND | C2 | - | - | 1 |
| GND | C1 | - | - | 1 |
| GND | C3 | + | + | 1 |
| GND | C4 | + | + | 1 |
| GND | P1 | 1 | GND (1) | 1 |
| GND | U1 | +IN | +IN | 1 |
| GND | U1 | +IN | +IN | 1 |
| GND | Q1 | B | B | 1 |
| GND | TP1 | 1 | 1 | 1 |
| N$1 | P1 | 4 | IN.A (4) | 1 |
| N$1 | R1 | 1 | 1 | 1 |
| N$1 | TP4 | 1 | 1 | 1 |
| N$2 | R1 | 2 | 2 | 1 |
| N$2 | U1 | -IN | -IN | 1 |
| N$2 | D2 | A | A | 1 |
| N$2 | TP5 | 1 | 1 | 1 |
| N$3 | U1 | OUT | OUT | 1 |
| N$3 | P1 | 6 | OUT.A (6) | 1 |
| N$3 | D2 | C | C | 1 |
| N$3 | TP6 | 1 | 1 | 1 |
| N$4 | P1 | 5 | IN.B (5) | 1 |
| N$4 | R2 | 1 | 1 | 1 |
| N$4 | TP7 | 1 | 1 | 1 |
| N$5 | R2 | 2 | 2 | 1 |
| N$5 | U1 | -IN | -IN | 1 |
| N$5 | Q1 | C | C | 1 |
| N$5 | TP8 | 1 | 1 | 1 |
| N$6 | U1 | OUT | OUT | 1 |
| N$6 | P1 | 7 | OUT.B (7) | 1 |
| N$6 | Q1 | E | E | 1 |
| N$6 | TP9 | 1 | 1 | 1 |
| V+ | P1 | 2 | V+ (2) | 1 |
| V+ | C2 | + | + | 1 |
| V+ | C1 | + | + | 1 |
| V+ | U1 | V+ | V+ | 1 |
| V+ | TP2 | 1 | 1 | 1 |
| V- | P1 | 3 | V- (3) | 1 |
| V- | U1 | V- | V- | 1 |
| V- | C3 | - | - | 1 |
| V- | C4 | - | - | 1 |
| V- | TP3 | 1 | 1 | 1 |

# Partlist (Schematic)

| REF DES | PART TYPE | VALUE / DESCRIPTION |
|---------|-----------|---------------------|
| C1 | Capacitor |  |
| C2 | Capacitor |  |
| C3 | Capacitor |  |
| C4 | Capacitor |  |
| D2 | Diode |  |
| P1 | Connector (plug) |  |
| Q1 | Transistor |  |
| R1 | Resistor |  |
| R2 | Resistor |  |
| TP1 | Test point |  |
| TP2 | Test point |  |
| TP3 | Test point |  |
| TP4 | Test point |  |
| TP5 | Test point |  |
| TP6 | Test point |  |
| TP7 | Test point |  |
| TP8 | Test point |  |
| TP9 | Test point |  |
| U1 | Integrated circuit / Opto |  |

# Pinout Description Table, P1  

| Pin | Label | Notes |
|-----|-------|-------|
| 1 | GND |  |
| 2 | V+ |  |
| 3 | V- |  |
| 4 | IN.A |  |
| 5 | IN.B |  |
| 6 | OUT.A |  |
| 7 | OUT.B |  |

# Manual Commentary (Markdown)

## Revision History

| Revision | Date       | Change Summary  |
| -------- | ---------- | --------------- |
| -        | 2025-09-09 | Initial release |

## Circuit Description

**Log element:**

- Channel A uses **D2 (silicon diode)** in the feedback; Channel B uses **Q1 (BJT)** junction in feedback.
    
- Temperature coefficient is **≈ −2 mV/°C** → consider thermal coupling or temp comp if precision matters.
    

**Input / feedback resistors (R1, R2):**

- Typical **1–100 kΩ** depending on current range.
    
- For diode-log: output ≈ **Vt·ln(Iin/Is)**; pick R so **Iin** spans the decade(s) of interest at your input voltage.
    
- Trade-offs: lower R increases dynamic range but raises source loading; higher R reduces current noise but increases Johnson noise.
    

**Supply decoupling (C1–C4):** as usual (0.1 µF + 4.7–10 µF per rail).

**Op-amp:** low input bias current helps accuracy at small currents; low Vos matters less because the transfer is log-based, but recovery from overload and input protection do matter.
