<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/arm/csb337/include/sed1356_16bit.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_5f7c3d4818c142e5ac9b73b670fac05b.html">arm</a></li><li class="navelem"><a class="el" href="dir_171366002c5a4d97665251a98ebfe9f3.html">csb337</a></li><li class="navelem"><a class="el" href="dir_6e97ed9975d891b22e0f4cc87040245e.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">sed1356_16bit.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="sed1356__16bit_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * sed1356.h: SED1356 LCD/CRT Controllers for KIT637_V6 (CSB637)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *            16-Bit access mode</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  Based upon code from MicroMonitor 1.17 from http://www.umonfw.com/</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  which includes this notice:</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> **************************************************************************</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> *  General notice:</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> *  This code is part of a boot-monitor package developed as a generic base</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *  platform for embedded system designs.  As such, it is likely to be</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *  distributed to various projects beyond the control of the original</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *  author.  Please notify the author of any enhancements made or bugs found</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> *  so that all may benefit from the changes.  In addition, notification back</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> *  to the author will allow the new user to pick up changes that may have</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *  been made by other users after this version of the code was distributed.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *  Note1: the majority of this code was edited with 4-space tabs.</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> *  Note2: as more and more contributions are accepted, the term &quot;author&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *         is becoming a mis-representation of credit.</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> *  Original author:    Ed Sutter</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *  Email:              esutter@alcatel-lucent.com</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *  Phone:              908-582-2351</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> **************************************************************************</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> *  Ed Sutter has been informed that this code is being used in RTEMS.</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> *  The code has been reformatted by Joel Sherrill from OAR Corporation and </span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> *  Fernando Nicodemos &lt;fgnicodemos@terra.com.br&gt; from NCB - Sistemas</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> *  Embarcados Ltda. (Brazil) to be more compliant with RTEMS coding standards </span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> *  and to eliminate C++ style comments.</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#ifndef __sed1356_16bit_h</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define __sed1356_16bit_h</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="bits_8h.html">bits.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/*------------------------------------------------------------------------</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"> * cpu specific code must define the following board specific macros.</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * in cpuio.h.  These examples assume the SED135x has been placed in</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> * the correct endian mode via hardware.</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * #define SED_MEM_BASE   0xf0600000 &lt;-- just example addresses,</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * #define SED_REG_BASE    0xf0400000 &lt;-- define for each board</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * #define SED_STEP      1 &lt;-- 1 = device is on 16-bit boundry, 2 = 32-bit boundry, 4 = 64-bit boundry</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> * #define SED_REG16(_x_)    *(vushortr *)(SED_REG_BASE + (_x_ * SED_STEP))  // Control/Status Registers</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment"> * #define RD_FB16(_reg_,_val_) ((_val_) = *((vushort *)((SED_MEM_BASE + (_reg_ * SED_STEP)))))</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment"> * #define WR_FB16(_reg_,_val_) (*((vushort *)((SED_MEM_BASE + (_reg_ * 2)))) = (_val_))</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment"> * Big endian processors</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * #define H2SED(_x_)  ((((x) &amp; 0xff00U) &gt;&gt; 8) | (((x) &amp; 0x00ffU) &lt;&lt; 8))</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> * Little endian</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * #define H2SED(_x_)  (_x_)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * SED1356 registers - 16-Bit Access Mode.  The first register</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> * referenced is the even addressed register.  The byte offsets</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment"> * of the odd registers are shown in the comments</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SED1356_REG_REV_and_MISC                 SED_REG16(0x00)</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define SED1356_REG_GPIO_CFG                  SED_REG16(0x04)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define SED1356_REG_GPIO_CTL                    SED_REG16(0x08)</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define SED1356_REG_MD_CFG_RD_LO_and_HI          SED_REG16(0x0c)</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define SED1356_REG_MCLK_CFG                     SED_REG16(0x10)</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_PCLK_CFG                 SED_REG16(0x14)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_PCLK_CFG                 SED_REG16(0x18)</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define SED1356_REG_MEDIA_PCLK_CFG               SED_REG16(0x1c)</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SED1356_REG_WAIT_STATE                   SED_REG16(0x1e)</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SED1356_REG_MEM_CFG_and_REF_RATE           SED_REG16(0x20)</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SED1356_REG_MEM_TMG0_and_1               SED_REG16(0x2a)</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SED1356_REG_PANEL_TYPE_and_MOD_RATE       SED_REG16(0x30)</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* LCD Control registers */</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_HOR_DISP                 SED_REG16(0x32)</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_HOR_NONDISP_and_START    SED_REG16(0x34)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_HOR_PULSE               SED_REG16(0x36)</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_VER_DISP_HT_LO_and_HI      SED_REG16(0x38)</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_VER_NONDISP_and_START      SED_REG16(0x3a)</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_VER_PULSE                SED_REG16(0x3c)</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_DISP_MODE_and_MISC      SED_REG16(0x40)</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_DISP_START_LO_and_MID    SED_REG16(0x42)</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_DISP_START_HI           SED_REG16(0x44)</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_ADD_OFFSET_LO_and_HI    SED_REG16(0x46)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_PIXEL_PAN             SED_REG16(0x48)</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_FIFO_THRESH_LO_and_HI    SED_REG16(0x4a)</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/* CRT/TV Control registers */</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_HOR_DISP                 SED_REG16(0x50)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_HOR_NONDISP_and_START    SED_REG16(0x52)</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_HOR_PULSE               SED_REG16(0x54)</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_VER_DISP_HT_LO_and_HI      SED_REG16(0x56)</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_VER_NONDISP_and_START    SED_REG16(0x58)</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_VER_PULSE_and_OUT_CTL    SED_REG16(0x5a)</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_DISP_MODE          SED_REG16(0x60)</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_DISP_START_LO_and_MID       SED_REG16(0x62)</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_DISP_START_HI           SED_REG16(0x64)</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_ADD_OFFSET_LO_and_HI       SED_REG16(0x66)</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_PIXEL_PAN             SED_REG16(0x68)</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_FIFO_THRESH_LO_and_HI      SED_REG16(0x6a)</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* LCD Cursor Control Registers */</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_CTL_and_START_ADD  SED_REG16(0x70)</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_X_POS_LO_and_HI     SED_REG16(0x72)</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_Y_POS_LO_and_HI    SED_REG16(0x74)</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_BLUE_and_GREEN_CLR_0  SED_REG16(0x76)</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_RED_CLR_0      SED_REG16(0x78)</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_BLUE_and_GREEN_CLR_1  SED_REG16(0x7a)</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_RED_CLR_1      SED_REG16(0x7c)</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define SED1356_REG_LCD_CURSOR_FIFO_THRESH      SED_REG16(0x7e)</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/* CRT Cursor Control Registers */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_CTL_and_START_ADD  SED_REG16(0x80)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_X_POS_LO_and_HI     SED_REG16(0x82)</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_Y_POS_LO_and_HI    SED_REG16(0x84)</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_BLUE_and_GREEN_CLR_0  SED_REG16(0x86)</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_RED_CLR_0      SED_REG16(0x88)</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_BLUE_and_GREEN_CLR_1  SED_REG16(0x8a)</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_RED_CLR_1      SED_REG16(0x8c)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define SED1356_REG_CRT_CURSOR_FIFO_THRESH      SED_REG16(0x8e)</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* BitBlt Control Registers */</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_CTL_0_and_1          SED_REG16(0x100)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_ROP_CODE_and_BLT_OP      SED_REG16(0x102)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_SRC_START_LO_and_MID    SED_REG16(0x104)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_SRC_START_HI        SED_REG16(0x106)</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_DEST_START_LO_and_MID    SED_REG16(0x108)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_DEST_START_HI        SED_REG16(0x10a)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_ADD_OFFSET_LO_and_HI    SED_REG16(0x10c)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_WID_LO_and_HI        SED_REG16(0x110)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_HGT_LO_and_HI        SED_REG16(0x112)</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_BG_CLR_LO_and_HI      SED_REG16(0x114)</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#define SED1356_REG_BLT_FG_CLR_LO_and_HI      SED_REG16(0x118)</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/* Look-Up Table Control Registers */</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define SED1356_REG_LUT_MODE            SED_REG16(0x1e0)</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">#define SED1356_REG_LUT_ADD              SED_REG16(0x1e2)</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">#define SED1356_REG_LUT_DATA            SED_REG16(0x1e4)</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Power and Miscellaneous Control Registers */</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="preprocessor">#define SED1356_REG_PWR_CFG_and_STAT        SED_REG16(0x1f0)</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="preprocessor">#define SED1356_REG_WATCHDOG_CTL          SED_REG16(0x1f4)</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="preprocessor">#define SED1356_REG_DISP_MODE            SED_REG16(0x1fc)</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * Bit Assignments - Little Endian, Use H2SED() macro to access</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * SED1356_REG_REV_and_MISC - even</span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="preprocessor">#define SED1356_REV_ID_MASK          0xfc </span><span class="comment">/* ID bits - masks off the rev bits */</span><span class="preprocessor"></span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="preprocessor">#define SED1356_REV_ID_1356          BIT4</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="preprocessor">#define SED1356_REV_ID_1355          BIT3</span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* SED1356_REG_REV_and_MISC - odd */</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#define SED1356_MISC_HOST_DIS        BIT7 &lt;&lt; 8  </span><span class="comment">/* 0 = enable host access, 1 = disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">/* SED1356_REG_GPIO_CFG and SED1356_REG_GPIO_STAT */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="preprocessor">#define SED1356_GPIO_GPIO3           BIT3    </span><span class="comment">/* 0 = input, 1 = output, if configured as GPIO */</span><span class="preprocessor"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="preprocessor">#define SED1356_GPIO_GPIO2           BIT2</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#define SED1356_GPIO_GPIO1           BIT1</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">/* SED1356_REG_MCLK_CFG */</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">#define SED1356_MCLK_DIV2          BIT4</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#define SED1356_MCLK_SRC_BCLK        BIT0</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">#define SED1356_MCLK_SRC_CLKI        0x00</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* SED1356_REG_LCD_PCLK_CFG, SED1356_REG_CRT_PCLK_CFG</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * and SED1356_REG_MEDIA_PCLK_CFG</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="preprocessor">#define SED1356_PCLK_X2            BIT7    </span><span class="comment">/* SED1356_REG_CRT_PCLK_CFG only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="preprocessor">#define SED1356_PCLK_DIV1          0x00 &lt;&lt; 4</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="preprocessor">#define SED1356_PCLK_DIV2          0x01 &lt;&lt; 4</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="preprocessor">#define SED1356_PCLK_DIV3          0x02 &lt;&lt; 4</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="preprocessor">#define SED1356_PCLK_DIV4          0x03 &lt;&lt; 4</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#define SED1356_PCLK_SRC_CLKI        0x00</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="preprocessor">#define SED1356_PCLK_SRC_BCLK        0x01</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="preprocessor">#define SED1356_PCLK_SRC_CLKI2        0x02</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="preprocessor">#define SED1356_PCLK_SRC_MCLK        0x03</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment">/* SED1356_REG_MEM_CFG_and_REF_RATE - even */</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor">#define SED1356_MEM_CFG_2CAS_EDO      0x00</span></div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#define SED1356_MEM_CFG_2CAS_FPM      0x01</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="preprocessor">#define SED1356_MEM_CFG_2WE_EDO        0x02</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="preprocessor">#define SED1356_MEM_CFG_2WE_FPM        0x03</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="preprocessor">#define SED1356_MEM_CFG_MASK        0x03</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">/* SED1356_REG_MEM_CFG_and_REF_RATE - odd */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">#define SED1356_REF_TYPE_CBR        0x00 &lt;&lt; 6 &lt;&lt; 8</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#define SED1356_REF_TYPE_SELF        0x01 &lt;&lt; 6 &lt;&lt; 8</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">#define SED1356_REF_TYPE_NONE        0x02 &lt;&lt; 6 &lt;&lt; 8</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="preprocessor">#define SED1356_REF_TYPE_MASK        0x03 &lt;&lt; 6 &lt;&lt; 8</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_64          0x00 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_128        0x01 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_256        0x02 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 256 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_512        0x03 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 512 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_1024        0x04 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 1024 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_2048        0x05 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 2048 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_4096        0x06 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 4096 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_8192        0x07 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">#define SED1356_REF_RATE_MASK        0x07 &lt;&lt; 0 &lt;&lt; 8  </span><span class="comment">/* MCLK / 8192 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/* SED1356_REG_MEM_TMG0_and_1 - even */</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO50_MCLK40    0x01</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO50_MCLK33    0x01</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO60_MCLK33    0x01</span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO50_MCLK30    0x12</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO60_MCLK30    0x01</span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO70_MCLK30    0x00</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO50_MCLK25    0x12</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO60_MCLK25    0x12</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO70_MCLK25    0x01</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO80_MCLK25    0x00</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO50_MCLK20    0x12</span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO60_MCLK20    0x12</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO70_MCLK20    0x12</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_EDO80_MCLK20    0x01</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM50_MCLK25    0x12</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM60_MCLK25    0x01</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM50_MCLK20    0x12</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM60_MCLK20    0x12</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM70_MCLK20    0x11</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG0_FPM80_MCLK20    0x01</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/* SED1356_REG_MEM_TMG0_and_1 - odd */</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO50_MCLK40    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO50_MCLK33    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO60_MCLK33    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO50_MCLK30    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO60_MCLK30    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO70_MCLK30    0x00 &lt;&lt; 8</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO50_MCLK25    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO60_MCLK25    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO70_MCLK25    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO80_MCLK25    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO50_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO60_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO70_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_EDO80_MCLK20    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM50_MCLK25    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM60_MCLK25    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM50_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM60_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM70_MCLK20    0x02 &lt;&lt; 8</span></div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="preprocessor">#define SED1356_MEM_TMG1_FPM80_MCLK20    0x01 &lt;&lt; 8</span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/* Bit definitions</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> * SED1356_REG_PANEL_TYPE_AND_MOD_RATE - even</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_EL      BIT7</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_4_9      (0x00 &lt;&lt; 4)    </span><span class="comment">/* Passive 4-Bit, TFT 9-Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_8_12      (0x01 &lt;&lt; 4)    </span><span class="comment">/* Passive 8-Bit, TFT 12-Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_16      (0x02 &lt;&lt; 4)    </span><span class="comment">/* Passive 16-Bit, or TFT 18-Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_MASK      (0x03 &lt;&lt; 4)</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_FMT      BIT3      </span><span class="comment">/* 0 = Passive Format 1, 1 = Passive Format 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_CLR      BIT2      </span><span class="comment">/* 0 = Passive Mono, 1 = Passive Color */</span><span class="preprocessor"></span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_DUAL      BIT1      </span><span class="comment">/* 0 = Passive Single, 1 = Passive Dual */</span><span class="preprocessor"></span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="preprocessor">#define SED1356_PANEL_TYPE_TFT      BIT0      </span><span class="comment">/* 0 = Passive, 1 = TFT (DUAL, FMT &amp; CLR are don&#39;t cares) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment">/* SED1356_REG_CRT_HOR_PULSE, SED1356_REG_CRT_VER_PULSE,</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> * SED1356_REG_LCD_HOR_PULSE and SED1356_REG_LCD_VER_PULSE</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="preprocessor">#define SED1356_PULSE_POL_HIGH      BIT7      </span><span class="comment">/* 0 = CRT/TFT Pulse is Low, Passive is High, 1 = CRT/TFT Pulse is High, Passive is Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#define SED1356_PULSE_POL_LOW      0x00      </span><span class="comment">/* 0 = CRT/TFT Pulse is Low, Passive is High, 1 = CRT/TFT Pulse is High, Passive is Low */</span><span class="preprocessor"></span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="preprocessor">#define SED1356_PULSE_WID(_x_)      (_x_ &amp; 0x0f)  </span><span class="comment">/* Pulse Width in Pixels */</span><span class="preprocessor"></span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="comment">/* SED1356_LCD_DISP_MODE_and_MISC - even         */</span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_BLANK      BIT7      </span><span class="comment">/* 1 = Blank LCD Display */</span><span class="preprocessor"></span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_SWIV_NORM    (0x00 &lt;&lt; 4)    </span><span class="comment">/* Used with SED1356_REG_DISP_MODE Bit 6 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_SWIV_90    (0x00 &lt;&lt; 4)</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_SWIV_180    (0x01 &lt;&lt; 4)</span></div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_SWIV_270    (0x01 &lt;&lt; 4)</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_SWIV_MASK    (0x01 &lt;&lt; 4)</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_16BPP      0x05      </span><span class="comment">/* Bit Per Pixel Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_15BPP      0x04</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_8BPP      0x03</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_4BPP      0x02</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="preprocessor">#define SED1356_LCD_DISP_BPP_MASK    0x07</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/* SED1356_LCD_DISP_MODE_and_MISC - odd */</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="preprocessor">#define SED1356_LCD_MISC_DITH      BIT1 &lt;&lt; 8    </span><span class="comment">/* 1 = Dither Disable, Passive Panel Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="preprocessor">#define SED1356_LCD_MISC_DUAL      BIT0 &lt;&lt; 8    </span><span class="comment">/* 1 = Dual Panel Disable, Passive Panel Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">/* SED1356_REG_CRT_VER_PULSE_and_OUT_CTL - odd */</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="preprocessor">#define SED1356_CRT_OUT_CHROM      BIT5 &lt;&lt; 8    </span><span class="comment">/* 1 = TV Chrominance Filter Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="preprocessor">#define SED1356_CRT_OUT_LUM        BIT4 &lt;&lt; 8    </span><span class="comment">/* 1 = TV Luminance Filter Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="preprocessor">#define SED1356_CRT_OUT_DAC_LVL      BIT3 &lt;&lt; 8    </span><span class="comment">/* 1 = 4.6ma IREF, 0 = 9.2 IREF */</span><span class="preprocessor"></span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="preprocessor">#define SED1356_CRT_OUT_SVIDEO      BIT1 &lt;&lt; 8    </span><span class="comment">/* 1 = S-Video Output, 0 = Composite Video Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="preprocessor">#define SED1356_CRT_OUT_PAL        BIT0 &lt;&lt; 8    </span><span class="comment">/* 1 = PAL Format Output, 0 = NTSC Format Output */</span><span class="preprocessor"></span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">/* SED1356_REG_CRT_DISP_MODE */</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_BLANK      BIT7      </span><span class="comment">/* 1 = Blank CRT Display */</span><span class="preprocessor"></span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_16BPP      0x05      </span><span class="comment">/* Bit Per Pixel Selection */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_15BPP      0x04</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_8BPP      0x03</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_4BPP      0x02</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="preprocessor">#define SED1356_CRT_DISP_BPP_MASK    0x07</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/* SED1356_DISP_MODE         */</span></div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="preprocessor">#define SED1356_DISP_SWIV_NORM      (0x00 &lt;&lt; 6)    </span><span class="comment">/* Used with SED1356_LCD_DISP_MODE Bit 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">#define SED1356_DISP_SWIV_90      (0x01 &lt;&lt; 6)</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="preprocessor">#define SED1356_DISP_SWIV_180      (0x00 &lt;&lt; 6)</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="preprocessor">#define SED1356_DISP_SWIV_270      (0x01 &lt;&lt; 6)</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_OFF      0x00      </span><span class="comment">/* All Displays Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_LCD      0x01      </span><span class="comment">/* LCD Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_CRT      0x02      </span><span class="comment">/* CRT Only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_LCD_CRT    0x03      </span><span class="comment">/* Simultaneous LCD and CRT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_TV      0x04      </span><span class="comment">/* TV Only, Flicker Filter Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_TV_LCD    0x05      </span><span class="comment">/* Simultaneous LCD and TV, Flicker Filter Off */</span><span class="preprocessor"></span></div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_TV_FLICK    0x06      </span><span class="comment">/* TV Only, Flicker Filter On */</span><span class="preprocessor"></span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="preprocessor">#define SED1356_DISP_MODE_TV_LCD_FLICK  0x07      </span><span class="comment">/* Simultaneous LCD and TV, Flicker Filter On */</span><span class="preprocessor"></span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/* SED1356_REG_PWR_CFG and SED1356_REG_PWR_STAT */</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="preprocessor">#define SED1356_PWR_PCLK        BIT1      </span><span class="comment">/* SED1356_REG_PWR_STAT only */</span><span class="preprocessor"></span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="preprocessor">#define SED1356_PWR_MCLK        BIT0</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/* SED1356_REG_VER_NONDISP */</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="preprocessor">#define SED1356_VER_NONDISP        BIT7      </span><span class="comment">/* vertical retrace status 1 = in retrace */</span><span class="preprocessor"></span></div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">/* Display size defines */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> PIXELS_PER_ROW;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> PIXELS_PER_COL;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#define BYTES_PER_PIXEL    2</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> COLS_PER_SCREEN;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> ROWS_PER_SCREEN;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/* 16-bit pixels are RGB 565 - LSB of RED and BLUE are tied low at the  */</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/* LCD Interface, while the LSB of GREEN is loaded as 0 */</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="preprocessor">#define RED_SUBPIXEL(n)    ((n &amp; 0x1f) &lt;&lt; 11)</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="preprocessor">#define GREEN_SUBPIXEL(n)  ((n &amp; 0x1f) &lt;&lt; 5)</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="preprocessor">#define BLUE_SUBPIXEL(n)  ((n &amp; 0x1f) &lt;&lt; 0)</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment">/* define a simple VGA style 16-color pallette */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">#if 0</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="preprocessor">#define  LU_BLACK    (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;<span class="preprocessor">#define  LU_BLUE      (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x0f))</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="preprocessor">#define  LU_GREEN    (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x0f) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#define  LU_CYAN      (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x0f) | BLUE_SUBPIXEL(0x0f))</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="preprocessor">#define  LU_RED      (RED_SUBPIXEL(0x0f) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#define  LU_VIOLET    (RED_SUBPIXEL(0x0f) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x0f))</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">#define  LU_YELLOW    (RED_SUBPIXEL(0x0f) | GREEN_SUBPIXEL(0x0f) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="preprocessor">#define  LU_GREY      (RED_SUBPIXEL(0x0f) | GREEN_SUBPIXEL(0x0f) | BLUE_SUBPIXEL(0x0f))</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">#define  LU_WHITE    (RED_SUBPIXEL(0x17) | GREEN_SUBPIXEL(0x17) | BLUE_SUBPIXEL(0x17))</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="preprocessor">#define  LU_BRT_BLUE    (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x1f))</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">#define  LU_BRT_GREEN  (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x1f) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="preprocessor">#define  LU_BRT_CYAN    (RED_SUBPIXEL(0x00) | GREEN_SUBPIXEL(0x1f) | BLUE_SUBPIXEL(0x1f))</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">#define  LU_BRT_RED    (RED_SUBPIXEL(0x1f) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="preprocessor">#define  LU_BRT_VIOLET  (RED_SUBPIXEL(0x1f) | GREEN_SUBPIXEL(0x00) | BLUE_SUBPIXEL(0x1f))</span></div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="preprocessor">#define  LU_BRT_YELLOW  (RED_SUBPIXEL(0x1f) | GREEN_SUBPIXEL(0x1f) | BLUE_SUBPIXEL(0x00))</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">#define  LU_BRT_WHITE  (RED_SUBPIXEL(0x1f) | GREEN_SUBPIXEL(0x1f) | BLUE_SUBPIXEL(0x1f))</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;<span class="comment">/*    RED,  GREEN, BLUE    Entry */</span></div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  { 0x00,  0x00, 0x00, },  <span class="comment">/* LU_BLACK     */</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  { 0x00,  0x00, 0xA0, },  <span class="comment">/* LU_BLUE       */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  { 0x00,  0xA0, 0x00, },  <span class="comment">/* LU_GREEN     */</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  { 0x00,  0xA0, 0xA0, },  <span class="comment">/* LU_CYAN       */</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  { 0xA0,  0x00, 0x00, },  <span class="comment">/* LU_RED       */</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  { 0xA0,  0x00, 0xA0, },  <span class="comment">/* LU_VIOLET     */</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  { 0xA0,  0xA0, 0x00, },  <span class="comment">/* LU_YELLOW     */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  { 0xA0,  0xA0, 0xA0, },  <span class="comment">/* LU_WHITE     */</span></div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  { 0x50,  0x50, 0x50, },  <span class="comment">/* LU_GREY       */</span></div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  { 0x50,  0x50, 0xF0, },  <span class="comment">/* LU_BRT_BLUE     */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  { 0x50,  0xF0, 0x50, },  <span class="comment">/* LU_BRT_GREEN   */</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  { 0x50,  0xF0, 0xF0, },  <span class="comment">/* LU_BRT_CYAN     */</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  { 0xF0,  0x50, 0x50, },  <span class="comment">/* LU_BRT_RED     */</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  { 0xF0,  0x50, 0xF0, },  <span class="comment">/* LU_BRT_VIOLET   */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  { 0xF0,  0xF0, 0x50, },  <span class="comment">/* LU_BRT_YELLOW   */</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  { 0xF0,  0xF0, 0xF0, },  <span class="comment">/* LU_BRT_WHITE   */</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="preprocessor">#define BLUE      (0x14 &lt;&lt; 0)</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="preprocessor">#define GREEN      (0x14 &lt;&lt; 6)</span></div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="preprocessor">#define RED        (0x14 &lt;&lt; 11)</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="preprocessor">#define HALF_BLUE    (0x0a &lt;&lt; 0)</span></div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="preprocessor">#define HALF_GREEN    (0x0a &lt;&lt; 6)</span></div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="preprocessor">#define HALF_RED    (0x0a &lt;&lt; 11)</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="preprocessor">#define BRT_BLUE     (0x1e &lt;&lt; 0)</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#define BRT_GREEN    (0x1e &lt;&lt; 6)</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="preprocessor">#define BRT_RED      (0x1e &lt;&lt; 11)</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;<span class="preprocessor">#define  LU_BLACK    0</span></div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="preprocessor">#define  LU_BLUE      (BLUE)</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="preprocessor">#define  LU_GREEN    (GREEN)</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="preprocessor">#define  LU_CYAN      (GREEN | BLUE)</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="preprocessor">#define  LU_RED      (RED)</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="preprocessor">#define  LU_VIOLET    (RED | BLUE)</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="preprocessor">#define  LU_YELLOW    (RED | GREEN)</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">#define  LU_WHITE    (RED | GREEN | BLUE)</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="preprocessor">#define  LU_GREY      (HALF_RED | HALF_GREEN | HALF_BLUE)</span></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="preprocessor">#define  LU_BRT_BLUE    (HALF_RED | HALF_GREEN | BRT_BLUE)</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="preprocessor">#define  LU_BRT_GREEN  (HALF_RED | BRT_GREEN | HALF_BLUE)</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor">#define  LU_BRT_CYAN    (HALF_RED | BRT_GREEN | BRT_BLUE)</span></div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="preprocessor">#define  LU_BRT_RED    (BRT_RED | HALF_GREEN | HALF_BLUE)</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="preprocessor">#define  LU_BRT_VIOLET  (BRT_RED | HALF_GREEN | BRT_BLUE)</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="preprocessor">#define  LU_BRT_YELLOW  (BRT_RED | BRT_GREEN | HALF_BLUE)</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="preprocessor">#define  LU_BRT_WHITE  (BRT_RED | BRT_GREEN | BRT_BLUE)</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">const</span> ushort vga_lookup[] = {</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;LU_BLACK,        <span class="comment">/* 0 */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;LU_BLUE,        <span class="comment">/* 1 */</span></div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;LU_GREEN,        <span class="comment">/* 2 */</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;LU_CYAN,        <span class="comment">/* 3 */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;LU_RED,          <span class="comment">/* 4 */</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;LU_VIOLET,        <span class="comment">/* 5 */</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;LU_YELLOW,        <span class="comment">/* 6 */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;LU_WHITE,        <span class="comment">/* 7 */</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;LU_GREY,        <span class="comment">/* 8 */</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;LU_BRT_BLUE,      <span class="comment">/* 9 */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;LU_BRT_GREEN,      <span class="comment">/* 10 */</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;LU_BRT_CYAN,      <span class="comment">/* 11 */</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;LU_BRT_RED,        <span class="comment">/* 12 */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;LU_BRT_VIOLET,      <span class="comment">/* 13 */</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;LU_BRT_YELLOW,      <span class="comment">/* 14 */</span></div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;LU_BRT_WHITE      <span class="comment">/* 15 */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;};</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">/* default foreground and background colors */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="preprocessor">#define SED_BG_DEF      1</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="preprocessor">#define SED_FG_DEF      14</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="comment">/*   Draw defines */</span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="preprocessor">#define TOP            0</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#define BOTTOM          (PIXELS_PER_COL-1)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="preprocessor">#define LEFT          0</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="preprocessor">#define RIGHT          (PIXELS_PER_ROW-1)</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="preprocessor">#define CENTER_X        (PIXELS_PER_ROW/2)</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="preprocessor">#define CENTER_Y        (PIXELS_PER_COL/2)</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* Vertical and Horizontal Pulse, Start and Non-Display values vary depending</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment"> * upon the mode.  The following section gives some insight into how the</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment"> * values are arrived at.</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment"> * ms = milliseconds, us = microseconds, ns = nanoseconds</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * Mhz = Megaherz, Khz = Kiloherz, Hz = Herz</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * ***************************************************************************************************</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> * CRT Mode is 640x480 @ 72Hz VESA compatible timing.  PCLK = 31.5Mhz (31.75ns)</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment"> * ***************************************************************************************************</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment"> *                               CRT MODE HORIZONTAL TIMING PARAMETERS</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"> *                                       |&lt;-------Tha-------&gt;|</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment"> *                                       |___________________|                     ______</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment"> * Display Enable   _____________________|                   |____________________|</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> *                                       |                   |</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> * Horizontal Pulse __           ________|___________________|________          __________</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> *                    |_________|        |                   |        |________|</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> *                    |&lt;- Thp -&gt;|        |                   |        |</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment"> *                    |         |&lt;-Thbp-&gt;|                   |        |</span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment"> *                    |                                      |&lt;-Thfp-&gt;|</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment"> *                    |&lt;----------------------Tht--------------------&gt;|</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment"> * Tha  - Active Display Time                      = 640 pixels</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"> * Thp  - Horizontal Pulse       = 1.27us/31.75ns  =  40 pixels</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment"> * Thbp - Horizontal Front Porch = 1.016us/31.75ns =  32 pixels</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * Thfp - Horizontal Back Porch  = 3.8us/31.75ns   = 120 pixels</span></div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> * Tht  - Total Horizontal Time                    = 832 pixels x 32.75ns/pixel = 26.416us or 38.785Khz</span></div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * Correlation between horizontal timing parameters and SED registers</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="preprocessor">#define SED_HOR_PULSE_WIDTH_CRT 0x07 </span><span class="comment">/* Horizontal Pulse Width Register           = (Thp/8) - 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="preprocessor">#define SED_HOR_PULSE_START_CRT  0x02 </span><span class="comment">/* Horizontal Pulse Start Position Register    = ((Thfp + 2)/8) - 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="preprocessor">#define SED_HOR_NONDISP_CRT    0x17 </span><span class="comment">/* Horizontal Non-Display Period Register     = ((Thp + Thfp + Thbp)/8) - 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment"> *                                CRT MODE VERTICAL TIMING PARAMTERS</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment"> *                                       |&lt;-------Tva-------&gt;|</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> *                                       |___________________|                     ______</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> * Display Enable   _____________________|                   |_____________________|</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> *                                       |                   |</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> * Vertical Pulse   __           ________|___________________|________          __________</span></div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> *                    |_________|        |                   |        |________|</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> *                    |&lt;- Tvp -&gt;|        |                   |        |</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> *                    |         |&lt;-Tvbp-&gt;|                   |        |</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> *                    |                                      |&lt;-Tvfp-&gt;|</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> *                    |&lt;----------------------Tvt--------------------&gt;|</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"> * Tva  - Active Display Time   = 480 lines</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment"> * Tvp  - Vertical Pulse        =  3 lines</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"> * Tvfp - Vertical Front Porch  =   9 lines</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"> * Tvbp - Vertical Back Porch   =  28 lines</span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment"> * Tvt  - Total Horizontal Time = 520 lines x 26.416us/line = 13.73632ms or 72.8Hz</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment"> * Correlation between vertical timing parameters and SED registers</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="preprocessor">#define SED_VER_PULSE_WIDTH_CRT 0x02 // VRTC/FPFRAME Pulse Width Register    = Tvp - 1</span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="preprocessor">#define SED_VER_PULSE_START_CRT 0x08 // VRTC/FPFRAME Start Position Register = Tvfp - 1</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="preprocessor">#define SED_VER_NONDISP_CRT    0x27 // Vertical Non-Display Period Register = (Tvp + Tvfp + Tvbp) - 1</span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> *****************************************************************************************************</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"> * DUAL LCD Mode is 640x480 @ 60Hz VGA compatible timing.   PCLK = 25.175Mhz (39.722ns)</span></div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment"> *****************************************************************************************************</span></div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment"> *                              LCD MODE HORIZONTAL TIMING PARAMTERS</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"> *                                       |&lt;-------Tha-------&gt;|</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> *                                       |___________________|                     ______</span></div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> * Display Enable   _____________________|                   |____________________|</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> *                                       |                   |</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> * Horizontal Pulse __           ________|___________________|________          __________</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> *                    |_________|        |                   |        |________|</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> *                    |&lt;- Thp -&gt;|        |                   |        |</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> *                    |         |&lt;-Thbp-&gt;|                   |        |</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> *                    |                                      |&lt;-Thfp-&gt;|</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> *                    |&lt;----------------------Tht--------------------&gt;|</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment"> * Tha  - Active Display Time                     = 640 pixels</span></div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"> * Thp  - Horizontal Pulse       = 3.8us/39.72ns  =  96 pixels</span></div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"> * Thfp - Horizontal Front Porch = .595us/39.72ns =  16 pixels</span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"> * Thbp - Horizontal Backporch   = 1.9us/39.72ns  =  48 pixels</span></div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * Tht  - Total Horizontal Time  =                = 800 pixels @ 39.72ns/pixel = 31.776us or 31.47Khz</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> * Correlation between horizontal timing parameters and SED registers</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> *#define SED_HOR_PULSE_WIDTH_LCD 0x0b // HRTC/FPLINE Pulse Width Register       = (Thp/8) - 1</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *#define SED_HOR_PULSE_START_LCD  0x02 // HRTC/FPLINE Start Position Register    = (Thfp/8) - 2</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> *#define SED_HOR_NONDISP_LCD   0x13 // Horizontal Non-Display Period Register = ((Thp + Thfp + Thbp)/8) - 1</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_HOR_PULSE_WIDTH_LCD;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_HOR_PULSE_START_LCD;</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_HOR_NONDISP_LCD;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment"> *                              LCD MODE VERTICAL TIMING PARAMTERS</span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment"> *                                       |&lt;-------Tva-------&gt;|</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment"> *                                       |___________________|                     ______</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * Display Enable   _____________________|                   |_____________________|</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> *                                       |                   |</span></div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * Vertical Pulse   __           ________|___________________|________          __________</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> *                    |_________|        |                   |        |________|</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> *                    |&lt;- Tvp -&gt;|        |                   |        |</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> *                    |         |&lt;-Tvbp-&gt;|                   |        |</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> *                    |                                      |&lt;-Tvfp-&gt;|</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> *                    |&lt;----------------------Tvt--------------------&gt;|</span></div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"> * Tva  - Active Display Time   = 480 lines</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment"> * Tvp  - Vertical Pulse        = 2 lines</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment"> * Tvfp - Vertical Front Porch  = 10 lines</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"> * Tvbp - Vertical Backporch    = 33 lines</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment"> * Tvt  - Total Horizontal Time = 525 lines @ 31.776us/line = 16.682ms or 60Hz</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * Correlation between vertical timing parameters and SED registers</span></div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *#define SED_VER_PULSE_WIDTH_LCD 0x01 // VRTC/FPFRAME Pulse Width Register    = Tvp - 1</span></div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> *#define SED_VER_PULSE_START_LCD 0x09 // VRTC/FPFRAME Start Position Register = Tvfp - 1</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> *#define SED_VER_NONDISP_LCD   0x2c // Vertical Non-Display Period Register = (Tvp + Tvfp + Tvbp) - 1</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_VER_PULSE_WIDTH_LCD;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_VER_PULSE_START_LCD;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">long</span> SED_VER_NONDISP_LCD;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="bits_8h_html"><div class="ttname"><a href="bits_8h.html">bits.h</a></div><div class="ttdoc">Contains Defined Bits.</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
