/*
 * Copyright (c) 2013-2014 Linaro Ltd.
 * Copyright (c) 2015-2017 HiSilicon Technologies Co., Ltd.
 *
 * This program is free software; you can redistribute  it and/or modify it
 * under  the terms of  the GNU General  Public License as published by the
 * Free Software Foundation;  either version 2 of the  License, or (at your
 * option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 *
 */

#include "skeleton.dtsi"
#include <dt-bindings/clock/hi3531d-clock.h>
/ {
	aliases {
		fmc = &fmc;
		serial0 = &uart0;
		spi0 = &spi_bus0;
	};

	clock: clock@12040000 {
		compatible = "hisilicon,hi3531d-clock";
		#address-cells = <1>;
		#size-cells = <1>;
		#clock-cells = <1>;
		#reset-cells = <2>;
		reg = <0x12040000 0x1000>;
	};

	gic: interrupt-controller@10300000 {
		compatible = "arm,cortex-a9-gic";
		#interrupt-cells = <3>;
		#address-cells = <0>;
		interrupt-controller;
		/* gic dist base, gic cpu base , no virtual support */
		reg = <0x10301000 0x1000>, <0x10300100 0x100>;
	 };

	soc {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		ranges;

		sysctrl: system-controller@12050000 {
			compatible = "hisilicon,sysctrl";
			reg = <0x12050000 0x1000>;
			reboot-offset = <0x4>;
			#clock-cells = <1>;
		};

		pmu {
			compatible = "arm,cortex-a9-pmu";
			interrupts = <0 25 4>,
					<0 54 4>;
		};

		amba {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "arm,amba-bus";
			ranges;

			L2: l2-cache@10700000 {
				compatible = "arm,pl310-cache";
				reg = <0x10700000 0x10000>;
				interrupts = <0 55 4>;
				cache-unified;
				cache-level = <2>;
			};

			uart0: uart@12080000 {
				compatible = "arm,pl011", "arm,primecell";
				reg = <0x12080000 0x1000>;
				interrupts = <0 6 4>;
				clocks = <&clock HI3531D_UART0_CLK>;
				clock-names = "apb_pclk";
				status = "disabled";
			};

			uart1: uart@121090000 {
				compatible = "arm,pl011", "arm,primecell";
				reg = <0x12090000 0x1000>;
				interrupts = <0 7 4>;
				clocks = <&clock HI3531D_UART1_CLK>;
				clock-names = "apb_pclk";
				status = "disabled";
			};

			uart2: uart@120a0000 {
				compatible = "arm,pl011", "arm,primecell";
				reg = <0x120a0000 0x1000>;
				interrupts = <0 8 4>;
				clocks = <&clock HI3531D_UART2_CLK>;
				clock-names = "apb_pclk";
				status = "disabled";
			};

			uart3: uart@12130000 {
				compatible = "arm,pl011", "arm,primecell";
				reg = <0x12130000 0x1000>;
				interrupts = <0 20 4>;
				clocks = <&clock HI3531D_UART3_CLK>;
				clock-names = "apb_pclk";
				status = "disabled";
			};

			timer@0x12000000 {
				compatible = "hisilicon,timer";
				/* timer0 & timer1 & timer2*/
				reg = <0x12000000 0x20>, /* clocksource */
					  <0x12000020 0x20>, /* local timer for each cpu */
					  <0x12010000 0x20>;
				interrupts = <0 1 4>, <0 2 4>; /* irq of local timer */
				clocks = <&sysctrl HI3531D_TIME0_0_CLK>;
				clock-names = "timer00";
			};
		};

		/* dual timer 0 and 1 have used for clocksource and local timer */
		dual_timer2: dual_timer@12020000 {
			compatible = "arm,sp804", "arm,primecell";
			/* timer4 & timer5 */
			interrupts = <0 3 4>;
			reg = <0x12020000 0x1000>;
			clocks = <&sysctrl HI3531D_TIME2_4_CLK>,
					<&sysctrl HI3531D_TIME2_5_CLK>,
					<&clock HI3531D_PERIAXI_CLK>;
			clock-names = "timer4", "timer5", "apb_pclk";
			status = "disabled";
		};

		dual_timer3: dual_timer@12030000 {
			compatible = "arm,sp804", "arm,primecell";
			/* timer4 & timer5 */
			interrupts = <0 4 4>;
			reg = <0x12030000 0x1000>;
			clocks = <&sysctrl HI3531D_TIME3_6_CLK>,
					<&sysctrl HI3531D_TIME3_7_CLK>,
					<&clock HI3531D_PERIAXI_CLK>;
			clock-names = "timer6", "timer7", "apb_pclk";
			status = "disabled";
		};


		spi_bus0: spi@120d0000 {
				compatible = "arm,pl022", "arm,primecell";
				arm,primecell-periphid = <0x00800022>;
				reg = <0x120d0000 0x1000>, <0x12120014 0x4>;
				interrupts = <0 14 4>;
				clocks = <&clock HI3531D_SPI0_CLK>;
				clock-names = "apb_pclk";
				status = "disabled";
				#address-cells = <1>;
				#size-cells = <0>;
				hisi,spi_cs_sb = <0>;
				hisi,spi_cs_mask_bit = <0x00000007>;
		};

		sata_phy: phy@11010000 {
			compatible = "hisilicon,hisi-sata-nano-phy";
			reg = <0x11010000 0x10000>;
			#phy-cells = <0>;
		};

		ahci: sata@11010000 {
			compatible = "hisilicon,hisi-ahci";
			reg = <0x11010000 0x1000>;
			interrupts = <0 17 4>;
			phys = <&sata_phy>;
			phy-names = "sata-phy";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		usb_phy: usbphy {
			compatible = "hisilicon,hi3531d-usb2-phy";
			reg = <0x12040000 0x1000>, <0x12120000 0x1000>,
				<0x12010000 0x1000>;
		};

		usb3_phy: phy3 {
			compatible = "hisilicon,hi3531d-usb3-phy";
			reg = <0x11000000 0x10000>, <0x12040000 0x10000>,
				<0x12120000 0x10000>;
			#phy-cells = <0>;
		};

		ehci@0x10120000 {
			compatible = "generic-ehci";
			reg = <0x100c0000 0x10000>;
			interrupts = <0 19 4>;
		};

		ohci@0x10110000 {
			compatible = "generic-ohci";
			reg = <0x100b0000 0x10000>;
			interrupts = <0 18 4>;
		};

		xhci@0x10180000 {
			compatible = "hisilicon,hi3519-xhci", "generic-xhci";
			reg = <0x11000000 0x10000>;
			interrupts = <0 22 4>;
		};

		mdio: mdio@100a03c0 {
			compatible = "hisilicon,hisi-gemac-mdio";
			reg = <0x100a03c0 0x20>;
			clocks = <&clock HI3531D_ETH_CLK>;
			resets = <&clock 0x14c 5>;
			reset-names = "phy_reset";
			#address-cells = <1>;
			#size-cells = <0>;
		};

		higmac: ethernet@100a0000 {
			compatible = "hisilicon,higmac";
			reg = <0x100a0000 0x1000>,<0x1204015c 0x4>;
			interrupts = <0 16 4>;

			clocks = <&clock HI3531D_ETH_CLK>,
					<&clock HI3531D_ETH_MACIF_CLK>;
			clock-names = "higmac_clk",
					"macif_clk";

			resets = <&clock 0x14c 0>,
					<&clock 0x14c 2>,
					<&clock 0x14c 5>;
			reset-names = "port_reset",
					"macif_reset",
					"phy_reset";

			mac-address = [00 00 00 00 00 00];
		};

		fmc: flash-memory-controller@10000000 {
			compatible = "hisilicon,hisi-fmc";
			reg = <0x10000000 0x1000>, <0x14000000 0x1000000>;
			reg-names = "control", "memory";
			clocks = <&clock HI3531D_FMC_CLK>;
			#address-cells = <1>;
			#size-cells = <0>;

			hisfc:spi_nor_controller {
				compatible = "hisilicon,hisi-sfc";
				assigned-clocks = <&clock HI3531D_FMC_CLK>;
				assigned-clock-rates = <24000000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};

			hisnfc:spi_nand_controller {
				compatible = "hisilicon,hisi-spi-nand";
				assigned-clocks = <&clock HI3531D_FMC_CLK>;
				assigned-clock-rates = <24000000>;
				#address-cells = <1>;
				#size-cells = <0>;
			};
		};

		pmux: pinmux@120F0000 {
			compatible = "pinctrl-single";
			reg = <0x120F0000 0x3A8>;
			#address-cells = <1>;
			#size-cells = <1>;
			#gpio-range-cells = <3>;
			ranges;

			pinctrl-single,register-width = <32>;
			pinctrl-single,function-mask = <7>;
			/* pin base, nr pins & gpio function */
			pinctrl-single,gpio-range = <&range 0 54 0
				&range 55 6 1 &range 61 5 0>;

			range: gpio-range {
				#pinctrl-single,gpio-range-cells = <3>;
			};
		};

		hinfc610: parallel-nand-controller@10010000 {
			compatible = "hisilicon,hinfc610-nand";
			reg = <0x10010000 0x10000>, <0x15000000 0x1000000>;
			reg-names = "control", "memory";
			clocks = <&clock HI3531D_NFC_CLK>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	media {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		interrupt-parent = <&gic>;
		ranges;

		osal: osal {
			compatible = "hisilicon,osal";
		};

		sys: sys@12040000 {
			compatible = "hisilicon,hi35xx_sys";
			reg = <0x12040000 0x10000>, <0x12050000 0x10000>,
				<0x12110000 0x10000>, <0x12120000 0x10000>;
			reg-names = "crg", "sys", "ddr", "misc";
		};

		viu: viu@130C0000 {
			compatible = "hisilicon,hi35xx_viu";
			interrupts = <0 28 4>;
			reg = <0x130C0000 0x40000>;
		    reg-names = "viu";
			clocks = <&clock HI3531D_VIU_CLK>;
			clock-names = "viu";
		};

		vou: vou@13020000 {
			compatible = "hisilicon,hi35xx_vou";
			interrupts = <0 30 4>;
			reg = <0x13020000 0x10000>;
		};

		vda: vda@13090000 {
			compatible = "hisilicon,hi35xx_vda";
			interrupts = <0 43 4>;
			reg = <0x13090000 0x10000>;
		};

		ive: ive@13060000 {
			compatible = "hisilicon,hi35xx_ive";
			interrupts = <0 33 4>;
			reg = <0x13060000 0x10000>;
		};

		vgs: vgs@13150000 {
			compatible = "hisilicon,hi35xx_vgs";
			interrupts = <0 35 4>;
			reg = <0x13150000 0x10000>;
		};

		vpss: vpss@13080000 {
				compatible = "hisilicon,hi35xx_vpss";
				interrupts = <0 37 4>, <0 46 4>, <0 47 4>;
				interrupt-names = "vpss0", "vpss1", "vpss2";
				reg = <0x13080000 0x10000>, <0x13110000 0x10000>, <0x13180000 0x10000>;
				reg-names = "vpss0", "vpss1", "vpss2";
		};

		audio: audio@13140000 {
			compatible = "hisilicon,hi35xx_aiao";
			interrupts = <0 40 4>;
			reg = <0x13140000 0x10000>, <0x13120000 0x10000>;
			reg-names = "aiao", "voie";
		};

		vdec: vdec@13170000 {
			compatible = "hisilicon,hi35xx_vdec";
			interrupts = <0 81 4>, <0 83 4>;
			interrupt-names = "vdm", "scd";
			reg = <0x13170000 0xc000>, <0x1317c000 0x4000>;
			reg-names = "vdm", "scd";
		};

		tde: tde@13050000 {
			compatible = "hisilicon,hi35xx_tde";
			interrupts = <0 32 4>;
			reg = <0x13050000 0x1000>;
		};

		jpgd: jpgd@13070000 {
			compatible = "hisilicon,hi35xx_jpgd";
			interrupts = <0 34 4>;
			interrupt-names = "jpgd";
			reg = <0x13070000 0x10000>;
			reg-names = "jpgd";
		};

		vedu: vedu@13040000 {
			compatible = "hisilicon,hi35xx_vedu";
			interrupts = <0 31 4>, <0 36 4>;
			interrupt-names = "vedu0", "vedu1";
			reg = <0x13040000 0x10000>, <0x13100000 0x10000>;
			reg-names = "vedu0", "vedu1";
		};

		jpege: jpege@13130000 {
			compatible = "hisilicon,hi35xx_jpege";
			interrupts = <0 39 4>;
			reg = <0x13130000 0x10000>;
		};

		sys_config_ctrl: sys_config_ctrl {
			compatible = "hisilicon,sys_config_ctrl";
		};
	};
};
