;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	SUB -7, <-20
	DJN -1, @-20
	SPL 0, <336
	JMP @72, #207
	MOV -7, <-20
	SLT 421, 103
	SUB @127, 166
	MOV -1, <-20
	MOV <-30, 9
	SUB @127, 106
	MOV <-30, 9
	SUB #72, @0
	JMP <121, 106
	SUB #72, @0
	CMP 80, -70
	SUB @121, 106
	MOV @-7, <-20
	DJN -1, @7
	MOV -7, <-20
	MOV -7, <-20
	JMP @72, #206
	MOV <-30, 9
	JMP -30, 9
	CMP @121, 106
	SUB @127, 106
	SUB 181, 103
	SUB @127, 106
	CMP -1, <-20
	SPL 0, <336
	JMP -30, 9
	MOV <-30, 9
	SUB @-127, 100
	SUB @-127, 100
	JMN 12, <10
	MOV -7, <-20
	SUB -7, <-20
	SPL 0, <336
	ADD 210, 60
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	MOV -7, <-20
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
