
Efinix FPGA Placement and Routing.
Version: 2023.1.150 
Compiled: Jun 23 2023.

Copyright (C) 2013 - 2023 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T35F324" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.018191 seconds.
	VDB Netlist Checker took 0.015625 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 14.684 MB, end = 14.704 MB, delta = 0.02 MB
	VDB Netlist Checker peak virtual memory usage = 52.296 MB
VDB Netlist Checker resident set memory usage: begin = 26.344 MB, end = 26.66 MB, delta = 0.316 MB
	VDB Netlist Checker peak resident set memory usage = 62.388 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.interface.csv'.
Successfully processed interface constraints file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.interface.csv".
Creating interface clock buffer tx_fastclk~CLKBUF.
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #222(DdrCtrl_RID_0[7]) has no fanout.
Removing input.
logical_block #223(DdrCtrl_RID_0[6]) has no fanout.
Removing input.
logical_block #224(DdrCtrl_RID_0[5]) has no fanout.
Removing input.
logical_block #225(DdrCtrl_RID_0[4]) has no fanout.
Removing input.
logical_block #226(DdrCtrl_RID_0[3]) has no fanout.
Removing input.
logical_block #227(DdrCtrl_RID_0[2]) has no fanout.
Removing input.
logical_block #228(DdrCtrl_RID_0[1]) has no fanout.
Removing input.
logical_block #229(DdrCtrl_RID_0[0]) has no fanout.
Removing input.
logical_block #358(DdrCtrl_RLAST_0) has no fanout.
Removing input.
logical_block #361(DdrCtrl_RRESP_0[1]) has no fanout.
Removing input.
logical_block #362(DdrCtrl_RRESP_0[0]) has no fanout.
Removing input.
logical_block #363(DdrCtrl_BID_0[7]) has no fanout.
Removing input.
logical_block #364(DdrCtrl_BID_0[6]) has no fanout.
Removing input.
logical_block #365(DdrCtrl_BID_0[5]) has no fanout.
Removing input.
logical_block #366(DdrCtrl_BID_0[4]) has no fanout.
Removing input.
logical_block #367(DdrCtrl_BID_0[3]) has no fanout.
Removing input.
logical_block #368(DdrCtrl_BID_0[2]) has no fanout.
Removing input.
logical_block #369(DdrCtrl_BID_0[1]) has no fanout.
Removing input.
logical_block #370(DdrCtrl_BID_0[0]) has no fanout.
Removing input.
logical_block #381(cmos_pclk) has no fanout.
Removing input.
Pass 0: Swept away 20 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 20 blocks in total.
Removed 0 LUT buffers.
Sweeped away 20 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.vdb".
Netlist pre-processing took 0.0904595 seconds.
	Netlist pre-processing took 0.015625 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 11.992 MB, end = 18.08 MB, delta = 6.088 MB
	Netlist pre-processing peak virtual memory usage = 52.296 MB
Netlist pre-processing resident set memory usage: begin = 23.456 MB, end = 30.164 MB, delta = 6.708 MB
	Netlist pre-processing peak resident set memory usage = 62.388 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/work_pnr\T35_Sensor_DDR3_LCD_Test.net_proto" took 0.002 seconds
Creating IO constraints file 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/work_pnr\T35_Sensor_DDR3_LCD_Test.io_place'
Packing took 0.0108373 seconds.
	Packing took 0 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 23.568 MB, end = 24.236 MB, delta = 0.668 MB
	Packing peak virtual memory usage = 52.296 MB
Packing resident set memory usage: begin = 35.776 MB, end = 36.712 MB, delta = 0.936 MB
	Packing peak resident set memory usage = 62.388 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/work_pnr\T35_Sensor_DDR3_LCD_Test.net_proto
Read proto netlist for file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/work_pnr\T35_Sensor_DDR3_LCD_Test.net_proto" took 0.025 seconds
Setup net and block data structure took 0.041 seconds
Packed netlist loading took 0.0908312 seconds.
	Packed netlist loading took 0.03125 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 24.236 MB, end = 38.72 MB, delta = 14.484 MB
	Packed netlist loading peak virtual memory usage = 77.92 MB
Packed netlist loading resident set memory usage: begin = 36.716 MB, end = 50.82 MB, delta = 14.104 MB
	Packed netlist loading peak resident set memory usage = 89.868 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

WARNING(1): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:16] No valid object(s) found for 'Ddr_Clk'
WARNING(2): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:16] No valid pin(s) found for clock
WARNING(3): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:16] Unable to run 'create_clock' constraint due to warnings found
WARNING(4): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:17] No valid object(s) found for 'clk_cmos'
WARNING(5): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:17] No valid pin(s) found for clock
WARNING(6): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:17] Unable to run 'create_clock' constraint due to warnings found
WARNING(7): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:21] No valid object(s) found for 'cmos_pclk'
WARNING(8): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:21] No valid pin(s) found for clock
WARNING(9): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:21] Unable to run 'create_clock' constraint due to warnings found
WARNING(10): No ports matched 'cmos_pclk'
WARNING(11): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:29] Invalid option value '<USER_PERIOD>' specified for -period
WARNING(12): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:29] Unable to run 'create_clock' constraint due to warnings found
WARNING(13): No ports matched 'DdrCtrl_BID_0[*]'
WARNING(14): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:141] No valid object(s) found for ''
WARNING(15): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:141] set_input_delay: No valid input port(s) found
WARNING(16): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:141] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(17): No ports matched 'DdrCtrl_BID_0[*]'
WARNING(18): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:142] No valid object(s) found for ''
WARNING(19): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:142] set_input_delay: No valid input port(s) found
WARNING(20): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:142] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(21): No ports matched 'DdrCtrl_RID_0[*]'
WARNING(22): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:147] No valid object(s) found for ''
WARNING(23): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:147] set_input_delay: No valid input port(s) found
WARNING(24): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:147] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(25): No ports matched 'DdrCtrl_RID_0[*]'
WARNING(26): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:148] No valid object(s) found for ''
WARNING(27): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:148] set_input_delay: No valid input port(s) found
WARNING(28): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:148] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(29): No ports matched 'DdrCtrl_RLAST_0'
WARNING(30): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:149] No valid object(s) found for ''
WARNING(31): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:149] set_input_delay: No valid input port(s) found
WARNING(32): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:149] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(33): No ports matched 'DdrCtrl_RLAST_0'
WARNING(34): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:150] No valid object(s) found for ''
WARNING(35): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:150] set_input_delay: No valid input port(s) found
WARNING(36): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:150] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(37): No ports matched 'DdrCtrl_RRESP_0[1]'
WARNING(38): No ports matched 'DdrCtrl_RRESP_0[0]'
WARNING(39): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:151] No valid object(s) found for ''
WARNING(40): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:151] set_input_delay: No valid input port(s) found
WARNING(41): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:151] Unable to run 'set_input_delay' constraint due to warnings found
WARNING(42): No ports matched 'DdrCtrl_RRESP_0[1]'
WARNING(43): No ports matched 'DdrCtrl_RRESP_0[0]'
WARNING(44): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:152] No valid object(s) found for ''
WARNING(45): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:152] set_input_delay: No valid input port(s) found
WARNING(46): [SDC D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc:152] Unable to run 'set_input_delay' constraint due to warnings found

SDC file 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/T35_Sensor_DDR3_LCD_Test.sdc' parsed successfully.
3 clocks (including virtual clocks), 132 inputs and 248 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.interface.csv'.
Successfully processed interface constraints file "D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.interface.csv".
Writing IO placement constraints to 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow\T35_Sensor_DDR3_LCD_Test.interface.io'.

Reading placement constraints from 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow\T35_Sensor_DDR3_LCD_Test.interface.io'.

Reading placement constraints from 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/work_pnr\T35_Sensor_DDR3_LCD_Test.io_place'.
WARNING(47): Clock driver clk_12M_i should use the dedicated clock pad.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Found 4 synchronizers as follows: 
	Synchronizer 0:  u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 1:  u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF u_axi4_ctrl/u_W0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF
	Synchronizer 2:  u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[0]~FF u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.rd_rst[1]~FF
	Synchronizer 3:  u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[0]~FF u_axi4_ctrl/u_R0_FIFO/u_efx_fifo_top/genblk2.wr_rst[1]~FF
Create D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow\T35_Sensor_DDR3_LCD_Test_after_qp.qdelay
QPLACER STATIC DB USAGE DISABLED
NumRegions 1
Starting Global Placer with 6 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1       20668            1428        13.3%
          2       13554            1428        25.4%
          3       11028            1850        33.8%
          4       11785            1217        38.6%
          5        9787             571        46.4%
          6        9367             647        55.5%
          7        9715            -219        59.7%
          8       10490             -97        67.4%
          9       10279            -109        75.9%
         10       10344             980        80.9%
         11       10382             769        83.3%
         12       10757             769        84.1%
         13       10955            1639        85.8%
         14       11390             769        86.3%
         15       11390             980        86.8%
         16       11522             773        87.6%
         17       11733             773        88.6%
         18       12182             562        89.5%
         19       10210             562        89.5%
         20       10218            -439        90.8%
         21       10216            -304        91.4%
         22       10167            -109        92.0%
         23       10166             985        92.6%
         24       10152             761        93.1%
         25       10075             761        93.6%
         26       10135             486        94.1%
         27       10132             486        95.1%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       10075            2850        30.0
          1        8711            2659        30.0
          2        8319            2659        30.0
          3        7927            2821        30.0
          4        7468            2821        30.0
          5        7184            2548        30.0
          6        7339            2510        30.0
          7        7134            2579        30.0
          8        6839            2535        30.0
          9        6684            2457        30.0
         10        6744            2445        30.0
         11        6646            2406        30.0
         12        6697            2425        30.0
         13        6527            2369        30.0
         14        6604            2734        30.0
         15        6544            2409        30.0
         16        6419            2397        30.0
         17        6185            2397        30.0
         18        6316            2464        30.0
         19        6307            2801        30.0
         20        6257            2557        30.0
         21        6197            2557        30.0
         22        6138            2513        30.0
         23        6119            2513        30.0
         24        6060            2513        30.0
         25        6023            2406        30.0
         26        6058            2406        30.0
         27        6026            2406        29.6
         28        5988            2444        29.3
         29        5954            2481        29.0
         30        5955            2473        28.5
         31        5897            2561        26.4
         32        5868            2473        24.0
Generate D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow\T35_Sensor_DDR3_LCD_Test_after_qp.qdelay
Placement successful: 844 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.128087 at 130,59
Congestion-weighted HPWL per net: 3.92806

Reading placement constraints from 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.qplace'.
Finished Realigning Types (106 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'D:/LearningMaterials/FPGA_Competition/VF-T35F324_Board_HDK_Info_V1.51/06_FPGA_Examples_Image/02_AR0135_DVP_DDR3_LVDS_1024600/Efinity/outflow/T35_Sensor_DDR3_LCD_Test.place'
Placement took 4.52734 seconds.
	Placement took 2.35938 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 47.468 MB, end = 63.772 MB, delta = 16.304 MB
	Placement peak virtual memory usage = 203.136 MB
Placement resident set memory usage: begin = 59.972 MB, end = 73.28 MB, delta = 13.308 MB
	Placement peak resident set memory usage = 211.232 MB
***** Ending stage placement *****

