--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/home/haein/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml telescope.twx telescope.ncd -o telescope.twr telescope.pcf

Design file:              telescope.ncd
Physical constraint file: telescope.pcf
Device,package,speed:     xc5vlx50,ff676,-2 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1289 paths analyzed, 350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Paths for end point slowClocker_5 (SLICE_X45Y23.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X46Y19.A1      net (fanout=2)        0.759   prescaler<2>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.628ns (1.081ns logic, 2.547ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.089 - 1.228)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y19.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X46Y19.A2      net (fanout=2)        0.537   prescaler<7>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.406ns (1.081ns logic, 2.325ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_5 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X46Y19.A3      net (fanout=2)        0.516   prescaler<0>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.448   slowClocker<7>
                                                       slowClocker_5
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (1.081ns logic, 2.304ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_6 (SLICE_X45Y23.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X46Y19.A1      net (fanout=2)        0.759   prescaler<2>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.080ns logic, 2.547ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.089 - 1.228)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y19.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X46Y19.A2      net (fanout=2)        0.537   prescaler<7>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.080ns logic, 2.325ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X46Y19.A3      net (fanout=2)        0.516   prescaler<0>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_6
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.080ns logic, 2.304ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point slowClocker_7 (SLICE_X45Y23.SR), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     36.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_2 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.627ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_2 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.CQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_2
    SLICE_X46Y19.A1      net (fanout=2)        0.759   prescaler<2>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.627ns (1.080ns logic, 2.547ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_7 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.405ns (Levels of Logic = 3)
  Clock Path Skew:      -0.139ns (1.089 - 1.228)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_7 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y19.DQ      Tcko                  0.375   prescaler<7>
                                                       prescaler_7
    SLICE_X46Y19.A2      net (fanout=2)        0.537   prescaler<7>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.405ns (1.080ns logic, 2.325ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               prescaler_0 (FF)
  Destination:          slowClocker_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      3.384ns (Levels of Logic = 3)
  Clock Path Skew:      -0.137ns (1.089 - 1.226)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: prescaler_0 to slowClocker_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y18.AQ      Tcko                  0.375   prescaler<3>
                                                       prescaler_0
    SLICE_X46Y19.A3      net (fanout=2)        0.516   prescaler<0>
    SLICE_X46Y19.A       Tilo                  0.086   slowClocker_cmp_eq000010
                                                       slowClocker_cmp_eq000010
    SLICE_X44Y20.D1      net (fanout=1)        0.748   slowClocker_cmp_eq000010
    SLICE_X44Y20.D       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_cmp_eq000064
    SLICE_X44Y20.C4      net (fanout=8)        0.480   slowClocker_cmp_eq0000
    SLICE_X44Y20.C       Tilo                  0.086   slowClocker_cmp_eq0000
                                                       slowClocker_and00001
    SLICE_X45Y23.SR      net (fanout=3)        0.560   slowClocker_and0000
    SLICE_X45Y23.CLK     Tsrck                 0.447   slowClocker<7>
                                                       slowClocker_7
    -------------------------------------------------  ---------------------------
    Total                                      3.384ns (1.080ns logic, 2.304ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/ct_mots/carry (SLICE_X50Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/ct_mots/compte_0 (FF)
  Destination:          make_tel_a.r_lmk/ct_mots/carry (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.149 - 0.110)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/ct_mots/compte_0 to make_tel_a.r_lmk/ct_mots/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y47.BQ      Tcko                  0.345   make_tel_a.r_lmk/ct_mots/compte<2>
                                                       make_tel_a.r_lmk/ct_mots/compte_0
    SLICE_X50Y45.A6      net (fanout=5)        0.260   make_tel_a.r_lmk/ct_mots/compte<0>
    SLICE_X50Y45.CLK     Tah         (-Th)     0.156   make_tel_a.r_lmk/ct_mots/carry
                                                       make_tel_a.r_lmk/ct_mots/compte_cmp_eq00001
                                                       make_tel_a.r_lmk/ct_mots/carry
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.189ns logic, 0.260ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/scaler/carry (SLICE_X49Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/mw/scaler/compte_0 (FF)
  Destination:          make_tel_a.r_lmk/mw/scaler/carry (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.418ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.108 - 0.107)
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/mw/scaler/compte_0 to make_tel_a.r_lmk/mw/scaler/carry
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y48.AQ      Tcko                  0.364   make_tel_a.r_lmk/mw/scaler/compte<0>
                                                       make_tel_a.r_lmk/mw/scaler/compte_0
    SLICE_X49Y49.BX      net (fanout=2)        0.247   make_tel_a.r_lmk/mw/scaler/compte<0>
    SLICE_X49Y49.CLK     Tckdi       (-Th)     0.193   make_tel_a.r_lmk/mw/scaler/carry
                                                       make_tel_a.r_lmk/mw/scaler/carry
    -------------------------------------------------  ---------------------------
    Total                                      0.418ns (0.171ns logic, 0.247ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.r_lmk/mw/shiftReg_19 (SLICE_X46Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               make_tel_a.r_lmk/mw/shiftReg_18 (FF)
  Destination:          make_tel_a.r_lmk/mw/shiftReg_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25MHz rising at 40.000ns
  Destination Clock:    clk25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: make_tel_a.r_lmk/mw/shiftReg_18 to make_tel_a.r_lmk/mw/shiftReg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y57.CQ      Tcko                  0.345   make_tel_a.r_lmk/mw/shiftReg<19>
                                                       make_tel_a.r_lmk/mw/shiftReg_18
    SLICE_X46Y57.D6      net (fanout=1)        0.235   make_tel_a.r_lmk/mw/shiftReg<18>
    SLICE_X46Y57.CLK     Tah         (-Th)     0.155   make_tel_a.r_lmk/mw/shiftReg<19>
                                                       make_tel_a.r_lmk/mw/shiftReg_mux0000<19>1
                                                       make_tel_a.r_lmk/mw/shiftReg_19
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.190ns logic, 0.235ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN1
  Clock network: clk25MHz
--------------------------------------------------------------------------------
Slack: 38.502ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: clk25MHz_BUFG/I0
  Logical resource: clk25MHz_BUFG/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: clk25MHz1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 4.00 to 10 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 647 paths analyzed, 553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.299ns.
--------------------------------------------------------------------------------

Paths for end point fLink/sync_50 (SLICE_X42Y71.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          fLink/sync_50 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.853ns (Levels of Logic = 1)
  Clock Path Skew:      -0.176ns (1.308 - 1.484)
  Source Clock:         clk25MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.270ns

  Clock Uncertainty:          0.270ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.161ns

  Maximum Data Path: reset to fLink/sync_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y27.AQ      Tcko                  0.375   reset
                                                       reset
    SLICE_X35Y75.D4      net (fanout=1192)     2.497   reset
    SLICE_X35Y75.D       Tilo                  0.086   fLink/sync_50_not0001_inv
                                                       fLink/sync_50_and00001
    SLICE_X42Y71.CE      net (fanout=1)        0.701   fLink/sync_50_not0001_inv
    SLICE_X42Y71.CLK     Tceck                 0.194   fLink/sync_50
                                                       fLink/sync_50
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.655ns logic, 3.198ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (SLICE_X47Y74.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.722ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (1.031 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.BQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    SLICE_X48Y78.A2      net (fanout=11)       1.088   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    SLICE_X48Y78.AMUX    Tilo                  0.209   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    SLICE_X47Y74.A1      net (fanout=1)        1.022   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<0>
    SLICE_X47Y74.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.722ns (0.612ns logic, 2.110ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (1.031 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.AQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    SLICE_X48Y78.A1      net (fanout=10)       1.042   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    SLICE_X48Y78.AMUX    Tilo                  0.210   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    SLICE_X47Y74.A1      net (fanout=1)        1.022   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<0>
    SLICE_X47Y74.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.677ns (0.613ns logic, 2.064ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.503ns (Levels of Logic = 2)
  Clock Path Skew:      -0.162ns (1.031 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.DQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3
    SLICE_X48Y78.A4      net (fanout=11)       0.874   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
    SLICE_X48Y78.AMUX    Tilo                  0.204   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<5>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    SLICE_X47Y74.A1      net (fanout=1)        1.022   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<0>
    SLICE_X47Y74.CLK     Tas                   0.028   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_0
    -------------------------------------------------  ---------------------------
    Total                                      2.503ns (0.607ns logic, 1.896ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (SLICE_X48Y70.A1), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (1.019 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.DQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_3
    SLICE_X48Y76.B4      net (fanout=11)       1.128   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
    SLICE_X48Y76.BMUX    Tilo                  0.212   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X48Y70.A1      net (fanout=1)        0.907   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X48Y70.CLK     Tas                   0.006   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.593ns logic, 2.035ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.597ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (1.019 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.AQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_0
    SLICE_X48Y76.B1      net (fanout=10)       1.091   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<0>
    SLICE_X48Y76.BMUX    Tilo                  0.218   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X48Y70.A1      net (fanout=1)        0.907   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X48Y70.CLK     Tas                   0.006   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.597ns (0.599ns logic, 1.998ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.174ns (1.019 - 1.193)
  Source Clock:         fLink/clk100MHz rising at 0.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1 to fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y82.BQ      Tcko                  0.375   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1_1
    SLICE_X48Y76.B2      net (fanout=11)       1.071   fLink/fifo3/BU2/U0/grf.rf/gl0.rd/rpntr/count_d1<1>
    SLICE_X48Y76.BMUX    Tilo                  0.218   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMB
    SLICE_X48Y70.A1      net (fanout=1)        0.907   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<8>
    SLICE_X48Y70.CLK     Tas                   0.006   fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i<11>
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8_rstpot
                                                       fLink/fifo3/BU2/U0/grf.rf/mem/gdm.dm/dout_i_8
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (0.599ns logic, 1.978ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (SLICE_X48Y59.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/LSB_7 (FF)
  Destination:          fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.478 - 0.446)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/LSB_7 to fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y58.DQ      Tcko                  0.345   fLink/LSB<7>
                                                       fLink/LSB_7
    SLICE_X48Y59.AI      net (fanout=2)        0.218   fLink/LSB<7>
    SLICE_X48Y59.CLK     Tdh         (-Th)     0.217   fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<11>
                                                       fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM2_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.128ns logic, 0.218ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (SLICE_X48Y57.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/MSB_4 (FF)
  Destination:          fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.474 - 0.444)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/MSB_4 to fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y57.AQ      Tcko                  0.345   fLink/MSB<7>
                                                       fLink/MSB_4
    SLICE_X48Y57.DI      net (fanout=3)        0.223   fLink/MSB<4>
    SLICE_X48Y57.CLK     Tdh         (-Th)     0.213   fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<12>
                                                       fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.132ns logic, 0.223ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (SLICE_X49Y80.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 (FF)
  Destination:          fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.483 - 0.441)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk100MHz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3 to fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y80.DQ      Tcko                  0.345   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_3
    SLICE_X49Y80.DX      net (fanout=1)        0.244   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<3>
    SLICE_X49Y80.CLK     Tckdi       (-Th)     0.184   fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1<3>
                                                       fLink/fifo3/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_d1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.405ns (0.161ns logic, 0.244ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT3_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 4.00 to 10 nS  

--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<12>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.820ns (Twph)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<12>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SP/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------
Slack: 8.360ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.820ns (Twpl)
  Physical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/_varindex0000<12>/CLK
  Logical resource: fLink/fifo1/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SP/CLK
  Location pin: SLICE_X48Y57.CLK
  Clock network: fLink/clk100MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 16.00 to 2.500 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 16.00 to 2.500 nS  

--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT2
  Location pin: PLL_ADV_X0Y3.CLKOUT2
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 1.002ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y30.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT2_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 8.00 to 5 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.498ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 8.00 to 5 nS  

--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tpllper_CLKOUT)
  Physical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Logical resource: fLink/clkgen_inst/inst_the_pll/PLL_ADV_INST/CLKOUT1
  Location pin: PLL_ADV_X0Y3.CLKOUT1
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------
Slack: 3.502ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Logical resource: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: fLink/clkgen_inst/inst_the_pll/CLKOUT1_BUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from  NET "clk25MHz1" 
PERIOD = 40 ns HIGH 50%;  divided by 2.00 to 20 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5397 paths analyzed, 864 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.378ns.
--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (SLICE_X49Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/cptest_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.619 - 2.775)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/cptest_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y51.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X51Y38.D3      net (fanout=56)       1.737   fLink/SR_sig
    SLICE_X51Y38.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X49Y56.CE      net (fanout=23)       1.401   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X49Y56.CLK     Tceck                 0.194   fLink/DESER_GEN.deser_H/deser_inst/cptest<3>
                                                       fLink/DESER_GEN.deser_H/deser_inst/cptest_0
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.655ns logic, 3.138ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (SLICE_X49Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/cptest_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.619 - 2.775)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/cptest_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y51.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X51Y38.D3      net (fanout=56)       1.737   fLink/SR_sig
    SLICE_X51Y38.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X49Y56.CE      net (fanout=23)       1.401   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X49Y56.CLK     Tceck                 0.194   fLink/DESER_GEN.deser_H/deser_inst/cptest<3>
                                                       fLink/DESER_GEN.deser_H/deser_inst/cptest_1
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.655ns logic, 3.138ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.deser_H/deser_inst/cptest_2 (SLICE_X49Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.811ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fLink/SR_sig (FF)
  Destination:          fLink/DESER_GEN.deser_H/deser_inst/cptest_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.156ns (2.619 - 2.775)
  Source Clock:         fLink/clk100MHz rising at 10.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: fLink/SR_sig to fLink/DESER_GEN.deser_H/deser_inst/cptest_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y51.AQ      Tcko                  0.375   fLink/SR_sig
                                                       fLink/SR_sig
    SLICE_X51Y38.D3      net (fanout=56)       1.737   fLink/SR_sig
    SLICE_X51Y38.D       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_V5.U_CS_GANDX_SRL_V5/gand_dly1<7>
                                                       fLink/deser_VM/deser_inst/RESET_inv1_INV_0
    SLICE_X49Y56.CE      net (fanout=23)       1.401   fLink/DESER_GEN.deser_H/deser_inst/RESET_inv
    SLICE_X49Y56.CLK     Tceck                 0.194   fLink/DESER_GEN.deser_H/deser_inst/cptest<3>
                                                       fLink/DESER_GEN.deser_H/deser_inst/cptest_2
    -------------------------------------------------  ---------------------------
    Total                                      3.793ns (0.655ns logic, 3.138ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_3 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.620ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (2.862 - 2.614)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_3 to fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y51.DQ      Tcko                  0.345   fLink/hout<3>
                                                       fLink/hout_3
    OLOGIC_X2Y103.D4     net (fanout=2)        0.248   fLink/hout<3>
    OLOGIC_X2Y103.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.620ns (0.372ns logic, 0.248ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_0 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.737ns (Levels of Logic = 0)
  Clock Path Skew:      0.248ns (2.862 - 2.614)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_0 to fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y51.AQ      Tcko                  0.345   fLink/hout<3>
                                                       fLink/hout_0
    OLOGIC_X2Y103.D1     net (fanout=2)        0.365   fLink/hout<0>
    OLOGIC_X2Y103.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.372ns logic, 0.365ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (OLOGIC_X2Y103.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.252ns (requirement - (clock path skew + uncertainty - data path))
  Source:               fLink/hout_4 (FF)
  Destination:          fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.762ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (2.862 - 2.592)
  Source Clock:         fLink/clk100MHz rising at 20.000ns
  Destination Clock:    fLink/clk50MHz rising at 20.000ns
  Clock Uncertainty:    0.240ns

  Clock Uncertainty:          0.240ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.228ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: fLink/hout_4 to fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y48.AQ      Tcko                  0.345   fLink/hout<7>
                                                       fLink/hout_4
    OLOGIC_X2Y103.D5     net (fanout=2)        0.390   fLink/hout<4>
    OLOGIC_X2Y103.CLKDIV Tosckd_D    (-Th)    -0.027   fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
                                                       fLink/DESER_GEN.ser_VM/OSER8B_inst/moserdes_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.762ns (0.372ns logic, 0.390ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "fLink/clkgen_inst/inst_the_pll/CLKOUT0_BUF" derived from
 NET "clk25MHz1" PERIOD = 40 ns HIGH 50%;
 divided by 2.00 to 20 nS  

--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_H/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y99.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/DESER_GEN.deser_L/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y97.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------
Slack: 16.668ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.332ns (300.120MHz) (Tiodper_C)
  Physical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Logical resource: fLink/deser_VM/deser_inst/AISER8b/SIN_delay/C
  Location pin: IODELAY_X2Y91.C
  Clock network: fLink/clk50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2993221 paths analyzed, 24190 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.977ns.
--------------------------------------------------------------------------------

Paths for end point q2/blockTrig/baseMean/sMeani_13 (SLICE_X46Y38.D2), 27846 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 7)
  Clock Path Skew:      -0.096ns (1.141 - 1.237)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU4  Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X48Y32.B2      net (fanout=4)        2.065   q2/blockTrig/baseMean/pretrigOut<10>
    SLICE_X48Y32.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11
    SLICE_X50Y30.C2      net (fanout=1)        0.799   N1955
    SLICE_X50Y30.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<10>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X51Y30.AX      net (fanout=2)        0.536   q2/blockTrig/baseMean/sSum_mux0003<12>
    SLICE_X51Y30.CMUX    Taxd                  0.518   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X46Y36.B5      net (fanout=11)       0.890   q2/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X46Y36.B       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3_SW1
    SLICE_X46Y36.A1      net (fanout=1)        0.866   N2229
    SLICE_X46Y36.A       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3
    SLICE_X46Y38.D2      net (fanout=1)        1.396   N1993
    SLICE_X46Y38.CLK     Tas                   0.029   q2/blockTrig/baseMean/sMeani<13>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>
                                                       q2/blockTrig/baseMean/sMeani_13
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (3.294ns logic, 6.552ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.812ns (Levels of Logic = 7)
  Clock Path Skew:      -0.096ns (1.141 - 1.237)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU4  Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X48Y32.B2      net (fanout=4)        2.065   q2/blockTrig/baseMean/pretrigOut<10>
    SLICE_X48Y32.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11
    SLICE_X50Y30.C2      net (fanout=1)        0.799   N1955
    SLICE_X50Y30.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<10>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X51Y30.AX      net (fanout=2)        0.536   q2/blockTrig/baseMean/sSum_mux0003<12>
    SLICE_X51Y30.DMUX    Taxd                  0.542   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X46Y36.B3      net (fanout=12)       0.832   q2/blockTrig/baseMean/sSum_mux0000<15>
    SLICE_X46Y36.B       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3_SW1
    SLICE_X46Y36.A1      net (fanout=1)        0.866   N2229
    SLICE_X46Y36.A       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3
    SLICE_X46Y38.D2      net (fanout=1)        1.396   N1993
    SLICE_X46Y38.CLK     Tas                   0.029   q2/blockTrig/baseMean/sMeani<13>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>
                                                       q2/blockTrig/baseMean/sMeani_13
    -------------------------------------------------  ---------------------------
    Total                                      9.812ns (3.318ns logic, 6.494ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.788ns (Levels of Logic = 8)
  Clock Path Skew:      -0.101ns (1.141 - 1.242)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOADOL12 Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X43Y32.A1      net (fanout=4)        1.438   q2/blockTrig/baseMean/pretrigOut<6>
    SLICE_X43Y32.A       Tilo                  0.086   N1931
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW7
    SLICE_X50Y29.C2      net (fanout=1)        1.044   N1931
    SLICE_X50Y29.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<6>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X50Y30.CIN     net (fanout=1)        0.009   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<7>
    SLICE_X50Y30.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X51Y29.AX      net (fanout=2)        0.706   q2/blockTrig/baseMean/sSum_mux0003<8>
    SLICE_X51Y29.COUT    Taxcy                 0.366   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/dout_tmp
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X51Y30.CIN     net (fanout=1)        0.009   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<11>
    SLICE_X51Y30.CMUX    Tcinc                 0.288   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X46Y36.B5      net (fanout=11)       0.890   q2/blockTrig/baseMean/sSum_mux0000<14>
    SLICE_X46Y36.B       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3_SW1
    SLICE_X46Y36.A1      net (fanout=1)        0.866   N2229
    SLICE_X46Y36.A       Tilo                  0.086   q2/blockTrig/basePretrig<7>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>_SW3
    SLICE_X46Y38.D2      net (fanout=1)        1.396   N1993
    SLICE_X46Y38.CLK     Tas                   0.029   q2/blockTrig/baseMean/sMeani<13>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<8>
                                                       q2/blockTrig/baseMean/sMeani_13
    -------------------------------------------------  ---------------------------
    Total                                      9.788ns (3.430ns logic, 6.358ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Paths for end point make_tel_a.scBloc_a/picItfBloc/busData_2 (SLICE_X23Y77.CX), 2172 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.rd (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.681ns (Levels of Logic = 8)
  Clock Path Skew:      -0.085ns (1.059 - 1.144)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.rd to make_tel_a.scBloc_a/picItfBloc/busData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y86.CQ      Tcko                  0.396   make_tel_a.scBloc_a/usb/slowCtBus.rd
                                                       make_tel_a.scBloc_a/usb/slowCtBus.rd
    SLICE_X26Y76.A5      net (fanout=42)       1.230   make_tel_a.scBloc_a/usb/slowCtBus.rd
    SLICE_X26Y76.A       Tilo                  0.086   make_tel_a.scBloc_a/usb/slowCtBus.addr_7
                                                       make_tel_a.scBloc_a/slowCtBus_rd1
    SLICE_X29Y81.C2      net (fanout=121)      1.332   slowCtBus_rd
    SLICE_X29Y81.C       Tilo                  0.086   ql1/waverFast/segAdRd<1>
                                                       i1/waverFast/decodSeg_and0000_SW1
    SLICE_X29Y85.B3      net (fanout=1)        0.744   N2016
    SLICE_X29Y85.B       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y85.C3      net (fanout=5)        0.684   i1/waverFast/decodSeg
    SLICE_X30Y85.C       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<1>1
    SLICE_X32Y90.B2      net (fanout=8)        1.330   i1/waverFast/segAdRd<1>
    SLICE_X32Y90.BMUX    Tilo                  0.218   i1/waverFast/segsOut<5>
                                                       i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X35Y90.D6      net (fanout=2)        0.261   i1/waverFast/segsOut<2>
    SLICE_X35Y90.D       Tilo                  0.086   slowCtBusRd<2>310
                                                       slowCtBusRd<2>310
    SLICE_X18Y79.A3      net (fanout=1)        1.754   slowCtBusRd<2>310
    SLICE_X18Y79.A       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>315
    SLICE_X18Y79.B4      net (fanout=1)        0.450   slowCtBusRd<2>315
    SLICE_X18Y79.B       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>414
    SLICE_X23Y77.CX      net (fanout=2)        0.680   slowCtBusRd<2>
    SLICE_X23Y77.CLK     Tdick                 0.000   make_tel_a.scBloc_a/picItfBloc/busData<3>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.681ns (1.216ns logic, 8.465ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/usb/slowCtBus.addr_6 (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.703ns (Levels of Logic = 8)
  Clock Path Skew:      -0.051ns (0.452 - 0.503)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/usb/slowCtBus.addr_6 to make_tel_a.scBloc_a/picItfBloc/busData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y76.CQ      Tcko                  0.375   make_tel_a.scBloc_a/usb/slowCtBus.addr_7
                                                       make_tel_a.scBloc_a/usb/slowCtBus.addr_6
    SLICE_X27Y69.C6      net (fanout=11)       0.676   make_tel_a.scBloc_a/usb/slowCtBus.addr_6
    SLICE_X27Y69.C       Tilo                  0.086   adc_monitor/aligneur/adcNr<2>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<6>1
    SLICE_X29Y77.C1      net (fanout=48)       1.671   slowCtBus_addr<6>
    SLICE_X29Y77.C       Tilo                  0.086   i1/waverFast/N37
                                                       i1/waverFast/decodSeg_and000011
    SLICE_X29Y85.B1      net (fanout=2)        1.002   i1/waverFast/N37
    SLICE_X29Y85.B       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y85.C3      net (fanout=5)        0.684   i1/waverFast/decodSeg
    SLICE_X30Y85.C       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<1>1
    SLICE_X32Y90.B2      net (fanout=8)        1.330   i1/waverFast/segAdRd<1>
    SLICE_X32Y90.BMUX    Tilo                  0.218   i1/waverFast/segsOut<5>
                                                       i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X35Y90.D6      net (fanout=2)        0.261   i1/waverFast/segsOut<2>
    SLICE_X35Y90.D       Tilo                  0.086   slowCtBusRd<2>310
                                                       slowCtBusRd<2>310
    SLICE_X18Y79.A3      net (fanout=1)        1.754   slowCtBusRd<2>310
    SLICE_X18Y79.A       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>315
    SLICE_X18Y79.B4      net (fanout=1)        0.450   slowCtBusRd<2>315
    SLICE_X18Y79.B       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>414
    SLICE_X23Y77.CX      net (fanout=2)        0.680   slowCtBusRd<2>
    SLICE_X23Y77.CLK     Tdick                 0.000   make_tel_a.scBloc_a/picItfBloc/busData<3>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.703ns (1.195ns logic, 8.508ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6 (FF)
  Destination:          make_tel_a.scBloc_a/picItfBloc/busData_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.704ns (Levels of Logic = 8)
  Clock Path Skew:      -0.020ns (0.452 - 0.472)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6 to make_tel_a.scBloc_a/picItfBloc/busData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y74.CQ      Tcko                  0.375   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_7
                                                       make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X27Y69.C3      net (fanout=11)       0.677   make_tel_a.scBloc_a/picItfBloc/slowCtBusLocal.addr_6
    SLICE_X27Y69.C       Tilo                  0.086   adc_monitor/aligneur/adcNr<2>
                                                       make_tel_a.scBloc_a/slowCtBus_addr<6>1
    SLICE_X29Y77.C1      net (fanout=48)       1.671   slowCtBus_addr<6>
    SLICE_X29Y77.C       Tilo                  0.086   i1/waverFast/N37
                                                       i1/waverFast/decodSeg_and000011
    SLICE_X29Y85.B1      net (fanout=2)        1.002   i1/waverFast/N37
    SLICE_X29Y85.B       Tilo                  0.086   i1/waverFast/decodSegLate
                                                       i1/waverFast/decodSeg_and0000
    SLICE_X30Y85.C3      net (fanout=5)        0.684   i1/waverFast/decodSeg
    SLICE_X30Y85.C       Tilo                  0.086   i1/waverFast/segAdRd<0>
                                                       i1/waverFast/segAdRd<1>1
    SLICE_X32Y90.B2      net (fanout=8)        1.330   i1/waverFast/segAdRd<1>
    SLICE_X32Y90.BMUX    Tilo                  0.218   i1/waverFast/segsOut<5>
                                                       i1/waverFast/make_32_seg.seg/BU2/U0/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB
    SLICE_X35Y90.D6      net (fanout=2)        0.261   i1/waverFast/segsOut<2>
    SLICE_X35Y90.D       Tilo                  0.086   slowCtBusRd<2>310
                                                       slowCtBusRd<2>310
    SLICE_X18Y79.A3      net (fanout=1)        1.754   slowCtBusRd<2>310
    SLICE_X18Y79.A       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>315
    SLICE_X18Y79.B4      net (fanout=1)        0.450   slowCtBusRd<2>315
    SLICE_X18Y79.B       Tilo                  0.086   slowCtBusRd<2>
                                                       slowCtBusRd<2>414
    SLICE_X23Y77.CX      net (fanout=2)        0.680   slowCtBusRd<2>
    SLICE_X23Y77.CLK     Tdick                 0.000   make_tel_a.scBloc_a/picItfBloc/busData<3>
                                                       make_tel_a.scBloc_a/picItfBloc/busData_2
    -------------------------------------------------  ---------------------------
    Total                                      9.704ns (1.195ns logic, 8.509ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point q2/blockTrig/baseMean/sMeani_10 (SLICE_X43Y37.A1), 23988 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.566ns (Levels of Logic = 8)
  Clock Path Skew:      -0.158ns (1.079 - 1.237)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU4  Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X48Y32.B2      net (fanout=4)        2.065   q2/blockTrig/baseMean/pretrigOut<10>
    SLICE_X48Y32.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11
    SLICE_X50Y30.C2      net (fanout=1)        0.799   N1955
    SLICE_X50Y30.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<10>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.COUT    Tbyp                  0.091   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X50Y32.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X50Y32.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<19>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<19>
    SLICE_X51Y31.AX      net (fanout=2)        0.703   q2/blockTrig/baseMean/sSum_mux0003<16>
    SLICE_X51Y31.DMUX    Taxd                  0.542   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X46Y37.A2      net (fanout=7)        0.989   q2/blockTrig/baseMean/sSum_mux0000<19>
    SLICE_X46Y37.A       Tilo                  0.086   q2/blockTrig/baseMean/sMeani<15>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X47Y36.A2      net (fanout=3)        0.630   q2/blockTrig/N38
    SLICE_X47Y36.A       Tilo                  0.086   q2/blockTrig/N3
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.A1      net (fanout=1)        0.972   q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.CLK     Tas                   0.028   q2/blockTrig/baseMean/sMeani<11>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q2/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.566ns (3.408ns logic, 6.158ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.511ns (Levels of Logic = 9)
  Clock Path Skew:      -0.158ns (1.079 - 1.237)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU4  Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X48Y32.B2      net (fanout=4)        2.065   q2/blockTrig/baseMean/pretrigOut<10>
    SLICE_X48Y32.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11
    SLICE_X50Y30.C2      net (fanout=1)        0.799   N1955
    SLICE_X50Y30.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<10>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.COUT    Tbyp                  0.091   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X50Y32.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X50Y32.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<19>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<19>
    SLICE_X51Y31.AX      net (fanout=2)        0.703   q2/blockTrig/baseMean/sSum_mux0003<16>
    SLICE_X51Y31.COUT    Taxcy                 0.366   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X51Y32.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X51Y32.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/sSum<20>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_xor<21>
    SLICE_X46Y37.A4      net (fanout=9)        0.875   q2/blockTrig/baseMean/sSum_mux0000<20>
    SLICE_X46Y37.A       Tilo                  0.086   q2/blockTrig/baseMean/sMeani<15>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X47Y36.A2      net (fanout=3)        0.630   q2/blockTrig/N38
    SLICE_X47Y36.A       Tilo                  0.086   q2/blockTrig/N3
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.A1      net (fanout=1)        0.972   q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.CLK     Tas                   0.028   q2/blockTrig/baseMean/sMeani<11>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q2/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.511ns (3.467ns logic, 6.044ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP (RAM)
  Destination:          q2/blockTrig/baseMean/sMeani_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.477ns (Levels of Logic = 8)
  Clock Path Skew:      -0.158ns (1.079 - 1.237)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP to q2/blockTrig/baseMean/sMeani_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y8.DOBDOU4  Trcko_DO              1.892   q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
                                                       q2/blockTrig/baseMean/make_256_cirBufBsl.pretrigBufCir/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.WIDE_PRIM36.noeccerr.SDP
    SLICE_X48Y32.B2      net (fanout=4)        2.065   q2/blockTrig/baseMean/pretrigOut<10>
    SLICE_X48Y32.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>
                                                       q2/blockTrig/baseMean/meanIn_cmp_eq0000_SW11
    SLICE_X50Y30.C2      net (fanout=1)        0.799   N1955
    SLICE_X50Y30.COUT    Topcyc                0.362   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_lut<10>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<11>
    SLICE_X50Y31.AMUX    Tcina                 0.235   q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
                                                       q2/blockTrig/baseMean/Madd_sSum_mux0003_cy<15>
    SLICE_X51Y30.AX      net (fanout=2)        0.536   q2/blockTrig/baseMean/sSum_mux0003<12>
    SLICE_X51Y30.COUT    Taxcy                 0.366   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X51Y31.CIN     net (fanout=1)        0.000   q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<15>
    SLICE_X51Y31.DMUX    Tcind                 0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       q2/blockTrig/baseMean/Msub_sSum_mux0000_cy<19>
    SLICE_X46Y37.A2      net (fanout=7)        0.989   q2/blockTrig/baseMean/sSum_mux0000<19>
    SLICE_X46Y37.A       Tilo                  0.086   q2/blockTrig/baseMean/sMeani<15>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>110
    SLICE_X47Y36.A2      net (fanout=3)        0.630   q2/blockTrig/N38
    SLICE_X47Y36.A       Tilo                  0.086   q2/blockTrig/N3
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.A1      net (fanout=1)        0.972   q2/blockTrig/baseMean/sMeani_mux0002<11>16
    SLICE_X43Y37.CLK     Tas                   0.028   q2/blockTrig/baseMean/sMeani<11>
                                                       q2/blockTrig/baseMean/sMeani_mux0002<11>101
                                                       q2/blockTrig/baseMean/sMeani_10
    -------------------------------------------------  ---------------------------
    Total                                      9.477ns (3.486ns logic, 5.991ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.108ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_6 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.448 - 0.452)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_6 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.CQ      Tcko                  0.345   sysMonBlock/system_mon/mydready
                                                       sysMonBlock/system_mon/daddr_6
    SYSMON_X0Y0.DADDR6   net (fanout=2)        0.333   sysMonBlock/system_mon/daddr<6>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.229ns logic, 0.333ns route)
                                                       (-220.2% logic, 320.2% route)

--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/din_1 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.088ns (Levels of Logic = 0)
  Clock Path Skew:      -0.028ns (0.448 - 0.476)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/din_1 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y60.BQ      Tcko                  0.345   sysMonBlock/system_mon/din<1>
                                                       sysMonBlock/system_mon/din_1
    SYSMON_X0Y0.DI1      net (fanout=1)        0.336   sysMonBlock/system_mon/din<1>
    SYSMON_X0Y0.DCLK     Tmonckd_DI  (-Th)     0.593   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.088ns (-0.248ns logic, 0.336ns route)
                                                       (-281.8% logic, 381.8% route)

--------------------------------------------------------------------------------

Paths for end point sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (SYSMON_X0Y0.DADDR1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.127ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sysMonBlock/system_mon/daddr_1 (FF)
  Destination:          sysMonBlock/system_mon/sysmon_inst/SYSMON_INST (OTHER)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.448 - 0.452)
  Source Clock:         clk rising at 10.000ns
  Destination Clock:    clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sysMonBlock/system_mon/daddr_1 to sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y61.BQ      Tcko                  0.345   sysMonBlock/system_mon/mydready
                                                       sysMonBlock/system_mon/daddr_1
    SYSMON_X0Y0.DADDR1   net (fanout=2)        0.352   sysMonBlock/system_mon/daddr<1>
    SYSMON_X0Y0.DCLK     Tmonckd_DADR(-Th)     0.574   sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
                                                       sysMonBlock/system_mon/sysmon_inst/SYSMON_INST
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (-0.229ns logic, 0.352ns route)
                                                       (-186.2% logic, 286.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpc)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------
Slack: 2.594ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 7.406ns (135.026MHz) (Tdcmpco)
  Physical resource: delDcm/DCM_ADV_INST/CLK0
  Logical resource: delDcm/DCM_ADV_INST/CLK0
  Location pin: DCM_ADV_X0Y9.CLK0
  Clock network: delDcm/CLK0_BUF
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: delDcm/DCM_ADV_INST/CLKIN
  Logical resource: delDcm/DCM_ADV_INST/CLKIN
  Location pin: DCM_ADV_X0Y9.CLKIN
  Clock network: clk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.753ns.
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_12 (SLICE_X8Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.500 - 0.437)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.DQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X3Y85.B1       net (fanout=6)        0.846   qh1/waverSlow/syncADC
    SLICE_X3Y85.B        Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y81.CE       net (fanout=4)        0.723   qh1/waverSlow/syncADC_inv
    SLICE_X8Y81.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_12
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.656ns logic, 1.569ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_13 (SLICE_X8Y81.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.225ns (Levels of Logic = 1)
  Clock Path Skew:      0.063ns (0.500 - 0.437)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.DQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X3Y85.B1       net (fanout=6)        0.846   qh1/waverSlow/syncADC
    SLICE_X3Y85.B        Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X8Y81.CE       net (fanout=4)        0.723   qh1/waverSlow/syncADC_inv
    SLICE_X8Y81.CLK      Tceck                 0.195   qh1/waverSlow/dataDecim<13>
                                                       qh1/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      2.225ns (0.656ns logic, 1.569ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/dataDecim_8 (SLICE_X2Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               qh1/waverSlow/syncADC (FF)
  Destination:          qh1/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.148 - 0.114)
  Source Clock:         qh1/adcClk rising at 0.000ns
  Destination Clock:    qh1/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: qh1/waverSlow/syncADC to qh1/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y88.DQ       Tcko                  0.375   qh1/waverSlow/syncADC
                                                       qh1/waverSlow/syncADC
    SLICE_X3Y85.B1       net (fanout=6)        0.846   qh1/waverSlow/syncADC
    SLICE_X3Y85.B        Tilo                  0.086   qh1/waverSlow/syncADC_inv
                                                       qh1/waverSlow/syncADC_inv1_INV_0
    SLICE_X2Y83.CE       net (fanout=4)        0.451   qh1/waverSlow/syncADC_inv
    SLICE_X2Y83.CLK      Tceck                 0.193   qh1/waverSlow/dataDecim<11>
                                                       qh1/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.654ns logic, 1.297ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.307ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_9 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.182ns (0.611 - 0.429)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_9 to qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y88.BQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<11>
                                                          qh1/waverSlow/adWrFifo_9
    RAMB36_X0Y17.ADDRAL12   net (fanout=6)        0.406   qh1/waverSlow/adWrFifo<9>
    RAMB36_X0Y17.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.489ns (0.083ns logic, 0.406ns route)
                                                          (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_7 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.611 - 0.434)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_7 to qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y87.DQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<7>
                                                          qh1/waverSlow/adWrFifo_7
    RAMB36_X0Y17.ADDRAL10   net (fanout=6)        0.407   qh1/waverSlow/adWrFifo<7>
    RAMB36_X0Y17.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.490ns (0.083ns logic, 0.407ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Paths for end point qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y17.ADDRAL8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               qh1/waverSlow/adWrFifo_5 (FF)
  Destination:          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.177ns (0.611 - 0.434)
  Source Clock:         qh1/adcClk rising at 10.000ns
  Destination Clock:    qh1/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: qh1/waverSlow/adWrFifo_5 to qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X2Y87.BQ          Tcko                  0.345   qh1/waverSlow/adWrFifo<7>
                                                          qh1/waverSlow/adWrFifo_5
    RAMB36_X0Y17.ADDRAL8    net (fanout=6)        0.409   qh1/waverSlow/adWrFifo<5>
    RAMB36_X0Y17.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          qh1/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.492ns (0.083ns logic, 0.409ns route)
                                                          (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "qh1/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: qh1/ddr_16_1/bufferR/I
  Logical resource: qh1/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y8.I
  Clock network: qh1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y19.CLKARDCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: qh1/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y19.CLKBWRCLKL
  Clock network: qh1/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1668 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.865ns.
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_12 (SLICE_X2Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.141 - 0.107)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.AQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X7Y69.A3       net (fanout=6)        0.524   q2/waverSlow/syncADC
    SLICE_X7Y69.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X2Y64.CE       net (fanout=4)        0.576   q2/waverSlow/syncADC_inv
    SLICE_X2Y64.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<13>
                                                       q2/waverSlow/dataDecim_12
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.654ns logic, 1.100ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_13 (SLICE_X2Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_13 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.754ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.141 - 0.107)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.AQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X7Y69.A3       net (fanout=6)        0.524   q2/waverSlow/syncADC
    SLICE_X7Y69.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X2Y64.CE       net (fanout=4)        0.576   q2/waverSlow/syncADC_inv
    SLICE_X2Y64.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<13>
                                                       q2/waverSlow/dataDecim_13
    -------------------------------------------------  ---------------------------
    Total                                      1.754ns (0.654ns logic, 1.100ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/dataDecim_8 (SLICE_X3Y64.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q2/waverSlow/syncADC (FF)
  Destination:          q2/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.731ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.119 - 0.107)
  Source Clock:         q2/adcClk rising at 0.000ns
  Destination Clock:    q2/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q2/waverSlow/syncADC to q2/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.AQ       Tcko                  0.375   q2/waverSlow/syncADC
                                                       q2/waverSlow/syncADC
    SLICE_X7Y69.A3       net (fanout=6)        0.524   q2/waverSlow/syncADC
    SLICE_X7Y69.A        Tilo                  0.086   q2/waverSlow/dataDecim<3>
                                                       q2/waverSlow/syncADC_inv1_INV_0
    SLICE_X3Y64.CE       net (fanout=4)        0.553   q2/waverSlow/syncADC_inv
    SLICE_X3Y64.CLK      Tceck                 0.193   q2/waverSlow/dataDecim<11>
                                                       q2/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.731ns (0.654ns logic, 1.077ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRBL7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctRdCirc_2 (FF)
  Destination:          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.184ns (0.628 - 0.444)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctRdCirc_2 to q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y63.CQ          Tcko                  0.345   q2/waverSlow/ctRdCirc<3>
                                                          q2/waverSlow/ctRdCirc_2
    RAMB36_X0Y12.ADDRBL7    net (fanout=2)        0.259   q2/waverSlow/ctRdCirc<2>
    RAMB36_X0Y12.CLKBWRCLKL Trckc_ADDRB (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.342ns (0.083ns logic, 0.259ns route)
                                                          (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRAL9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.189ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_4 (FF)
  Destination:          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.384ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.628 - 0.433)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_4 to q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y62.AQ          Tcko                  0.364   q2/waverSlow/ctWrCirc<7>
                                                          q2/waverSlow/ctWrCirc_4
    RAMB36_X0Y12.ADDRAL9    net (fanout=3)        0.282   q2/waverSlow/ctWrCirc<4>
    RAMB36_X0Y12.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.384ns (0.102ns logic, 0.282ns route)
                                                          (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y12.ADDRAL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q2/waverSlow/ctWrCirc_6 (FF)
  Destination:          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.386ns (Levels of Logic = 0)
  Clock Path Skew:      0.195ns (0.628 - 0.433)
  Source Clock:         q2/adcClk rising at 10.000ns
  Destination Clock:    q2/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q2/waverSlow/ctWrCirc_6 to q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X4Y62.CQ          Tcko                  0.364   q2/waverSlow/ctWrCirc<7>
                                                          q2/waverSlow/ctWrCirc_6
    RAMB36_X0Y12.ADDRAL11   net (fanout=4)        0.284   q2/waverSlow/ctWrCirc<6>
    RAMB36_X0Y12.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.386ns (0.102ns logic, 0.284ns route)
                                                          (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q2/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q2/ddr_16_1/bufferR/I
  Logical resource: q2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y5.I
  Clock network: q2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y12.CLKARDCLKL
  Clock network: q2/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: q2/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y12.CLKBWRCLKL
  Clock network: q2/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1676 paths analyzed, 392 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.398ns.
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_8 (SLICE_X1Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.388 - 0.452)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.BQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y52.D5       net (fanout=6)        0.503   q3/waverSlow/syncADC
    SLICE_X6Y52.D        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X1Y50.CE       net (fanout=4)        0.705   q3/waverSlow/syncADC_inv
    SLICE_X1Y50.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<11>
                                                       q3/waverSlow/dataDecim_8
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.654ns logic, 1.208ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_9 (SLICE_X1Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.388 - 0.452)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.BQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y52.D5       net (fanout=6)        0.503   q3/waverSlow/syncADC
    SLICE_X6Y52.D        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X1Y50.CE       net (fanout=4)        0.705   q3/waverSlow/syncADC_inv
    SLICE_X1Y50.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<11>
                                                       q3/waverSlow/dataDecim_9
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.654ns logic, 1.208ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/dataDecim_10 (SLICE_X1Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               q3/waverSlow/syncADC (FF)
  Destination:          q3/waverSlow/dataDecim_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.064ns (0.388 - 0.452)
  Source Clock:         q3/adcClk rising at 0.000ns
  Destination Clock:    q3/adcClk falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: q3/waverSlow/syncADC to q3/waverSlow/dataDecim_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y51.BQ       Tcko                  0.375   q3/waverSlow/syncADC
                                                       q3/waverSlow/syncADC
    SLICE_X6Y52.D5       net (fanout=6)        0.503   q3/waverSlow/syncADC
    SLICE_X6Y52.D        Tilo                  0.086   q3/waverSlow/dataDecim<7>
                                                       q3/waverSlow/syncADC_inv1_INV_0
    SLICE_X1Y50.CE       net (fanout=4)        0.705   q3/waverSlow/syncADC_inv
    SLICE_X1Y50.CLK      Tceck                 0.193   q3/waverSlow/dataDecim<11>
                                                       q3/waverSlow/dataDecim_10
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.654ns logic, 1.208ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Hold Paths: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAU5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_2 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.608 - 0.432)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/adWrFifo_2 to q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y52.CQ          Tcko                  0.345   q3/waverSlow/adWrFifo<3>
                                                          q3/waverSlow/adWrFifo_2
    RAMB36_X0Y10.ADDRAU5    net (fanout=6)        0.278   q3/waverSlow/adWrFifo<2>
    RAMB36_X0Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.361ns (0.083ns logic, 0.278ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.188ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_3 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 0)
  Clock Path Skew:      0.176ns (0.608 - 0.432)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/adWrFifo_3 to q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y52.DQ          Tcko                  0.345   q3/waverSlow/adWrFifo<3>
                                                          q3/waverSlow/adWrFifo_3
    RAMB36_X0Y10.ADDRAU6    net (fanout=6)        0.281   q3/waverSlow/adWrFifo<3>
    RAMB36_X0Y10.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.364ns (0.083ns logic, 0.281ns route)
                                                          (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X0Y10.ADDRAL5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               q3/waverSlow/adWrFifo_2 (FF)
  Destination:          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.166ns (0.598 - 0.432)
  Source Clock:         q3/adcClk rising at 10.000ns
  Destination Clock:    q3/adcClk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: q3/waverSlow/adWrFifo_2 to q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y52.CQ          Tcko                  0.345   q3/waverSlow/adWrFifo<3>
                                                          q3/waverSlow/adWrFifo_2
    RAMB36_X0Y10.ADDRAL5    net (fanout=6)        0.278   q3/waverSlow/adWrFifo<2>
    RAMB36_X0Y10.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          q3/waverSlow/make_4k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.361ns (0.083ns logic, 0.278ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "q3/ddr_16_1/inputClk" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.001ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: q3/ddr_16_1/bufferR/I
  Logical resource: q3/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y4.I
  Clock network: q3/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Logical resource: q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKAL
  Location pin: RAMB36_X0Y7.CLKARDCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------
Slack: 8.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKB)
  Physical resource: q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Logical resource: q3/waverSlow/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP/CLKBL
  Location pin: RAMB36_X0Y7.CLKBWRCLKL
  Clock network: q3/adcClk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.655ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.620ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.431   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X51Y13.A2      net (fanout=3)        0.778   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y13.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.B2      net (fanout=1)        0.629   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (0.782ns logic, 1.838ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y18.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.451ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.416ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.431   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y18.AX      net (fanout=3)        0.327   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y18.CLK     Tdick                -0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.658ns logic, 0.758ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y17.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.417ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.581   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.431   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X51Y17.AX      net (fanout=3)        0.293   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y17.CLK     Tdick                -0.009   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.658ns logic, 0.724ns route)
                                                       (47.6% logic, 52.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X51Y17.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.055ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.090ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.397   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X51Y17.AX      net (fanout=3)        0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y17.CLK     Tckdi       (-Th)     0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.090ns (0.424ns logic, 0.666ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X50Y18.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.087ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.397   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X50Y18.AX      net (fanout=3)        0.301   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X50Y18.CLK     Tckdi       (-Th)     0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.424ns logic, 0.698ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.194ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.229ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y16.BQ      Tcklo                 0.535   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X50Y17.A4      net (fanout=1)        0.397   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X50Y17.A       Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X51Y13.A2      net (fanout=3)        0.716   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X51Y13.A       Tilo                  0.079   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.B2      net (fanout=1)        0.578   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.CLK     Tah         (-Th)     0.155   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.229ns (0.538ns logic, 1.691ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X51Y16.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.383ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.383ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X51Y34.C2      net (fanout=3)        0.765   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X51Y34.C       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y24.C1      net (fanout=9)        1.097   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y24.C       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y16.CLK     net (fanout=5)        0.974   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.383ns (0.547ns logic, 2.836ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.252ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.252ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.BQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X51Y34.C3      net (fanout=4)        0.634   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X51Y34.C       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X47Y24.C1      net (fanout=9)        1.097   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X47Y24.C       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y16.CLK     net (fanout=5)        0.974   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (0.547ns logic, 2.705ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.060ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.060ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.CQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y34.A1      net (fanout=4)        0.756   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X47Y24.C6      net (fanout=10)       0.762   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X47Y24.C       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/iCAPTURE
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X51Y16.CLK     net (fanout=5)        0.974   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.060ns (0.568ns logic, 2.492ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2093 paths analyzed, 343 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.316ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X49Y35.B6), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     24.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.281ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL2 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X44Y52.B2      net (fanout=1)        1.083   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<2>
    SLICE_X44Y52.AMUX    Topba                 0.311   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D6      net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D       Tilo                  0.086   fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X49Y35.A1      net (fanout=1)        1.405   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y35.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y35.B6      net (fanout=1)        0.117   icon_control0<3>
    SLICE_X49Y35.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (2.404ns logic, 2.877ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.230ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL1 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X44Y52.B1      net (fanout=1)        1.032   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<1>
    SLICE_X44Y52.AMUX    Topba                 0.311   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_7
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D6      net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D       Tilo                  0.086   fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X49Y35.A1      net (fanout=1)        1.405   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y35.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y35.B6      net (fanout=1)        0.117   icon_control0<3>
    SLICE_X49Y35.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.230ns (2.404ns logic, 2.826ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     24.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.227ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y10.DOADOL7 Trcko_DOWA            1.892   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16
    SLICE_X44Y52.A1      net (fanout=1)        1.020   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<7>
    SLICE_X44Y52.AMUX    Tilo                  0.320   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_6
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D6      net (fanout=1)        0.272   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I4.U_MUX16/Mmux_O_5_f7
    SLICE_X48Y52.D       Tilo                  0.086   fLink/DESER_GEN.deser_H/deser_inst/state_FSM_FFd3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>1
    SLICE_X49Y35.A1      net (fanout=1)        1.405   U_ila_pro_0/U0/I_NO_D.U_ILA/iDATA_DOUT
    SLICE_X49Y35.A       Tilo                  0.086   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_DOUT
    SLICE_X49Y35.B6      net (fanout=1)        0.117   icon_control0<3>
    SLICE_X49Y35.CLK     Tas                   0.029   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      5.227ns (2.413ns logic, 2.814ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (SLICE_X50Y9.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.214ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.751ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.CQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y34.A1      net (fanout=4)        0.756   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y20.B1      net (fanout=10)       1.501   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y20.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X50Y16.A3      net (fanout=2)        0.670   icon_control0<4>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.751ns (1.102ns logic, 3.649ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.612ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.CQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y34.A1      net (fanout=4)        0.756   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y16.B2      net (fanout=10)       1.820   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y16.B       Tilo                  0.086   icon_control0<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X50Y16.A5      net (fanout=5)        0.212   icon_control0<5>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.612ns (1.102ns logic, 3.510ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.514ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.AQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y34.A3      net (fanout=4)        0.519   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y20.B1      net (fanout=10)       1.501   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y20.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X50Y16.A3      net (fanout=2)        0.670   icon_control0<4>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.448   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.514ns (1.102ns logic, 3.412ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (SLICE_X50Y9.SR), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     25.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.748ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.CQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y34.A1      net (fanout=4)        0.756   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y20.B1      net (fanout=10)       1.501   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y20.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X50Y16.A3      net (fanout=2)        0.670   icon_control0<4>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.099ns logic, 3.649ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.356ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.609ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.CQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X48Y34.A1      net (fanout=4)        0.756   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X50Y16.B2      net (fanout=10)       1.820   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X50Y16.B       Tilo                  0.086   icon_control0<5>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X50Y16.A5      net (fanout=5)        0.212   icon_control0<5>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.609ns (1.099ns logic, 3.510ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     25.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      4.511ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y35.AQ      Tcko                  0.396   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X48Y34.A3      net (fanout=4)        0.519   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X48Y34.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X49Y20.B1      net (fanout=10)       1.501   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X49Y20.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[0].U_LCE
    SLICE_X50Y16.A3      net (fanout=2)        0.670   icon_control0<4>
    SLICE_X50Y16.A       Tilo                  0.086   icon_control0<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD
    SLICE_X50Y9.SR       net (fanout=3)        0.722   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n
    SLICE_X50Y9.CLK      Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      4.511ns (1.099ns logic, 3.412ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X51Y6.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y6.AQ       Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X51Y6.BX       net (fanout=2)        0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X51Y6.CLK      Tckdi       (-Th)     0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.152ns logic, 0.248ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (SLICE_X51Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y48.BQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[1].U_FDRE
    SLICE_X51Y49.BX      net (fanout=3)        0.250   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide<1>
    SLICE_X51Y49.CLK     Tckdi       (-Th)     0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_DLY/G_REG_BIT[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.152ns logic, 0.250ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (SLICE_X51Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.403ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.AQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X51Y40.BX      net (fanout=2)        0.251   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X51Y40.CLK     Tckdi       (-Th)     0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.152ns logic, 0.251ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/CLKAL
  Location pin: RAMB36_X1Y10.CLKARDCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.000ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 2.000ns (500.000MHz) (Trper_CLKA)
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_V5.U_CS_BRAM_CASCADE_V5/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B18KGT0.u_ramb16/U_RAMB16/REGCLKAL
  Location pin: RAMB36_X1Y10.REGCLKARDRCLKL
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.502ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.498ns (667.557MHz) (Tbgper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGCTRL_X0Y11.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.203ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X46Y35.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.168ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y28.D4      net (fanout=3)        1.528   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y28.D       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X46Y35.SR      net (fanout=3)        0.731   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X46Y35.CLK     Tsrck                 0.448   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      3.168ns (0.909ns logic, 2.259ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X46Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.801ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.164ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y28.D4      net (fanout=3)        1.528   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y28.D       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X46Y34.SR      net (fanout=3)        0.727   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X46Y34.CLK     Tsrck                 0.448   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.164ns (0.909ns logic, 2.255ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X46Y34.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.163ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X44Y28.D4      net (fanout=3)        1.528   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X44Y28.D       Tilo                  0.086   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X46Y34.SR      net (fanout=3)        0.727   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X46Y34.CLK     Tsrck                 0.447   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      3.163ns (0.908ns logic, 2.255ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X47Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.724ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y38.A6      net (fanout=3)        0.785   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y38.A       Tilo                  0.079   q2/blockTrig/baseMean/sMeani<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X47Y35.CE      net (fanout=3)        0.468   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X47Y35.CLK     Tckce       (-Th)    -0.047   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.471ns logic, 1.253ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X47Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.689ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.724ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y38.A6      net (fanout=3)        0.785   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y38.A       Tilo                  0.079   q2/blockTrig/baseMean/sMeani<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X47Y35.CE      net (fanout=3)        0.468   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X47Y35.CLK     Tckce       (-Th)    -0.047   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.471ns logic, 1.253ns route)
                                                       (27.3% logic, 72.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (SLICE_X48Y35.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.932ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.967ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y38.A6      net (fanout=3)        0.785   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y38.A       Tilo                  0.079   q2/blockTrig/baseMean/sMeani<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X48Y35.CE      net (fanout=3)        0.715   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X48Y35.CLK     Tckce       (-Th)    -0.043   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      1.967ns (0.467ns logic, 1.500ns route)
                                                       (23.7% logic, 76.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.741ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.706ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.375   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y47.A4      net (fanout=3)        0.303   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X31Y47.CLK     Tas                   0.028   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.706ns (0.403ns logic, 0.303ns route)
                                                       (57.1% logic, 42.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X31Y47.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y47.AQ      Tcko                  0.345   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X31Y47.A4      net (fanout=3)        0.279   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X31Y47.CLK     Tah         (-Th)     0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.189ns logic, 0.279ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 111 paths analyzed, 75 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (SLICE_X48Y30.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.124ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.089ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.642   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y30.SR      net (fanout=3)        1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y30.CLK     Tsrck                 0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.089ns (2.085ns logic, 1.004ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.121ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE (FF)
  Data Path Delay:      3.086ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.639   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y30.SR      net (fanout=3)        1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y30.CLK     Tsrck                 0.443   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[9].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (2.082ns logic, 1.004ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (SLICE_X48Y30.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.123ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.088ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.642   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y30.SR      net (fanout=3)        1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y30.CLK     Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (2.084ns logic, 1.004ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.120ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE (FF)
  Data Path Delay:      3.085ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.639   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y30.SR      net (fanout=3)        1.004   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y30.CLK     Tsrck                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[8].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      3.085ns (2.081ns logic, 1.004ns route)
                                                       (67.5% logic, 32.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (SLICE_X48Y29.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.868ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.833ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.642   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_A
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y29.SR      net (fanout=3)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y29.CLK     Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.833ns (2.087ns logic, 0.746ns route)
                                                       (73.7% logic, 26.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.865ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE (FF)
  Data Path Delay:      2.830ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y20.AMUX    Treg                  1.639   slowClocker_cmp_eq0000
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_SRL32_B
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_YESLUT6.I_YES_RPM.U_MUXF7
    SLICE_X48Y29.SR      net (fanout=3)        0.746   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X48Y29.CLK     Tsrck                 0.445   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[6].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      2.830ns (2.084ns logic, 0.746ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (SLICE_X49Y24.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.366ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0 (FF)
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y24.AQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE
    SLICE_X49Y24.AX      net (fanout=1)        0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
    SLICE_X49Y24.CLK     Tckdi       (-Th)     0.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.155ns logic, 0.246ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X50Y10.BX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.404ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.439ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y10.AQ      Tcko                  0.364   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X50Y10.BX      net (fanout=1)        0.268   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X50Y10.CLK     Tckdi       (-Th)     0.193   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.171ns logic, 0.268ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (SLICE_X50Y33.C5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.467ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR (FF)
  Data Path Delay:      0.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.345   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[8].U_SEL
    SLICE_X50Y33.C5      net (fanout=2)        0.311   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<9>
    SLICE_X50Y33.CLK     Tah         (-Th)     0.154   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[8].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.191ns logic, 0.311ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 211 paths analyzed, 194 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B5), 10 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.766ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.731ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.BQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[9].U_NSQ
    SLICE_X51Y11.B1      net (fanout=1)        0.863   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
    SLICE_X51Y11.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>2
    SLICE_X50Y12.A1      net (fanout=1)        0.853   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X50Y12.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.B5      net (fanout=1)        0.439   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.731ns (0.576ns logic, 2.155ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.434ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.399ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y12.BQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[1].U_NSQ
    SLICE_X50Y12.B1      net (fanout=1)        0.876   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<1>
    SLICE_X50Y12.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X50Y12.A3      net (fanout=1)        0.508   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_9
    SLICE_X50Y12.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.B5      net (fanout=1)        0.439   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.576ns logic, 1.823ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.152ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.117ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y13.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/G_NS[8].U_NSQ
    SLICE_X51Y11.B6      net (fanout=1)        0.249   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<8>
    SLICE_X51Y11.B       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>2
    SLICE_X50Y12.A1      net (fanout=1)        0.853   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT<2>1
    SLICE_X50Y12.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly3
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.B5      net (fanout=1)        0.439   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.576ns logic, 1.541ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X51Y10.B2), 9 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.553ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.518ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y15.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X50Y14.B1      net (fanout=2)        0.755   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X50Y14.AMUX    Topba                 0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A5      net (fanout=1)        0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.B2      net (fanout=1)        0.629   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.518ns (0.812ns logic, 1.706ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.550ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.515ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y14.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X50Y14.A1      net (fanout=1)        0.752   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X50Y14.AMUX    Tilo                  0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A5      net (fanout=1)        0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.B2      net (fanout=1)        0.629   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.812ns logic, 1.703ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.474ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      2.439ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.AQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_FULL
    SLICE_X50Y14.A3      net (fanout=2)        0.676   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat
    SLICE_X50Y14.AMUX    Tilo                  0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/EXTCAP_READY_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A5      net (fanout=1)        0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f7
    SLICE_X51Y13.A       Tilo                  0.086   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<7>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.B2      net (fanout=1)        0.629   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
    SLICE_X51Y10.CLK     Tas                   0.029   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O92
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      2.439ns (0.812ns logic, 1.627ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (SLICE_X48Y15.D4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.276ns (data path)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D (FF)
  Data Path Delay:      2.276ns (Levels of Logic = 0)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_YESLUT6.I_YES_RPM.U_SRL32_D
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y32.CQ      Tcko                  0.375   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/F_NO_TCMC.U_FDR
    SLICE_X48Y15.D4      net (fanout=20)       1.901   U_ila_pro_0/U0/I_NO_D.U_ILA/iTRIGGER
    -------------------------------------------------  ---------------------------
    Total                                      2.276ns (0.375ns logic, 1.901ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5823 paths analyzed, 1434 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.999ns.
--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y22.DIADIL1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.812ns (Levels of Logic = 1)
  Clock Path Skew:      -0.047ns (0.226 - 0.273)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDOL4    Trcko_DORB            1.892   i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X42Y105.C6        net (fanout=1)        0.679   i1/waverFast/circOut<4>
    SLICE_X42Y105.C         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn261
    RAMB36_X1Y22.DIADIL1    net (fanout=1)        0.856   i1/waverFast/fifoIn<4>
    RAMB36_X1Y22.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.812ns (2.277ns logic, 1.535ns route)
                                                          (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.235ns (Levels of Logic = 2)
  Clock Path Skew:      0.067ns (0.816 - 0.749)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y99.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X43Y104.D6        net (fanout=15)       0.559   i1/waverFast/acqFastCs<2>
    SLICE_X43Y104.D         Tilo                  0.086   i1/waverFast/N0
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y105.C1        net (fanout=23)       0.974   i1/waverFast/N0
    SLICE_X42Y105.C         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn261
    RAMB36_X1Y22.DIADIL1    net (fanout=1)        0.856   i1/waverFast/fifoIn<4>
    RAMB36_X1Y22.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.235ns (0.846ns logic, 2.389ns route)
                                                          (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_1 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 2)
  Clock Path Skew:      0.029ns (0.563 - 0.534)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_1 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y101.AQ        Tcko                  0.375   i1/waverFast/acqFastCs<1>
                                                          i1/waverFast/acqFastCs_1
    SLICE_X43Y104.D5        net (fanout=14)       0.481   i1/waverFast/acqFastCs<1>
    SLICE_X43Y104.D         Tilo                  0.086   i1/waverFast/N0
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y105.C1        net (fanout=23)       0.974   i1/waverFast/N0
    SLICE_X42Y105.C         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn261
    RAMB36_X1Y22.DIADIL1    net (fanout=1)        0.856   i1/waverFast/fifoIn<4>
    RAMB36_X1Y22.CLKARDCLKL Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.157ns (0.846ns logic, 2.311ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y22.DIADIU1), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.801ns (Levels of Logic = 1)
  Clock Path Skew:      -0.038ns (0.235 - 0.273)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y20.DOBDOL5    Trcko_DORB            1.892   i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X42Y105.D6        net (fanout=1)        0.793   i1/waverFast/circOut<5>
    SLICE_X42Y105.D         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y22.DIADIU1    net (fanout=1)        0.731   i1/waverFast/fifoIn<5>
    RAMB36_X1Y22.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.801ns (2.277ns logic, 1.524ns route)
                                                          (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_2 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.120ns (Levels of Logic = 2)
  Clock Path Skew:      0.076ns (0.825 - 0.749)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_2 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y99.AQ         Tcko                  0.375   i1/waverFast/acqFastCs<2>
                                                          i1/waverFast/acqFastCs_2
    SLICE_X43Y104.D6        net (fanout=15)       0.559   i1/waverFast/acqFastCs<2>
    SLICE_X43Y104.D         Tilo                  0.086   i1/waverFast/N0
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y105.D1        net (fanout=23)       0.984   i1/waverFast/N0
    SLICE_X42Y105.D         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y22.DIADIU1    net (fanout=1)        0.731   i1/waverFast/fifoIn<5>
    RAMB36_X1Y22.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.120ns (0.846ns logic, 2.274ns route)
                                                          (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i1/waverFast/acqFastCs_1 (FF)
  Destination:          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.038ns (0.572 - 0.534)
  Source Clock:         i1/adcClk rising at 0.000ns
  Destination Clock:    i1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: i1/waverFast/acqFastCs_1 to i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X42Y101.AQ        Tcko                  0.375   i1/waverFast/acqFastCs<1>
                                                          i1/waverFast/acqFastCs_1
    SLICE_X43Y104.D5        net (fanout=14)       0.481   i1/waverFast/acqFastCs<1>
    SLICE_X43Y104.D         Tilo                  0.086   i1/waverFast/N0
                                                          i1/waverFast/Mmux_fifoIn1211
    SLICE_X42Y105.D1        net (fanout=23)       0.984   i1/waverFast/N0
    SLICE_X42Y105.D         Tilo                  0.086   i1/waverFast/adWrFifo<12>
                                                          i1/waverFast/Mmux_fifoIn291
    RAMB36_X1Y22.DIADIU1    net (fanout=1)        0.731   i1/waverFast/fifoIn<5>
    RAMB36_X1Y22.CLKARDCLKU Trdck_DIA             0.299   i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          i1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.042ns (0.846ns logic, 2.196ns route)
                                                          (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y18.DIADIL0), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.189ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.728ns (Levels of Logic = 1)
  Clock Path Skew:      -0.048ns (0.226 - 0.274)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X1Y16.DOBDOL6    Trcko_DORB            1.892   ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          ql1/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    SLICE_X43Y83.D5         net (fanout=1)        0.673   ql1/waverFast/circOut<6>
    SLICE_X43Y83.D          Tilo                  0.086   make_tel_a.scBloc_a/usb/address<6>
                                                          ql1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y18.DIADIL0    net (fanout=1)        0.778   ql1/waverFast/fifoIn<6>
    RAMB36_X1Y18.CLKARDCLKL Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         3.728ns (2.277ns logic, 1.451ns route)
                                                          (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_2 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.568ns (Levels of Logic = 2)
  Clock Path Skew:      0.091ns (0.564 - 0.473)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_2 to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y89.AQ         Tcko                  0.375   ql1/waverFast/acqFastCs<2>
                                                          ql1/waverFast/acqFastCs_2
    SLICE_X42Y82.D6         net (fanout=15)       0.681   ql1/waverFast/acqFastCs<2>
    SLICE_X42Y82.D          Tilo                  0.086   ql1/waverFast/ctRdCirc<9>
                                                          ql1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y83.D6         net (fanout=23)       0.263   ql1/waverFast/N0
    SLICE_X43Y83.D          Tilo                  0.086   make_tel_a.scBloc_a/usb/address<6>
                                                          ql1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y18.DIADIL0    net (fanout=1)        0.778   ql1/waverFast/fifoIn<6>
    RAMB36_X1Y18.CLKARDCLKL Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.568ns (0.846ns logic, 1.722ns route)
                                                          (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.513ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ql1/waverFast/acqFastCs_1 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          4.000ns
  Data Path Delay:      2.527ns (Levels of Logic = 2)
  Clock Path Skew:      0.075ns (0.564 - 0.489)
  Source Clock:         ql1/adcClk rising at 0.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: ql1/waverFast/acqFastCs_1 to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X41Y85.BQ         Tcko                  0.375   ql1/waverFast/acqFastCs<1>
                                                          ql1/waverFast/acqFastCs_1
    SLICE_X42Y82.D5         net (fanout=14)       0.640   ql1/waverFast/acqFastCs<1>
    SLICE_X42Y82.D          Tilo                  0.086   ql1/waverFast/ctRdCirc<9>
                                                          ql1/waverFast/Mmux_fifoIn1211
    SLICE_X43Y83.D6         net (fanout=23)       0.263   ql1/waverFast/N0
    SLICE_X43Y83.D          Tilo                  0.086   make_tel_a.scBloc_a/usb/address<6>
                                                          ql1/waverFast/Mmux_fifoIn321
    RAMB36_X1Y18.DIADIL0    net (fanout=1)        0.778   ql1/waverFast/fifoIn<6>
    RAMB36_X1Y18.CLKARDCLKL Trdck_DIA             0.299   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[2].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         2.527ns (0.846ns logic, 1.681ns route)
                                                          (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y21.ADDRAU14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.181ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/adWrFifo_12 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.180ns (0.588 - 0.408)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/adWrFifo_12 to i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y109.AQ         Tcko                  0.345   i2/waverFast/adWrFifo<12>
                                                          i2/waverFast/adWrFifo_12
    RAMB36_X0Y21.ADDRAU14   net (fanout=9)        0.278   i2/waverFast/adWrFifo<12>
    RAMB36_X0Y21.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.361ns (0.083ns logic, 0.278ns route)
                                                          (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Paths for end point i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAMB36_X0Y21.ADDRAU8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.199ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i2/waverFast/adWrFifo_6 (FF)
  Destination:          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.170ns (0.588 - 0.418)
  Source Clock:         i2/adcClk rising at 4.000ns
  Destination Clock:    i2/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i2/waverFast/adWrFifo_6 to i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X7Y107.CQ         Tcko                  0.345   i2/waverFast/adWrFifo<7>
                                                          i2/waverFast/adWrFifo_6
    RAMB36_X0Y21.ADDRAU8    net (fanout=9)        0.286   i2/waverFast/adWrFifo<6>
    RAMB36_X0Y21.CLKARDCLKU Trckc_ADDRA (-Th)     0.262   i2/waverFast/bufCirc/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
                                                          i2/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM18.SDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.369ns (0.083ns logic, 0.286ns route)
                                                          (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAMB36_X1Y17.ADDRAL14), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.206ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ql1/waverFast/adWrFifo_12 (FF)
  Destination:          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.171ns (0.619 - 0.448)
  Source Clock:         ql1/adcClk rising at 4.000ns
  Destination Clock:    ql1/adcClk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ql1/waverFast/adWrFifo_12 to ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X43Y88.AQ         Tcko                  0.345   ql1/waverFast/adWrFifo<12>
                                                          ql1/waverFast/adWrFifo_12
    RAMB36_X1Y17.ADDRAL14   net (fanout=9)        0.294   ql1/waverFast/adWrFifo<12>
    RAMB36_X1Y17.CLKARDCLKL Trckc_ADDRA (-Th)     0.262   ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
                                                          ql1/waverFast/make_8k_Meb.meb/BU2/U0/blk_mem_generator/valid.cstr/ramloop[3].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.377ns (0.083ns logic, 0.294ns route)
                                                          (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ADC_250_CLK = PERIOD TIMEGRP "ADC_250_CLK" 4 ns HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: ql1/ddr_16_1/bufferR/I
  Logical resource: ql1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y9.I
  Clock network: ql1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i1/ddr_16_1/bufferR/I
  Logical resource: i1/ddr_16_1/bufferR/I
  Location pin: BUFR_X1Y8.I
  Clock network: i1/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.999ns (250.063MHz) (Tbrper_I)
  Physical resource: i2/ddr_16_1/bufferR/I
  Logical resource: i2/ddr_16_1/bufferR/I
  Location pin: BUFR_X0Y9.I
  Clock network: i2/ddr_16_1/clkDelayedRaw
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for clk25MHz1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|clk25MHz1                      |     40.000ns|     10.000ns|     23.968ns|            0|            0|         1289|         6044|
| fLink/clkgen_inst/inst_the_pll|     10.000ns|      4.299ns|          N/A|            0|            0|          647|            0|
| /CLKOUT3_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      2.500ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT2_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|      5.000ns|      1.498ns|          N/A|            0|            0|            0|            0|
| /CLKOUT1_BUF                  |             |             |             |             |             |             |             |
| fLink/clkgen_inst/inst_the_pll|     20.000ns|      8.378ns|          N/A|            0|            0|         5397|            0|
| /CLKOUT0_BUF                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ckAdcI1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.894|         |         |         |
ckAdcI1_p      |    3.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI1_n      |    3.894|         |         |         |
ckAdcI1_p      |    3.894|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.709|         |         |         |
ckAdcI2_p      |    3.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcI2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcI2_n      |    3.709|         |         |         |
ckAdcI2_p      |    3.709|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    4.865|         |    1.755|         |
ckAdcQ2_p      |    4.865|         |    1.755|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ2_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ2_n      |    4.865|         |    1.755|         |
ckAdcQ2_p      |    4.865|         |    1.755|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    5.398|         |    1.961|         |
ckAdcQ3_p      |    5.398|         |    1.961|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQ3_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQ3_n      |    5.398|         |    1.961|         |
ckAdcQ3_p      |    5.398|         |    1.961|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.753|         |    2.197|         |
ckAdcQH1_p     |    4.753|         |    2.197|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQH1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQH1_n     |    4.753|         |    2.197|         |
ckAdcQH1_p     |    4.753|         |    2.197|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.811|         |         |         |
ckAdcQL1_p     |    3.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ckAdcQL1_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ckAdcQL1_n     |    3.811|         |         |         |
ckAdcQL1_p     |    3.811|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.387|         |         |         |
clk25MHz_p     |    5.387|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk25MHz_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25MHz_n     |    5.387|         |         |         |
clk25MHz_p     |    5.387|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.977|    1.807|         |         |
sysClk_p       |    9.977|    1.807|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysClk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sysClk_n       |    9.977|    1.807|         |         |
sysClk_p       |    9.977|    1.807|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3013837 paths, 0 nets, and 44289 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)
   Maximum path delay from/to any node:   3.203ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 16 23:22:18 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 678 MB



