Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  9 09:07:04 2024
| Host         : Nacnano-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1027)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2008)
5. checking no_input_delay (12)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1027)
---------------------------
 There are 40 register/latch pins with no clock driven by root clock pin: uart1_inst/baudrate_gen/baud_signal_reg/Q (HIGH)

 There are 903 register/latch pins with no clock driven by root clock pin: uart1_inst/receiver/data_ready_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: uart2_inst/baudrate_gen/baud_signal_reg/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_inst/clk_divider_reg[0]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: vga_inst/clk_divider_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2008)
---------------------------------------------------
 There are 2008 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.322        0.000                      0                   95        0.157        0.000                      0                   95        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.322        0.000                      0                   95        0.157        0.000                      0                   95        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.322ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.519ns  (logic 3.056ns (46.881%)  route 3.463ns (53.119%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.495    11.510    text_gen_inst/rgb_reg_reg[0]
    SLICE_X31Y30         LUT4 (Prop_lut4_I3_O)        0.124    11.634 r  text_gen_inst/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    11.634    text_gen_inst_n_68
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.029    14.957    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.634    
  -------------------------------------------------------------------
                         slack                                  3.322    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 3.056ns (47.031%)  route 3.442ns (52.969%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.474    11.490    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.614 r  text_gen_inst/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    11.614    text_gen_inst_n_69
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[8]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.031    14.960    rgb_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 3.056ns (47.039%)  route 3.441ns (52.961%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.473    11.489    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I4_O)        0.124    11.613 r  text_gen_inst/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    11.613    text_gen_inst_n_70
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.032    14.961    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.613    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.374ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.513ns  (logic 3.050ns (46.832%)  route 3.463ns (53.168%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.495    11.510    text_gen_inst/rgb_reg_reg[0]
    SLICE_X31Y30         LUT5 (Prop_lut5_I1_O)        0.118    11.628 r  text_gen_inst/rgb_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    11.628    text_gen_inst_n_9
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.075    15.003    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.003    
                         arrival time                         -11.628    
  -------------------------------------------------------------------
                         slack                                  3.374    

Slack (MET) :             3.464ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 3.056ns (47.919%)  route 3.321ns (52.081%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.354    11.369    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.493 r  text_gen_inst/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    11.493    rgb_next[4]
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.029    14.957    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  3.464    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.374ns  (logic 3.056ns (47.942%)  route 3.318ns (52.058%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.351    11.366    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.490 r  text_gen_inst/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    11.490    rgb_next[6]
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.031    14.959    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.490    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.470ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.372ns  (logic 3.056ns (47.956%)  route 3.316ns (52.044%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.349    11.364    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y31         LUT6 (Prop_lut6_I3_O)        0.124    11.488 r  text_gen_inst/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000    11.488    text_gen_inst_n_71
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.435    14.776    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.188    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X33Y31         FDRE (Setup_fdre_C_D)        0.029    14.958    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.488    
  -------------------------------------------------------------------
                         slack                                  3.470    

Slack (MET) :             3.484ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.360ns  (logic 3.056ns (48.054%)  route 3.304ns (51.946%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.336    11.351    text_gen_inst/rgb_reg_reg[0]
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.475 r  text_gen_inst/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    11.475    text_gen_inst_n_11
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X31Y30         FDRE (Setup_fdre_C_D)        0.031    14.959    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -11.475    
  -------------------------------------------------------------------
                         slack                                  3.484    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 3.056ns (48.143%)  route 3.292ns (51.857%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.324    11.339    text_gen_inst/rgb_reg_reg[0]
    SLICE_X33Y30         LUT6 (Prop_lut6_I2_O)        0.124    11.463 r  text_gen_inst/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    11.463    rgb_next[7]
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434    14.775    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.188    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y30         FDRE (Setup_fdre_C_D)        0.032    14.960    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.960    
                         arrival time                         -11.463    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.247ns  (logic 3.056ns (48.922%)  route 3.191ns (51.078%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.595     5.116    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y8          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     7.570 f  text_gen_inst/rom_inst/addr_reg_reg/DOADO[5]
                         net (fo=1, routed)           1.143     8.713    vga_inst/DOADO[5]
    SLICE_X48Y20         LUT5 (Prop_lut5_I0_O)        0.152     8.865 f  vga_inst/rgb_reg[11]_i_9/O
                         net (fo=1, routed)           0.825     9.690    vga_inst/rgb_reg[11]_i_9_n_0
    SLICE_X48Y20         LUT5 (Prop_lut5_I4_O)        0.326    10.016 r  vga_inst/rgb_reg[11]_i_2/O
                         net (fo=12, routed)          1.223    11.238    text_gen_inst/rgb_reg_reg[0]
    SLICE_X31Y33         LUT6 (Prop_lut6_I4_O)        0.124    11.362 r  text_gen_inst/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    11.362    text_gen_inst_n_8
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.438    14.779    clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.188    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.029    14.961    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  3.598    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 text_gen_inst/frame_counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (71.011%)  route 0.076ns (28.989%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    text_gen_inst/clk_IBUF_BUFG
    SLICE_X32Y31         FDRE                                         r  text_gen_inst/frame_counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  text_gen_inst/frame_counter_reg[21]/Q
                         net (fo=4, routed)           0.076     1.656    text_gen_inst/frame_counter_reg_n_0_[21]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.045     1.701 r  text_gen_inst/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.701    text_gen_inst_n_70
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism             -0.498     1.452    
    SLICE_X33Y31         FDRE (Hold_fdre_C_D)         0.092     1.544    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 text_gen_inst/frame_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.551%)  route 0.121ns (39.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    text_gen_inst/clk_IBUF_BUFG
    SLICE_X32Y30         FDRE                                         r  text_gen_inst/frame_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  text_gen_inst/frame_counter_reg[16]/Q
                         net (fo=5, routed)           0.121     1.700    text_gen_inst/frame_counter_reg_n_0_[16]
    SLICE_X33Y30         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  text_gen_inst/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.745    rgb_next[4]
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.542    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart2_inst/baudrate_gen/clk_divider_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2_inst/baudrate_gen/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.876%)  route 0.101ns (29.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.148     1.594 r  uart2_inst/baudrate_gen/clk_divider_reg[1]/Q
                         net (fo=7, routed)           0.101     1.695    uart2_inst/baudrate_gen/clk_divider_reg_n_0_[1]
    SLICE_X34Y47         LUT6 (Prop_lut6_I3_O)        0.098     1.793 r  uart2_inst/baudrate_gen/clk_divider[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.793    uart2_inst/baudrate_gen/clk_divider[5]_i_1__0_n_0
    SLICE_X34Y47         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y47         FDRE (Hold_fdre_C_D)         0.121     1.567    uart2_inst/baudrate_gen/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 uart1_inst/baudrate_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1_inst/baudrate_gen/clk_divider_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.226%)  route 0.145ns (43.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1_inst/baudrate_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.145     1.731    uart1_inst/baudrate_gen/clk_divider_reg_n_0_[0]
    SLICE_X36Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.776 r  uart1_inst/baudrate_gen/clk_divider[5]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart1_inst/baudrate_gen/p_1_in[5]
    SLICE_X36Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[5]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y40         FDRE (Hold_fdre_C_D)         0.092     1.537    uart1_inst/baudrate_gen/clk_divider_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 uart1_inst/baudrate_gen/clk_divider_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1_inst/baudrate_gen/clk_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.609%)  route 0.161ns (46.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1_inst/baudrate_gen/clk_divider_reg[5]/Q
                         net (fo=5, routed)           0.161     1.747    uart1_inst/baudrate_gen/clk_divider_reg_n_0_[5]
    SLICE_X37Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.792 r  uart1_inst/baudrate_gen/clk_divider[8]_i_2/O
                         net (fo=1, routed)           0.000     1.792    uart1_inst/baudrate_gen/p_1_in[8]
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[8]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.092     1.550    uart1_inst/baudrate_gen/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 uart2_inst/baudrate_gen/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2_inst/baudrate_gen/clk_divider_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.616%)  route 0.197ns (51.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X35Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y48         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  uart2_inst/baudrate_gen/clk_divider_reg[4]/Q
                         net (fo=6, routed)           0.197     1.784    uart2_inst/baudrate_gen/clk_divider_reg_n_0_[4]
    SLICE_X34Y48         LUT6 (Prop_lut6_I2_O)        0.045     1.829 r  uart2_inst/baudrate_gen/clk_divider[8]_i_2__0/O
                         net (fo=1, routed)           0.000     1.829    uart2_inst/baudrate_gen/clk_divider[8]_i_2__0_n_0
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[8]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.121     1.580    uart2_inst/baudrate_gen/clk_divider_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart2_inst/baudrate_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2_inst/baudrate_gen/clk_divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.212ns (53.192%)  route 0.187ns (46.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart2_inst/baudrate_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.187     1.797    uart2_inst/baudrate_gen/clk_divider_reg_n_0_[0]
    SLICE_X34Y48         LUT4 (Prop_lut4_I0_O)        0.048     1.845 r  uart2_inst/baudrate_gen/clk_divider[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    uart2_inst/baudrate_gen/clk_divider[3]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[3]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.131     1.593    uart2_inst/baudrate_gen/clk_divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 uart1_inst/baudrate_gen/clk_divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1_inst/baudrate_gen/clk_divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.242%)  route 0.170ns (47.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X36Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1_inst/baudrate_gen/clk_divider_reg[2]/Q
                         net (fo=6, routed)           0.170     1.756    uart1_inst/baudrate_gen/clk_divider_reg_n_0_[2]
    SLICE_X37Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.801 r  uart1_inst/baudrate_gen/clk_divider[4]_i_1/O
                         net (fo=1, routed)           0.000     1.801    uart1_inst/baudrate_gen/p_1_in[4]
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[4]/C
                         clock pessimism             -0.500     1.458    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.091     1.549    uart1_inst/baudrate_gen/clk_divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 uart1_inst/baudrate_gen/clk_divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart1_inst/baudrate_gen/clk_divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.364%)  route 0.181ns (49.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.562     1.445    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  uart1_inst/baudrate_gen/clk_divider_reg[4]/Q
                         net (fo=6, routed)           0.181     1.767    uart1_inst/baudrate_gen/clk_divider_reg_n_0_[4]
    SLICE_X37Y40         LUT5 (Prop_lut5_I3_O)        0.043     1.810 r  uart1_inst/baudrate_gen/clk_divider[7]_i_1/O
                         net (fo=1, routed)           0.000     1.810    uart1_inst/baudrate_gen/p_1_in[7]
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.831     1.958    uart1_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y40         FDRE                                         r  uart1_inst/baudrate_gen/clk_divider_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.107     1.552    uart1_inst/baudrate_gen/clk_divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 uart2_inst/baudrate_gen/clk_divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart2_inst/baudrate_gen/clk_divider_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.837%)  route 0.187ns (47.162%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.563     1.446    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y47         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y47         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  uart2_inst/baudrate_gen/clk_divider_reg[0]/Q
                         net (fo=8, routed)           0.187     1.797    uart2_inst/baudrate_gen/clk_divider_reg_n_0_[0]
    SLICE_X34Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.842 r  uart2_inst/baudrate_gen/clk_divider[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.842    uart2_inst/baudrate_gen/clk_divider[2]_i_1__0_n_0
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.832     1.959    uart2_inst/baudrate_gen/clk_IBUF_BUFG
    SLICE_X34Y48         FDRE                                         r  uart2_inst/baudrate_gen/clk_divider_reg[2]/C
                         clock pessimism             -0.497     1.462    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.120     1.582    uart2_inst/baudrate_gen/clk_divider_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y8    text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y33   rgb_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y31   rgb_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y31   rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y30   rgb_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y30   rgb_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X31Y30   rgb_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y30   rgb_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y28   rgb_reg_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y33   rgb_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y33   rgb_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y31   rgb_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y31   rgb_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y31   rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y31   rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y33   rgb_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y33   rgb_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y31   rgb_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y31   rgb_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y31   rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y31   rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30   rgb_reg_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2012 Endpoints
Min Delay          2012 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[89][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.211ns  (logic 1.290ns (9.077%)  route 12.921ns (90.923%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT3 (Prop_lut3_I0_O)        0.353    11.407 r  text_gen_inst/buffer[122][6]_i_2/O
                         net (fo=6, routed)           1.396    12.802    text_gen_inst/buffer[122][6]_i_2_n_0
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.328    13.130 r  text_gen_inst/buffer[89][6]_i_1/O
                         net (fo=7, routed)           1.081    14.211    text_gen_inst/buffer[89][6]_i_1_n_0
    SLICE_X42Y35         FDRE                                         r  text_gen_inst/buffer_reg[89][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[27][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.054ns  (logic 1.060ns (7.542%)  route 12.994ns (92.458%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.812    13.193    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X31Y25         LUT6 (Prop_lut6_I2_O)        0.124    13.317 r  text_gen_inst/buffer[27][6]_i_1/O
                         net (fo=7, routed)           0.737    14.054    text_gen_inst/buffer[27][6]_i_1_n_0
    SLICE_X31Y25         FDRE                                         r  text_gen_inst/buffer_reg[27][6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[8][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.029ns  (logic 1.060ns (7.556%)  route 12.969ns (92.444%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.401    11.054    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X42Y29         LUT2 (Prop_lut2_I1_O)        0.327    11.381 r  text_gen_inst/buffer[123][6]_i_2/O
                         net (fo=10, routed)          1.142    12.523    text_gen_inst/buffer[123][6]_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.124    12.647 r  text_gen_inst/buffer[8][6]_i_1/O
                         net (fo=7, routed)           1.382    14.029    text_gen_inst/buffer[8][6]_i_1_n_0
    SLICE_X29Y18         FDRE                                         r  text_gen_inst/buffer_reg[8][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[101][6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.028ns  (logic 1.286ns (9.167%)  route 12.742ns (90.833%))
  Logic Levels:           4  (FDRE=1 LUT4=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         6.044     6.500    uart1_inst/receiver/Q[1]
    SLICE_X37Y17         LUT4 (Prop_lut4_I1_O)        0.153     6.653 f  uart1_inst/receiver/buffer[0][6]_i_1/O
                         net (fo=76, routed)          4.553    11.207    text_gen_inst/buffer_reg[0][5]_0
    SLICE_X34Y33         LUT4 (Prop_lut4_I0_O)        0.349    11.556 r  text_gen_inst/buffer[101][6]_i_2/O
                         net (fo=3, routed)           0.662    12.218    text_gen_inst/buffer[101][6]_i_2_n_0
    SLICE_X35Y33         LUT5 (Prop_lut5_I4_O)        0.328    12.546 r  text_gen_inst/buffer[101][6]_i_1/O
                         net (fo=7, routed)           1.482    14.028    text_gen_inst/buffer[101][6]_i_1_n_0
    SLICE_X39Y24         FDRE                                         r  text_gen_inst/buffer_reg[101][6]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart1_inst/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1_inst/transmitter/prev_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE                         0.000     0.000 r  uart1_inst/en_reg/C
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1_inst/en_reg/Q
                         net (fo=3, routed)           0.115     0.256    uart1_inst/transmitter/en
    SLICE_X39Y42         FDRE                                         r  uart1_inst/transmitter/prev_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2_inst/transmitter/bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2_inst/transmitter/bit_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE                         0.000     0.000 r  uart2_inst/transmitter/bit_counter_reg[3]/C
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart2_inst/transmitter/bit_counter_reg[3]/Q
                         net (fo=6, routed)           0.073     0.237    uart2_inst/transmitter/bit_counter_reg[3]
    SLICE_X3Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.282 r  uart2_inst/transmitter/bit_counter[7]_i_2__0/O
                         net (fo=1, routed)           0.000     0.282    uart2_inst/transmitter/p_0_in__3[7]
    SLICE_X3Y8           FDRE                                         r  uart2_inst/transmitter/bit_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1_inst/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  uart1_inst/last_rec_reg/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uart1_inst/last_rec_reg/Q
                         net (fo=1, routed)           0.097     0.238    uart1_inst/receiver/last_rec
    SLICE_X36Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  uart1_inst/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.283    uart1_inst/receiver_n_15
    SLICE_X36Y43         FDRE                                         r  uart1_inst/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2_inst/transmitter/bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2_inst/transmitter/bit_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.597%)  route 0.098ns (34.403%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  uart2_inst/transmitter/bit_counter_reg[0]/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2_inst/transmitter/bit_counter_reg[0]/Q
                         net (fo=8, routed)           0.098     0.239    uart2_inst/transmitter/bit_counter_reg[0]
    SLICE_X2Y8           LUT6 (Prop_lut6_I3_O)        0.045     0.284 r  uart2_inst/transmitter/bit_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.284    uart2_inst/transmitter/bit_counter[5]_i_1__0_n_0
    SLICE_X2Y8           FDRE                                         r  uart2_inst/transmitter/bit_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[39][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.141ns (47.411%)  route 0.156ns (52.589%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         0.156     0.297    text_gen_inst/Q[1]
    SLICE_X32Y40         FDRE                                         r  text_gen_inst/buffer_reg[39][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            text_gen_inst/buffer_reg[32][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.141ns (46.211%)  route 0.164ns (53.789%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y40         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[1]/C
    SLICE_X35Y40         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart1_inst/receiver/rx_data_reg[1]/Q
                         net (fo=130, routed)         0.164     0.305    text_gen_inst/Q[1]
    SLICE_X34Y39         FDRE                                         r  text_gen_inst/buffer_reg[32][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart1_inst/receiver/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart1_inst/transmitter/data_buffer_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE                         0.000     0.000 r  uart1_inst/receiver/rx_data_reg[7]/C
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart1_inst/receiver/rx_data_reg[7]/Q
                         net (fo=1, routed)           0.145     0.309    uart1_inst/transmitter/D[7]
    SLICE_X38Y42         FDRE                                         r  uart1_inst/transmitter/data_buffer_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2_inst/transmitter/is_transmitting_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2_inst/transmitter/is_transmitting_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y9           FDRE                         0.000     0.000 r  uart2_inst/transmitter/is_transmitting_reg/C
    SLICE_X3Y9           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2_inst/transmitter/is_transmitting_reg/Q
                         net (fo=4, routed)           0.123     0.264    uart2_inst/transmitter/is_transmitting_reg_n_0
    SLICE_X3Y9           LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  uart2_inst/transmitter/is_transmitting_i_1__0/O
                         net (fo=1, routed)           0.000     0.309    uart2_inst/transmitter/is_transmitting_i_1__0_n_0
    SLICE_X3Y9           FDRE                                         r  uart2_inst/transmitter/is_transmitting_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2_inst/en_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2_inst/transmitter/prev_enable_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.545%)  route 0.169ns (54.455%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  uart2_inst/en_reg/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart2_inst/en_reg/Q
                         net (fo=2, routed)           0.169     0.310    uart2_inst/transmitter/en
    SLICE_X3Y9           FDRE                                         r  uart2_inst/transmitter/prev_enable_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart2_inst/receiver/prev_serial_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart2_inst/receiver/is_receiving_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.246ns (77.477%)  route 0.072ns (22.523%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  uart2_inst/receiver/prev_serial_reg/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uart2_inst/receiver/prev_serial_reg/Q
                         net (fo=2, routed)           0.072     0.220    uart2_inst/receiver/prev_serial
    SLICE_X2Y12          LUT6 (Prop_lut6_I1_O)        0.098     0.318 r  uart2_inst/receiver/is_receiving_i_1__0/O
                         net (fo=1, routed)           0.000     0.318    uart2_inst/receiver/is_receiving_i_1__0_n_0
    SLICE_X2Y12          FDRE                                         r  uart2_inst/receiver/is_receiving_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.986ns (55.810%)  route 3.156ns (44.190%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           3.156     8.687    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.530    12.217 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.217    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.965ns  (logic 4.042ns (58.030%)  route 2.923ns (41.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  rgb_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y31         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  rgb_reg_reg[11]/Q
                         net (fo=1, routed)           2.923     8.515    rgb_OBUF[11]
    G19                  OBUF (Prop_obuf_I_O)         3.524    12.039 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.039    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.879ns  (logic 3.961ns (57.584%)  route 2.918ns (42.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.918     8.448    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.505    11.954 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.954    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.759ns  (logic 3.975ns (58.813%)  route 2.784ns (41.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           2.784     8.315    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         3.519    11.834 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.834    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.758ns  (logic 3.985ns (58.965%)  route 2.773ns (41.035%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.551     5.072    clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.456     5.528 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           2.773     8.302    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.831 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.831    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 4.097ns (61.421%)  route 2.574ns (38.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           2.574     8.067    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         3.678    11.745 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.745    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.579ns  (logic 3.980ns (60.494%)  route 2.599ns (39.506%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.554     5.075    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           2.599     8.130    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.654 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.654    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.576ns  (logic 3.977ns (60.475%)  route 2.599ns (39.525%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           2.599     8.129    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.650 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.650    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.560ns  (logic 3.975ns (60.594%)  route 2.585ns (39.406%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.456     5.530 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           2.585     8.115    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.634 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.634    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.534ns  (logic 3.981ns (60.925%)  route 2.553ns (39.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           2.553     8.087    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.612 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.612    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.084ns  (logic 1.345ns (64.535%)  route 0.739ns (35.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rgb_reg_reg[8]/Q
                         net (fo=1, routed)           0.739     2.319    rgb_OBUF[8]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.523 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.523    rgb[8]
    N19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.086ns  (logic 1.338ns (64.104%)  route 0.749ns (35.896%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.749     2.328    rgb_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.525 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.525    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.140ns  (logic 1.367ns (63.870%)  route 0.773ns (36.130%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  rgb_reg_reg[0]/Q
                         net (fo=1, routed)           0.773     2.355    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.581 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.581    rgb[0]
    J18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.187ns  (logic 1.363ns (62.316%)  route 0.824ns (37.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  rgb_reg_reg[7]/Q
                         net (fo=1, routed)           0.824     2.403    rgb_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         1.222     3.625 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.625    rgb[7]
    J17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.190ns  (logic 1.366ns (62.368%)  route 0.824ns (37.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rgb_reg_reg[9]/Q
                         net (fo=1, routed)           0.824     2.404    rgb_OBUF[9]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.629 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.629    rgb[9]
    J19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.193ns  (logic 1.361ns (62.059%)  route 0.832ns (37.941%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  rgb_reg_reg[1]/Q
                         net (fo=1, routed)           0.832     2.411    rgb_OBUF[1]
    K18                  OBUF (Prop_obuf_I_O)         1.220     3.631 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.631    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.387ns (62.849%)  route 0.820ns (37.151%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  rgb_reg_reg[2]/Q
                         net (fo=1, routed)           0.820     2.386    rgb_OBUF[2]
    L18                  OBUF (Prop_obuf_I_O)         1.259     3.644 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.644    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.361ns (60.686%)  route 0.882ns (39.314%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  rgb_reg_reg[10]/Q
                         net (fo=1, routed)           0.882     2.462    rgb_OBUF[10]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.682 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.682    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.371ns (60.709%)  route 0.887ns (39.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.553     1.436    clk_IBUF_BUFG
    SLICE_X33Y28         FDRE                                         r  rgb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  rgb_reg_reg[5]/Q
                         net (fo=1, routed)           0.887     2.464    rgb_OBUF[5]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.694 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.694    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.310ns  (logic 1.348ns (58.348%)  route 0.962ns (41.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.555     1.438    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           0.962     2.541    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.748 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.748    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.032ns  (logic 1.339ns (12.137%)  route 9.693ns (87.863%))
  Logic Levels:           6  (FDCE=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[4]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[4]/Q
                         net (fo=117, routed)         5.498     5.954    text_gen_inst/rom_inst/addr_reg_reg_4[1]
    SLICE_X48Y29         LUT6 (Prop_lut6_I2_O)        0.124     6.078 f  text_gen_inst/rom_inst/addr_reg_reg_i_338/O
                         net (fo=1, routed)           0.000     6.078    text_gen_inst/rom_inst/addr_reg_reg_i_338_n_0
    SLICE_X48Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     6.290 f  text_gen_inst/rom_inst/addr_reg_reg_i_185/O
                         net (fo=1, routed)           1.060     7.350    text_gen_inst/rom_inst/addr_reg_reg_i_185_n_0
    SLICE_X43Y31         LUT6 (Prop_lut6_I1_O)        0.299     7.649 r  text_gen_inst/rom_inst/addr_reg_reg_i_74/O
                         net (fo=1, routed)           0.817     8.466    text_gen_inst/rom_inst/addr_reg_reg_i_74_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I0_O)        0.124     8.590 r  text_gen_inst/rom_inst/addr_reg_reg_i_26/O
                         net (fo=1, routed)           1.326     9.916    vga_inst/addr_reg_reg_3
    SLICE_X36Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.040 r  vga_inst/addr_reg_reg_i_4/O
                         net (fo=1, routed)           0.992    11.032    text_gen_inst/rom_inst/ADDRARDADDR[5]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.989ns  (logic 0.952ns (9.530%)  route 9.037ns (90.470%))
  Logic Levels:           5  (FDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[4]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[4]/Q
                         net (fo=117, routed)         5.731     6.187    text_gen_inst/rom_inst/addr_reg_reg_4[1]
    SLICE_X48Y28         LUT6 (Prop_lut6_I2_O)        0.124     6.311 f  text_gen_inst/rom_inst/addr_reg_reg_i_262/O
                         net (fo=1, routed)           0.811     7.122    vga_inst/addr_reg_reg_i_38_1
    SLICE_X45Y29         LUT6 (Prop_lut6_I4_O)        0.124     7.246 r  vga_inst/addr_reg_reg_i_111/O
                         net (fo=1, routed)           0.804     8.051    vga_inst/addr_reg_reg_i_111_n_0
    SLICE_X43Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.175 r  vga_inst/addr_reg_reg_i_38/O
                         net (fo=1, routed)           0.879     9.054    vga_inst/addr_reg_reg_i_38_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I5_O)        0.124     9.178 r  vga_inst/addr_reg_reg_i_7/O
                         net (fo=1, routed)           0.812     9.989    text_gen_inst/rom_inst/ADDRARDADDR[4]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.798ns  (logic 1.339ns (13.666%)  route 8.459ns (86.334%))
  Logic Levels:           6  (FDCE=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[3]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[3]/Q
                         net (fo=105, routed)         4.728     5.184    text_gen_inst/rom_inst/addr_reg_reg_4[0]
    SLICE_X36Y35         LUT6 (Prop_lut6_I4_O)        0.124     5.308 r  text_gen_inst/rom_inst/addr_reg_reg_i_276/O
                         net (fo=1, routed)           0.000     5.308    text_gen_inst/rom_inst/addr_reg_reg_i_276_n_0
    SLICE_X36Y35         MUXF7 (Prop_muxf7_I0_O)      0.212     5.520 r  text_gen_inst/rom_inst/addr_reg_reg_i_120/O
                         net (fo=1, routed)           0.694     6.214    text_gen_inst/rom_inst/addr_reg_reg_i_120_n_0
    SLICE_X31Y35         LUT6 (Prop_lut6_I5_O)        0.299     6.513 r  text_gen_inst/rom_inst/addr_reg_reg_i_41/O
                         net (fo=1, routed)           0.834     7.347    vga_inst/addr_reg_reg_26
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.471 r  vga_inst/addr_reg_reg_i_8/O
                         net (fo=1, routed)           1.146     8.617    vga_inst/addr_reg_reg_i_8_n_0
    SLICE_X43Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.741 r  vga_inst/addr_reg_reg_i_1/O
                         net (fo=1, routed)           1.058     9.798    text_gen_inst/rom_inst/ADDRARDADDR[8]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.323ns  (logic 0.952ns (10.211%)  route 8.371ns (89.789%))
  Logic Levels:           5  (FDCE=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[3]_rep/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[3]_rep/Q
                         net (fo=125, routed)         4.757     5.213    text_gen_inst/rom_inst/addr_reg_reg_i_44_0
    SLICE_X30Y29         LUT6 (Prop_lut6_I4_O)        0.124     5.337 f  text_gen_inst/rom_inst/addr_reg_reg_i_134/O
                         net (fo=1, routed)           0.717     6.054    vga_inst/addr_reg_reg_i_14_1
    SLICE_X31Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.178 r  vga_inst/addr_reg_reg_i_50/O
                         net (fo=1, routed)           0.670     6.848    vga_inst/addr_reg_reg_i_50_n_0
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.124     6.972 r  vga_inst/addr_reg_reg_i_14/O
                         net (fo=1, routed)           1.237     8.209    vga_inst/addr_reg_reg_i_14_n_0
    SLICE_X37Y22         LUT6 (Prop_lut6_I0_O)        0.124     8.333 r  vga_inst/addr_reg_reg_i_2/O
                         net (fo=1, routed)           0.990     9.323    text_gen_inst/rom_inst/ADDRARDADDR[7]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.233ns  (logic 1.210ns (13.105%)  route 8.023ns (86.895%))
  Logic Levels:           5  (FDCE=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[4]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[4]/Q
                         net (fo=117, routed)         5.114     5.570    text_gen_inst/rom_inst/addr_reg_reg_4[1]
    SLICE_X42Y31         LUT6 (Prop_lut6_I2_O)        0.124     5.694 r  text_gen_inst/rom_inst/addr_reg_reg_i_216/O
                         net (fo=1, routed)           0.000     5.694    text_gen_inst/rom_inst/addr_reg_reg_i_216_n_0
    SLICE_X42Y31         MUXF7 (Prop_muxf7_I0_O)      0.209     5.903 r  text_gen_inst/rom_inst/addr_reg_reg_i_89/O
                         net (fo=1, routed)           0.802     6.704    text_gen_inst/rom_inst/addr_reg_reg_i_89_n_0
    SLICE_X41Y31         LUT6 (Prop_lut6_I0_O)        0.297     7.001 r  text_gen_inst/rom_inst/addr_reg_reg_i_30/O
                         net (fo=1, routed)           1.248     8.250    text_gen_inst/rom_inst/addr_reg_reg_i_30_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.374 r  text_gen_inst/rom_inst/addr_reg_reg_i_5/O
                         net (fo=1, routed)           0.859     9.233    text_gen_inst/rom_inst/sel[6]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[3]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.889ns  (logic 1.331ns (14.974%)  route 7.558ns (85.026%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[3]_rep/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[3]_rep/Q
                         net (fo=125, routed)         4.670     5.126    text_gen_inst/rom_inst/addr_reg_reg_i_44_0
    SLICE_X35Y35         LUT6 (Prop_lut6_I4_O)        0.124     5.250 r  text_gen_inst/rom_inst/addr_reg_reg_i_321/O
                         net (fo=1, routed)           0.000     5.250    text_gen_inst/rom_inst/addr_reg_reg_i_321_n_0
    SLICE_X35Y35         MUXF7 (Prop_muxf7_I1_O)      0.217     5.467 r  text_gen_inst/rom_inst/addr_reg_reg_i_160/O
                         net (fo=1, routed)           0.000     5.467    text_gen_inst/rom_inst/addr_reg_reg_i_160_n_0
    SLICE_X35Y35         MUXF8 (Prop_muxf8_I1_O)      0.094     5.561 r  text_gen_inst/rom_inst/addr_reg_reg_i_60/O
                         net (fo=1, routed)           1.173     6.735    vga_inst/addr_reg_reg_23
    SLICE_X33Y25         LUT6 (Prop_lut6_I5_O)        0.316     7.051 r  vga_inst/addr_reg_reg_i_19/O
                         net (fo=1, routed)           1.042     8.093    vga_inst/addr_reg_reg_i_19_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.217 r  vga_inst/addr_reg_reg_i_3/O
                         net (fo=1, routed)           0.672     8.889    text_gen_inst/rom_inst/ADDRARDADDR[6]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/h_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.814ns  (logic 1.344ns (15.249%)  route 7.470ns (84.751%))
  Logic Levels:           6  (FDCE=1 LUT6=4 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y20         FDCE                         0.000     0.000 r  vga_inst/h_count_reg[4]/C
    SLICE_X49Y20         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  vga_inst/h_count_reg[4]/Q
                         net (fo=117, routed)         3.899     4.355    text_gen_inst/rom_inst/addr_reg_reg_4[1]
    SLICE_X33Y37         LUT6 (Prop_lut6_I2_O)        0.124     4.479 r  text_gen_inst/rom_inst/addr_reg_reg_i_365/O
                         net (fo=1, routed)           0.000     4.479    text_gen_inst/rom_inst/addr_reg_reg_i_365_n_0
    SLICE_X33Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.696 r  text_gen_inst/rom_inst/addr_reg_reg_i_230/O
                         net (fo=1, routed)           0.927     5.623    text_gen_inst/rom_inst/addr_reg_reg_i_230_n_0
    SLICE_X33Y32         LUT6 (Prop_lut6_I4_O)        0.299     5.922 r  text_gen_inst/rom_inst/addr_reg_reg_i_95/O
                         net (fo=1, routed)           1.374     7.296    text_gen_inst/rom_inst/addr_reg_reg_i_95_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I5_O)        0.124     7.420 r  text_gen_inst/rom_inst/addr_reg_reg_i_31/O
                         net (fo=1, routed)           0.590     8.011    text_gen_inst/rom_inst/addr_reg_reg_i_31_n_0
    SLICE_X43Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.135 r  text_gen_inst/rom_inst/addr_reg_reg_i_6/O
                         net (fo=1, routed)           0.679     8.814    text_gen_inst/rom_inst/sel[5]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.479     4.820    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.543ns  (logic 0.991ns (17.880%)  route 4.552ns (82.120%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[8]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[8]/Q
                         net (fo=11, routed)          0.930     1.349    vga_inst/pixel_y[8]
    SLICE_X40Y18         LUT4 (Prop_lut4_I1_O)        0.296     1.645 r  vga_inst/v_count[9]_i_3/O
                         net (fo=2, routed)           0.999     2.645    vga_inst/v_count[9]_i_3_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     2.769 f  vga_inst/rgb_reg[11]_i_3/O
                         net (fo=6, routed)           1.528     4.297    vga_inst/v_count_reg[9]_0
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.152     4.449 r  vga_inst/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           1.094     5.543    vga_inst_n_23
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.438     4.779    clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 0.991ns (18.468%)  route 4.375ns (81.532%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[8]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[8]/Q
                         net (fo=11, routed)          0.930     1.349    vga_inst/pixel_y[8]
    SLICE_X40Y18         LUT4 (Prop_lut4_I1_O)        0.296     1.645 r  vga_inst/v_count[9]_i_3/O
                         net (fo=2, routed)           0.999     2.645    vga_inst/v_count[9]_i_3_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     2.769 f  vga_inst/rgb_reg[11]_i_3/O
                         net (fo=6, routed)           1.528     4.297    vga_inst/v_count_reg[9]_0
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.152     4.449 r  vga_inst/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.917     5.366    vga_inst_n_23
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434     4.775    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_inst/v_count_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rgb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.366ns  (logic 0.991ns (18.468%)  route 4.375ns (81.532%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[8]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  vga_inst/v_count_reg[8]/Q
                         net (fo=11, routed)          0.930     1.349    vga_inst/pixel_y[8]
    SLICE_X40Y18         LUT4 (Prop_lut4_I1_O)        0.296     1.645 r  vga_inst/v_count[9]_i_3/O
                         net (fo=2, routed)           0.999     2.645    vga_inst/v_count[9]_i_3_n_0
    SLICE_X41Y20         LUT5 (Prop_lut5_I0_O)        0.124     2.769 f  vga_inst/rgb_reg[11]_i_3/O
                         net (fo=6, routed)           1.528     4.297    vga_inst/v_count_reg[9]_0
    SLICE_X36Y30         LUT3 (Prop_lut3_I2_O)        0.152     4.449 r  vga_inst/rgb_reg[10]_i_1/O
                         net (fo=7, routed)           0.917     5.366    vga_inst_n_23
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.434     4.775    clk_IBUF_BUFG
    SLICE_X31Y30         FDRE                                         r  rgb_reg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.029%)  route 0.267ns (58.971%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.267     0.408    text_gen_inst/write_pointer[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.453 r  text_gen_inst/rgb_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.453    text_gen_inst_n_69
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_inst/v_count_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.141ns (28.099%)  route 0.361ns (71.901%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[3]/C
    SLICE_X40Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[3]/Q
                         net (fo=10, routed)          0.361     0.502    text_gen_inst/rom_inst/ADDRARDADDR[3]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.991    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/v_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.164ns (31.570%)  route 0.355ns (68.430%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[0]/C
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_inst/v_count_reg[0]/Q
                         net (fo=12, routed)          0.355     0.519    text_gen_inst/rom_inst/ADDRARDADDR[0]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.991    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.528ns  (logic 0.186ns (35.226%)  route 0.342ns (64.774%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.342     0.483    text_gen_inst/write_pointer[3]
    SLICE_X34Y31         LUT6 (Prop_lut6_I3_O)        0.045     0.528 r  text_gen_inst/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     0.528    rgb_next[11]
    SLICE_X34Y31         FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X34Y31         FDRE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 vga_inst/v_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.164ns (31.015%)  route 0.365ns (68.985%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y18         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[2]/C
    SLICE_X42Y18         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_inst/v_count_reg[2]/Q
                         net (fo=12, routed)          0.365     0.529    text_gen_inst/rom_inst/ADDRARDADDR[2]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.991    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 vga_inst/v_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.529ns  (logic 0.141ns (26.630%)  route 0.388ns (73.370%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y20         FDCE                         0.000     0.000 r  vga_inst/v_count_reg[1]/C
    SLICE_X41Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_inst/v_count_reg[1]/Q
                         net (fo=13, routed)          0.388     0.529    text_gen_inst/rom_inst/ADDRARDADDR[1]
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.863     1.991    text_gen_inst/rom_inst/clk_IBUF_BUFG
    RAMB18_X1Y8          RAMB18E1                                     r  text_gen_inst/rom_inst/addr_reg_reg/CLKARDCLK

Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.487%)  route 0.353ns (65.513%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.353     0.494    text_gen_inst/write_pointer[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I1_O)        0.045     0.539 r  text_gen_inst/rgb_reg[10]_i_2/O
                         net (fo=1, routed)           0.000     0.539    text_gen_inst_n_71
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.186ns (29.649%)  route 0.441ns (70.351%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.441     0.582    text_gen_inst/write_pointer[3]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.045     0.627 r  text_gen_inst/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.627    text_gen_inst_n_70
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.823     1.950    clk_IBUF_BUFG
    SLICE_X33Y31         FDRE                                         r  rgb_reg_reg[9]/C

Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.661ns  (logic 0.186ns (28.159%)  route 0.475ns (71.841%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.475     0.616    text_gen_inst/write_pointer[3]
    SLICE_X31Y33         LUT6 (Prop_lut6_I0_O)        0.045     0.661 r  text_gen_inst/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.661    text_gen_inst_n_8
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X31Y33         FDRE                                         r  rgb_reg_reg[0]/C

Slack:                    inf
  Source:                 text_gen_inst/write_pointer_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.378%)  route 0.493ns (72.622%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE                         0.000     0.000 r  text_gen_inst/write_pointer_reg[3]/C
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  text_gen_inst/write_pointer_reg[3]/Q
                         net (fo=108, routed)         0.493     0.634    text_gen_inst/write_pointer[3]
    SLICE_X33Y30         LUT6 (Prop_lut6_I4_O)        0.045     0.679 r  text_gen_inst/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.679    rgb_next[7]
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    clk_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  rgb_reg_reg[7]/C





