.. |fpga_name| replace:: Xilinx Vitis-enabled U250
.. |bit_type| replace:: "xclbin"
.. |build_type| replace:: Xilinx Vitis

.. include:: Intro-Template.rst

.. toctree::
   :maxdepth: 3

   FPGA-Setup/Xilinx-Vitis-FPGAs
   Initial-Setup/Setting-Up-Xilinx-Vitis
   Running-Simulations/Running-Single-Node-Simulation-Xilinx-Vitis
   Building-a-FireSim-Bitstream/Xilinx-Vitis
