### 1

* Use else when use if statement
* Combinational logic: use always_comb and =, all variables assigned on all paths
* Sequential logic: use always_ff and <= with a delay (#1)

##### Setup Your Testbenches

1. Declare inputs and outputs
2. Instantiate the modules
3. Setup a clock driver
4. Setup a correctness checking function
5. Inside a initial block:
	1. Assign default values to all inputs
	2. Print out import signals
	3. Describe changes in input, using good testing practice

### 2


