strict digraph "" {
	node [label="\N"];
	"206:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fba378b3e50>",
		def_var="['sample_bus']",
		fillcolor=deepskyblue,
		label="206:AS
sample_bus = HREADYOUT && HREADY;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['HREADYOUT', 'HREADY']"];
}
