Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 076fdcbf77364c74bbbcaa2614c1cd15 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot vhdl_binary_counter_tb_behav xil_defaultlib.vhdl_binary_counter_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture bhv of entity xil_defaultlib.vhdl_binary_counter [vhdl_binary_counter_default]
Compiling architecture bench of entity xil_defaultlib.vhdl_binary_counter_tb
Built simulation snapshot vhdl_binary_counter_tb_behav
