{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 03:12:12 2013 " "Info: Processing started: Thu Dec 19 03:12:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "zero\$latch " "Warning: Node \"zero\$latch\" is a latch" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "1 " "Warning: Found combinational loop of 1 nodes" { { "Warning" "WTAN_SCC_NODE" "overflow\$latch " "Warning: Node \"overflow\$latch\"" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[0\] " "Info: Assuming node \"aluCode\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[1\] " "Info: Assuming node \"aluCode\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "aluCode\[2\] " "Info: Assuming node \"aluCode\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "zero~0 " "Info: Detected gated clock \"zero~0\" as buffer" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "zero~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "zero\$latch inputOne\[5\] aluCode\[0\] 25.300 ns register " "Info: tsu for register \"zero\$latch\" (data pin = \"inputOne\[5\]\", clock pin = \"aluCode\[0\]\") is 25.300 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "34.400 ns + Longest pin register " "Info: + Longest pin to register delay is 34.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns inputOne\[5\] 1 PIN PIN_67 12 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_67; Fanout = 12; PIN Node = 'inputOne\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[5] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.500 ns) + CELL(2.700 ns) 21.500 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 2 COMB LC6_C27 2 " "Info: 2: + IC(8.500 ns) + CELL(2.700 ns) = 21.500 ns; Loc. = LC6_C27; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.200 ns" { inputOne[5] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.000 ns) 26.700 ns Equal7~9 3 COMB LC3_C37 1 " "Info: 3: + IC(3.200 ns) + CELL(2.000 ns) = 26.700 ns; Loc. = LC3_C37; Fanout = 1; COMB Node = 'Equal7~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Equal7~9 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 28.700 ns Equal7~6 4 COMB LC4_C37 1 " "Info: 4: + IC(0.000 ns) + CELL(2.000 ns) = 28.700 ns; Loc. = LC4_C37; Fanout = 1; COMB Node = 'Equal7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal7~9 Equal7~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 34.400 ns zero\$latch 5 REG LC6_C50 1 " "Info: 5: + IC(3.000 ns) + CELL(2.700 ns) = 34.400 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Equal7~6 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.700 ns ( 57.27 % ) " "Info: Total cell delay = 19.700 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.700 ns ( 42.73 % ) " "Info: Total interconnect delay = 14.700 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.400 ns" { inputOne[5] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Equal7~9 Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "34.400 ns" { inputOne[5] {} inputOne[5]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Equal7~9 {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 8.500ns 3.200ns 0.000ns 3.000ns } { 0.000ns 10.300ns 2.700ns 2.000ns 2.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.600 ns + " "Info: + Micro setup delay of destination is 5.600 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[0\] destination 14.700 ns - Shortest register " "Info: - Shortest clock path from clock \"aluCode\[0\]\" to destination register is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[0\] 1 CLK PIN_211 10 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_211; Fanout = 10; CLK Node = 'aluCode\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.400 ns) 11.800 ns zero~0 2 COMB LC8_C50 1 " "Info: 2: + IC(6.500 ns) + CELL(2.400 ns) = 11.800 ns; Loc. = LC8_C50; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { aluCode[0] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.700 ns zero\$latch 3 REG LC6_C50 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 14.700 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 52.38 % ) " "Info: Total cell delay = 7.700 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 47.62 % ) " "Info: Total interconnect delay = 7.000 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "34.400 ns" { inputOne[5] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] Equal7~9 Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "34.400 ns" { inputOne[5] {} inputOne[5]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} Equal7~9 {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 8.500ns 3.200ns 0.000ns 3.000ns } { 0.000ns 10.300ns 2.700ns 2.000ns 2.000ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { aluCode[0] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { aluCode[0] {} aluCode[0]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.400ns 2.400ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "aluCode\[1\] zero zero\$latch 22.400 ns register " "Info: tco from clock \"aluCode\[1\]\" to destination pin \"zero\" through register \"zero\$latch\" is 22.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] source 15.000 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[1\]\" to source register is 15.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_212 30 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 30; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns zero~0 2 COMB LC8_C50 1 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC8_C50; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { aluCode[1] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.000 ns zero\$latch 3 REG LC6_C50 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.000 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 53.33 % ) " "Info: Total cell delay = 8.000 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 46.67 % ) " "Info: Total interconnect delay = 7.000 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { aluCode[1] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { aluCode[1] {} aluCode[1]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.400 ns + Longest register pin " "Info: + Longest register to pin delay is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns zero\$latch 1 REG LC6_C50 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 7.400 ns zero 2 PIN PIN_23 0 " "Info: 2: + IC(2.400 ns) + CELL(5.000 ns) = 7.400 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'zero'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { zero$latch zero } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 67.57 % ) " "Info: Total cell delay = 5.000 ns ( 67.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 32.43 % ) " "Info: Total interconnect delay = 2.400 ns ( 32.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { zero$latch zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { zero$latch {} zero {} } { 0.000ns 2.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { aluCode[1] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { aluCode[1] {} aluCode[1]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { zero$latch zero } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { zero$latch {} zero {} } { 0.000ns 2.400ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "inputTwo\[7\] output\[7\] 54.900 ns Longest " "Info: Longest tpd from source pin \"inputTwo\[7\]\" to destination pin \"output\[7\]\" is 54.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns inputTwo\[7\] 1 PIN PIN_61 7 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_61; Fanout = 7; PIN Node = 'inputTwo\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputTwo[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.500 ns) + CELL(2.700 ns) 20.500 ns ShiftLeft0~0 2 COMB LC2_C44 6 " "Info: 2: + IC(7.500 ns) + CELL(2.700 ns) = 20.500 ns; Loc. = LC2_C44; Fanout = 6; COMB Node = 'ShiftLeft0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.200 ns" { inputTwo[7] ShiftLeft0~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 26.100 ns ShiftLeft0~3 3 COMB LC1_C41 9 " "Info: 3: + IC(2.900 ns) + CELL(2.700 ns) = 26.100 ns; Loc. = LC1_C41; Fanout = 9; COMB Node = 'ShiftLeft0~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { ShiftLeft0~0 ShiftLeft0~3 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.700 ns) 30.900 ns ShiftLeft0~60 4 COMB LC3_C49 1 " "Info: 4: + IC(3.100 ns) + CELL(1.700 ns) = 30.900 ns; Loc. = LC3_C49; Fanout = 1; COMB Node = 'ShiftLeft0~60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { ShiftLeft0~3 ShiftLeft0~60 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 32.900 ns ShiftLeft0~33 5 COMB LC4_C49 1 " "Info: 5: + IC(0.000 ns) + CELL(2.000 ns) = 32.900 ns; Loc. = LC4_C49; Fanout = 1; COMB Node = 'ShiftLeft0~33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { ShiftLeft0~60 ShiftLeft0~33 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 38.400 ns output\[7\]~122 6 COMB LC3_C52 1 " "Info: 6: + IC(2.800 ns) + CELL(2.700 ns) = 38.400 ns; Loc. = LC3_C52; Fanout = 1; COMB Node = 'output\[7\]~122'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { ShiftLeft0~33 output[7]~122 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 41.600 ns output\[7\]~123 7 COMB LC5_C52 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 41.600 ns; Loc. = LC5_C52; Fanout = 1; COMB Node = 'output\[7\]~123'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output[7]~122 output[7]~123 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 44.800 ns output\[7\]~126 8 COMB LC6_C52 1 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 44.800 ns; Loc. = LC6_C52; Fanout = 1; COMB Node = 'output\[7\]~126'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { output[7]~123 output[7]~126 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(5.000 ns) 54.900 ns output\[7\] 9 PIN PIN_49 0 " "Info: 9: + IC(5.100 ns) + CELL(5.000 ns) = 54.900 ns; Loc. = PIN_49; Fanout = 0; PIN Node = 'output\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { output[7]~126 output[7] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "32.500 ns ( 59.20 % ) " "Info: Total cell delay = 32.500 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.400 ns ( 40.80 % ) " "Info: Total interconnect delay = 22.400 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "54.900 ns" { inputTwo[7] ShiftLeft0~0 ShiftLeft0~3 ShiftLeft0~60 ShiftLeft0~33 output[7]~122 output[7]~123 output[7]~126 output[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "54.900 ns" { inputTwo[7] {} inputTwo[7]~out {} ShiftLeft0~0 {} ShiftLeft0~3 {} ShiftLeft0~60 {} ShiftLeft0~33 {} output[7]~122 {} output[7]~123 {} output[7]~126 {} output[7] {} } { 0.000ns 0.000ns 7.500ns 2.900ns 3.100ns 0.000ns 2.800ns 0.500ns 0.500ns 5.100ns } { 0.000ns 10.300ns 2.700ns 2.700ns 1.700ns 2.000ns 2.700ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "zero\$latch inputOne\[0\] aluCode\[1\] -10.500 ns register " "Info: th for register \"zero\$latch\" (data pin = \"inputOne\[0\]\", clock pin = \"aluCode\[1\]\") is -10.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "aluCode\[1\] destination 15.000 ns + Longest register " "Info: + Longest clock path from clock \"aluCode\[1\]\" to destination register is 15.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns aluCode\[1\] 1 CLK PIN_212 30 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_212; Fanout = 30; CLK Node = 'aluCode\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { aluCode[1] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(2.700 ns) 12.100 ns zero~0 2 COMB LC8_C50 1 " "Info: 2: + IC(6.500 ns) + CELL(2.700 ns) = 12.100 ns; Loc. = LC8_C50; Fanout = 1; COMB Node = 'zero~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { aluCode[1] zero~0 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 15.000 ns zero\$latch 3 REG LC6_C50 1 " "Info: 3: + IC(0.500 ns) + CELL(2.400 ns) = 15.000 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { zero~0 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.000 ns ( 53.33 % ) " "Info: Total cell delay = 8.000 ns ( 53.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 46.67 % ) " "Info: Total interconnect delay = 7.000 ns ( 46.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { aluCode[1] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { aluCode[1] {} aluCode[1]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 25.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns inputOne\[0\] 1 PIN PIN_91 12 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 12; PIN Node = 'inputOne\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputOne[0] } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(2.700 ns) 14.200 ns lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] 2 COMB LC1_C27 2 " "Info: 2: + IC(8.600 ns) + CELL(2.700 ns) = 14.200 ns; Loc. = LC1_C27; Fanout = 2; COMB Node = 'lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.300 ns" { inputOne[0] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 19.800 ns Equal7~6 3 COMB LC4_C37 1 " "Info: 3: + IC(3.200 ns) + CELL(2.400 ns) = 19.800 ns; Loc. = LC4_C37; Fanout = 1; COMB Node = 'Equal7~6'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Equal7~6 } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.700 ns) 25.500 ns zero\$latch 4 REG LC6_C50 1 " "Info: 4: + IC(3.000 ns) + CELL(2.700 ns) = 25.500 ns; Loc. = LC6_C50; Fanout = 1; REG Node = 'zero\$latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.700 ns" { Equal7~6 zero$latch } "NODE_NAME" } } { "ALU.vhd" "" { Text "C:/Repos/processor/processor/FinalProcessor/ALU/ALU.vhd" 32 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.700 ns ( 41.96 % ) " "Info: Total cell delay = 10.700 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.800 ns ( 58.04 % ) " "Info: Total interconnect delay = 14.800 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.500 ns" { inputOne[0] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.500 ns" { inputOne[0] {} inputOne[0]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 8.600ns 3.200ns 3.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { aluCode[1] zero~0 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { aluCode[1] {} aluCode[1]~out {} zero~0 {} zero$latch {} } { 0.000ns 0.000ns 6.500ns 0.500ns } { 0.000ns 2.900ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "25.500 ns" { inputOne[0] lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] Equal7~6 zero$latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "25.500 ns" { inputOne[0] {} inputOne[0]~out {} lpm_add_sub:Add1|addcore:adder|a_csnbuffer:result_node|cs_buffer[1] {} Equal7~6 {} zero$latch {} } { 0.000ns 0.000ns 8.600ns 3.200ns 3.000ns } { 0.000ns 2.900ns 2.700ns 2.400ns 2.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 6 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 03:12:12 2013 " "Info: Processing ended: Thu Dec 19 03:12:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
