# FPGALAB #2, this is the code for a 1-bit-full-adder using System Verilog on Vivado.

# The constraints file, .v code, and the test_bench code are shown.
