// Seed: 1698675769
`define pp_4 0
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output id_3
);
  assign id_3 = id_0;
  logic id_4 = id_2;
  logic id_5;
  assign id_1 = id_2 ? 1 : 1;
endmodule
