Compiler Backend for original processor architecture (moderate CISC) based on LLVM

Architecture - CISC

Instruction modes: 
Memory-to-Register (MR)   M = M op R 
Register-to-Memory (RM)   R = R op M
Register-to-Register      Rd = Rd op Rs
Resister-to-Immediate     Rd = Rd op Immediate 

Addressing modes:
Register
Memory: Base + Offset
Memory: Predecrement/Postincrement
Memory: Immediate address

8, 16 & 32 bit Memory operations


Authors:

Year: 2017

Alexey Shistko     alexey@kudeyar.com

Andrei Safronov    andrei@kudeyar.com
