Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 14 14:08:05 2024
| Host         : fasic-beast2.fnal.gov running 64-bit Scientific Linux release 7.9 (Nitrogen)
| Command      : report_utilization -file cms_pix_28_fw_top_bd_wrapper_utilization_placed.rpt -pb cms_pix_28_fw_top_bd_wrapper_utilization_placed.pb
| Design       : cms_pix_28_fw_top_bd_wrapper
| Device       : xczu9eg-ffvb1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   |  6134 |     0 |          0 |    274080 |  2.24 |
|   LUT as Logic             |  6068 |     0 |          0 |    274080 |  2.21 |
|   LUT as Memory            |    66 |     0 |          0 |    144000 |  0.05 |
|     LUT as Distributed RAM |     0 |     0 |            |           |       |
|     LUT as Shift Register  |    66 |     0 |            |           |       |
| CLB Registers              | 10598 |     0 |          0 |    548160 |  1.93 |
|   Register as Flip Flop    | 10598 |     0 |          0 |    548160 |  1.93 |
|   Register as Latch        |     0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |     2 |     0 |          0 |     34260 | <0.01 |
| F7 Muxes                   |  2275 |     0 |          0 |    137040 |  1.66 |
| F8 Muxes                   |  1088 |     0 |          0 |     68520 |  1.59 |
| F9 Muxes                   |     0 |     0 |          0 |     34260 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 8240  |          Yes |           - |        Reset |
| 21    |          Yes |         Set |            - |
| 2337  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  1885 |     0 |          0 |     34260 |  5.50 |
|   CLBL                                     |   846 |     0 |            |           |       |
|   CLBM                                     |  1039 |     0 |            |           |       |
| LUT as Logic                               |  6068 |     0 |          0 |    274080 |  2.21 |
|   using O5 output only                     |    28 |       |            |           |       |
|   using O6 output only                     |  5444 |       |            |           |       |
|   using O5 and O6                          |   596 |       |            |           |       |
| LUT as Memory                              |    66 |     0 |          0 |    144000 |  0.05 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|   LUT as Shift Register                    |    66 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |    58 |       |            |           |       |
|     using O5 and O6                        |     8 |       |            |           |       |
| CLB Registers                              | 10598 |     0 |          0 |    548160 |  1.93 |
|   Register driven from within the CLB      |  1214 |       |            |           |       |
|   Register driven from outside the CLB     |  9384 |       |            |           |       |
|     LUT in front of the register is unused |  5969 |       |            |           |       |
|     LUT in front of the register is used   |  3415 |       |            |           |       |
| Unique Control Sets                        |   561 |       |          0 |     68520 |  0.82 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1824 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   11 |    11 |          0 |       328 |  3.35 |
| HPIOB_M          |    6 |     6 |          0 |        96 |  6.25 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    6 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    5 |     5 |          0 |        96 |  5.21 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       404 |  0.74 |
|   BUFGCE             |    1 |     0 |          0 |       116 |  0.86 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        72 |  2.78 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDCE     | 8240 |            Register |
| LUT6     | 5341 |                 CLB |
| FDRE     | 2337 |            Register |
| MUXF7    | 2275 |                 CLB |
| MUXF8    | 1088 |                 CLB |
| LUT3     |  953 |                 CLB |
| LUT5     |  139 |                 CLB |
| LUT2     |  136 |                 CLB |
| LUT4     |   84 |                 CLB |
| SRLC32E  |   49 |                 CLB |
| SRL16E   |   25 |                 CLB |
| FDSE     |   21 |            Register |
| LUT1     |   11 |                 CLB |
| OBUF     |   10 |                 I/O |
| CARRY8   |    2 |                 CLB |
| BUFG_PS  |    2 |               Clock |
| PS8      |    1 |            Advanced |
| INBUF    |    1 |                 I/O |
| IBUFCTRL |    1 |              Others |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| cms_pix_28_fw_top_bd_zynq_ultra_ps_e_0_0 |    1 |
| cms_pix_28_fw_top_bd_proc_sys_reset_0_0  |    1 |
| cms_pix_28_fw_top_bd_fw_top_v_0_0        |    1 |
| cms_pix_28_fw_top_bd_auto_pc_0           |    1 |
+------------------------------------------+------+


