

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Mon Oct 30 17:12:58 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.542 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  60247126|  60247126|  0.602 sec|  0.602 sec|  60247126|  60247126|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_conv3_Pipeline_1_fu_151                                                   |conv3_Pipeline_1                                                   |     3530|     3530|  35.300 us|  35.300 us|   3530|   3530|       no|
        |grp_conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3_fu_157                   |conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3                   |     5493|     5493|  54.930 us|  54.930 us|   5493|   5493|       no|
        |grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170  |conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |     3540|     3540|  35.400 us|  35.400 us|   3540|   3540|       no|
        |grp_conv3_Pipeline_TY_TX_fu_183                                               |conv3_Pipeline_TY_TX                                               |    58418|    58418|   0.584 ms|   0.584 ms|  58418|  58418|       no|
        |grp_conv3_Pipeline_5_fu_198                                                   |conv3_Pipeline_5                                                   |      291|      291|   2.910 us|   2.910 us|    291|    291|       no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |          |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+----------+----------+----------+-----------+-----------+------+----------+
        |- TJ_TI   |  60247125|  60247125|    267765|          -|          -|   225|        no|
        | + TN     |    261976|    261976|     65494|          -|          -|     4|        no|
        +----------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     128|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     2|   40081|   29485|    -|
|Memory           |        9|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     593|    -|
|Register         |        -|     -|     114|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        9|     2|   40195|   30206|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    ~0|      17|      25|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-------+-------+-----+
    |                                   Instance                                   |                               Module                              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-------+-------+-----+
    |grp_conv3_Pipeline_1_fu_151                                                   |conv3_Pipeline_1                                                   |        0|   0|     14|     65|    0|
    |grp_conv3_Pipeline_5_fu_198                                                   |conv3_Pipeline_5                                                   |        0|   0|     11|     59|    0|
    |grp_conv3_Pipeline_TY_TX_fu_183                                               |conv3_Pipeline_TY_TX                                               |        0|   0|  39574|  27779|    0|
    |grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170  |conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3  |        0|   2|    275|    889|    0|
    |grp_conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3_fu_157                   |conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3                   |        0|   0|    207|    653|    0|
    |mul_5ns_8ns_12_1_1_U147                                                       |mul_5ns_8ns_12_1_1                                                 |        0|   0|      0|     40|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                                         |                                                                   |        0|   2|  40081|  29485|    0|
    +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory        |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_fm_buffer_U     |conv3_input_fm_buffer_RAM_AUTO_1R1W     |        8|  0|   0|    0|  3528|   32|     1|       112896|
    |output_fm_buffer_0_U  |conv3_output_fm_buffer_0_RAM_AUTO_1R1W  |        1|  0|   0|    0|   289|   32|     1|         9248|
    +----------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                 |                                        |        9|  0|   0|    0|  3817|   64|     2|       122144|
    +----------------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln31_1_fu_228_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln31_fu_240_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln32_fu_322_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln39_1_fu_300_p2     |         +|   0|  0|  19|          12|          10|
    |add_ln39_fu_312_p2       |         +|   0|  0|  10|           3|           1|
    |icmp_ln31_fu_222_p2      |      icmp|   0|  0|  15|           8|           6|
    |icmp_ln32_fu_246_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln39_fu_306_p2      |      icmp|   0|  0|  12|           3|           4|
    |or_ln98_fu_355_p2        |        or|   0|  0|   5|           5|           3|
    |select_ln31_1_fu_276_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln31_2_fu_284_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln31_fu_252_p3    |    select|   0|  0|   4|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 128|          54|          42|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  65|         12|    1|         12|
    |grp_fu_479_ce                |  14|          3|    1|          3|
    |grp_fu_479_p0                |  14|          3|   32|         96|
    |grp_fu_479_p1                |  14|          3|   32|         96|
    |grp_fu_483_ce                |   9|          2|    1|          2|
    |indvar_flatten287_fu_100     |   9|          2|    8|         16|
    |input_fm_buffer_address0     |  20|          4|   12|         48|
    |input_fm_buffer_ce0          |  20|          4|    1|          4|
    |input_fm_buffer_ce1          |   9|          2|    1|          2|
    |input_fm_buffer_d0           |  14|          3|   32|         96|
    |input_fm_buffer_we0          |  14|          3|    1|          3|
    |m_axi_gmem_ARADDR            |  20|          4|   64|        256|
    |m_axi_gmem_ARBURST           |  20|          4|    2|          8|
    |m_axi_gmem_ARCACHE           |  20|          4|    4|         16|
    |m_axi_gmem_ARID              |  20|          4|    1|          4|
    |m_axi_gmem_ARLEN             |  20|          4|   32|        128|
    |m_axi_gmem_ARLOCK            |  20|          4|    2|          8|
    |m_axi_gmem_ARPROT            |  20|          4|    3|         12|
    |m_axi_gmem_ARQOS             |  20|          4|    4|         16|
    |m_axi_gmem_ARREGION          |  20|          4|    4|         16|
    |m_axi_gmem_ARSIZE            |  20|          4|    3|         12|
    |m_axi_gmem_ARUSER            |  20|          4|    1|          4|
    |m_axi_gmem_ARVALID           |  20|          4|    1|          4|
    |m_axi_gmem_AWVALID           |   9|          2|    1|          2|
    |m_axi_gmem_BREADY            |   9|          2|    1|          2|
    |m_axi_gmem_RREADY            |  20|          4|    1|          4|
    |m_axi_gmem_WVALID            |   9|          2|    1|          2|
    |output_fm_buffer_0_address0  |  20|          4|    9|         36|
    |output_fm_buffer_0_ce0       |  20|          4|    1|          4|
    |output_fm_buffer_0_d0        |  14|          3|   32|         96|
    |output_fm_buffer_0_we0       |  14|          3|    1|          3|
    |phi_mul_reg_139              |   9|          2|   12|         24|
    |ti_fu_92                     |   9|          2|    4|          8|
    |tj_fu_96                     |   9|          2|    4|          8|
    |tn_reg_128                   |   9|          2|    3|          6|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 593|        121|  313|       1057|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                           | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln31_1_reg_414                                                                         |   8|   0|    8|          0|
    |add_ln39_1_reg_444                                                                         |  12|   0|   12|          0|
    |add_ln39_reg_452                                                                           |   3|   0|    3|          0|
    |ap_CS_fsm                                                                                  |  11|   0|   11|          0|
    |empty_reg_473                                                                              |  12|   0|   12|          0|
    |grp_conv3_Pipeline_1_fu_151_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_5_fu_198_ap_start_reg                                                   |   1|   0|    1|          0|
    |grp_conv3_Pipeline_TY_TX_fu_183_ap_start_reg                                               |   1|   0|    1|          0|
    |grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170_ap_start_reg  |   1|   0|    1|          0|
    |grp_conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3_fu_157_ap_start_reg                   |   1|   0|    1|          0|
    |indvar_flatten287_fu_100                                                                   |   8|   0|    8|          0|
    |p_shl1_reg_439                                                                             |   4|   0|    8|          4|
    |phi_mul_reg_139                                                                            |  12|   0|   12|          0|
    |select_ln31_1_reg_426                                                                      |   8|   0|    8|          0|
    |select_ln31_2_reg_432                                                                      |   4|   0|    4|          0|
    |select_ln31_reg_419                                                                        |   4|   0|    4|          0|
    |shl_ln1_reg_462                                                                            |   2|   0|    5|          3|
    |ti_fu_92                                                                                   |   4|   0|    4|          0|
    |tj_fu_96                                                                                   |   4|   0|    4|          0|
    |tmp1_reg_468                                                                               |   8|   0|    8|          0|
    |tn_reg_128                                                                                 |   3|   0|    3|          0|
    |trunc_ln98_reg_457                                                                         |   2|   0|    2|          0|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                      | 114|   0|  121|          7|
    +-------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_493_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_493_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_493_p_opcode   |  out|    2|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_493_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_493_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_din0     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_din1     |  out|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_dout0    |   in|   32|  ap_ctrl_hs|                 conv3|  return value|
|grp_fu_497_p_ce       |  out|    1|  ap_ctrl_hs|                 conv3|  return value|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|                  gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|                  gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|                  gmem|       pointer|
|input_ftmap           |   in|   64|     ap_none|           input_ftmap|        scalar|
|conv3_weights         |   in|   64|     ap_none|         conv3_weights|        scalar|
|conv3_biases_0_0_val  |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|output_ftmap          |   in|   64|     ap_none|          output_ftmap|        scalar|
+----------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 9 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 3 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ti = alloca i32 1"   --->   Operation 12 'alloca' 'ti' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tj = alloca i32 1"   --->   Operation 13 'alloca' 'tj' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten287 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_17, i32 0, i32 0, void @empty_2, i32 0, i32 512, void @empty_11, void @empty_12, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %output_ftmap" [src/conv3.cpp:31]   --->   Operation 16 'read' 'output_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val" [src/conv3.cpp:31]   --->   Operation 17 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv3_weights" [src/conv3.cpp:31]   --->   Operation 18 'read' 'conv3_weights_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap" [src/conv3.cpp:31]   --->   Operation 19 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln31 = store i8 0, i8 %indvar_flatten287" [src/conv3.cpp:31]   --->   Operation 20 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %tj" [src/conv3.cpp:31]   --->   Operation 21 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 0, i4 %ti" [src/conv3.cpp:31]   --->   Operation 22 'store' 'store_ln31' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln31 = br void %TN" [src/conv3.cpp:31]   --->   Operation 23 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten287_load = load i8 %indvar_flatten287" [src/conv3.cpp:31]   --->   Operation 24 'load' 'indvar_flatten287_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln31 = icmp_eq  i8 %indvar_flatten287_load, i8 225" [src/conv3.cpp:31]   --->   Operation 25 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i8 %indvar_flatten287_load, i8 1" [src/conv3.cpp:31]   --->   Operation 26 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc79, void %for.end81" [src/conv3.cpp:31]   --->   Operation 27 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%ti_load = load i4 %ti" [src/conv3.cpp:32]   --->   Operation 28 'load' 'ti_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tj_load = load i4 %tj" [src/conv3.cpp:31]   --->   Operation 29 'load' 'tj_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %tj_load, i4 1" [src/conv3.cpp:31]   --->   Operation 30 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @TJ_TI_str"   --->   Operation 31 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 225, i64 225, i64 225"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln32 = icmp_eq  i4 %ti_load, i4 15" [src/conv3.cpp:32]   --->   Operation 33 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i4 0, i4 %ti_load" [src/conv3.cpp:31]   --->   Operation 34 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_1_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %add_ln31, i4 %add_ln31" [src/conv3.cpp:31]   --->   Operation 35 'bitconcatenate' 'tmp_1_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %tj_load, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 36 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.39ns)   --->   "%select_ln31_1 = select i1 %icmp_ln32, i8 %tmp_1_mid1, i8 %tmp_s" [src/conv3.cpp:31]   --->   Operation 37 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.39ns)   --->   "%select_ln31_2 = select i1 %icmp_ln32, i4 %add_ln31, i4 %tj_load" [src/conv3.cpp:31]   --->   Operation 38 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [src/conv3.cpp:32]   --->   Operation 39 'specloopname' 'specloopname_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31, i4 0" [src/conv3.cpp:31]   --->   Operation 40 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 41 'br' 'br_ln39' <Predicate = (!icmp_ln31)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln81 = ret" [src/conv3.cpp:81]   --->   Operation 42 'ret' 'ret_ln81' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tn = phi i3 %add_ln39, void %NOUT.split, i3 0, void %for.inc79" [src/conv3.cpp:39]   --->   Operation 43 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 %add_ln39_1, void %NOUT.split, i12 0, void %for.inc79" [src/conv3.cpp:39]   --->   Operation 44 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.80ns)   --->   "%add_ln39_1 = add i12 %phi_mul, i12 800" [src/conv3.cpp:39]   --->   Operation 45 'add' 'add_ln39_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.67ns)   --->   "%icmp_ln39 = icmp_eq  i3 %tn, i3 4" [src/conv3.cpp:39]   --->   Operation 46 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.67ns)   --->   "%add_ln39 = add i3 %tn, i3 1" [src/conv3.cpp:39]   --->   Operation 47 'add' 'add_ln39' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %NOUT.split, void %for.inc.i24.preheader" [src/conv3.cpp:39]   --->   Operation 48 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 49 'call' 'call_ln0' <Predicate = (!icmp_ln39)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i3 %tn" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 50 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (2.81ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3, i8 %select_ln31_1, i32 %conv3_biases_0_0_val_read, i4 %select_ln31, i8 %p_shl1, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_0" [src/conv3.cpp:31]   --->   Operation 51 'call' 'call_ln31' <Predicate = (icmp_ln39)> <Delay = 2.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln32 = add i4 %select_ln31, i4 1" [src/conv3.cpp:32]   --->   Operation 52 'add' 'add_ln32' <Predicate = (icmp_ln39)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln32 = store i8 %add_ln31_1, i8 %indvar_flatten287" [src/conv3.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = (icmp_ln39)> <Delay = 0.42>
ST_3 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %select_ln31_2, i4 %tj" [src/conv3.cpp:32]   --->   Operation 54 'store' 'store_ln32' <Predicate = (icmp_ln39)> <Delay = 0.42>
ST_3 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln32 = store i4 %add_ln32, i4 %ti" [src/conv3.cpp:32]   --->   Operation 55 'store' 'store_ln32' <Predicate = (icmp_ln39)> <Delay = 0.42>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_1, i32 %input_fm_buffer"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln98, i3 0" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 57 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln31_2, i4 %select_ln31_2" [src/srcnn.cpp:52->src/conv3.cpp:106->src/conv3.cpp:49]   --->   Operation 58 'bitconcatenate' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln1, i4 %select_ln31, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 59 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.65>
ST_6 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3, i8 %select_ln31_1, i8 %tmp1, i5 %shl_ln1, i4 %select_ln31, i64 %input_ftmap_read, i32 %gmem, i32 %input_fm_buffer" [src/conv3.cpp:31]   --->   Operation 60 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln98 = or i5 %shl_ln1, i5 7" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 61 'or' 'or_ln98' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln98_cast = zext i5 %or_ln98" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 62 'zext' 'or_ln98_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.65ns)   --->   "%empty = mul i12 %or_ln98_cast, i12 100" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 63 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.08>
ST_7 : Operation 64 [2/2] (1.08ns)   --->   "%call_ln98 = call void @conv3_Pipeline_TY_TX, i12 %empty, i64 %conv3_weights_read, i12 %empty, i12 %phi_mul, i32 %gmem, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 64 'call' 'call_ln98' <Predicate = true> <Delay = 1.08> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln39 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/conv3.cpp:39]   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv3.cpp:39]   --->   Operation 66 'specloopname' 'specloopname_ln39' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln98 = call void @conv3_Pipeline_TY_TX, i12 %empty, i64 %conv3_weights_read, i12 %empty, i12 %phi_mul, i32 %gmem, i32 %output_fm_buffer_0, i32 %input_fm_buffer" [src/conv3.cpp:98->src/conv3.cpp:49]   --->   Operation 67 'call' 'call_ln98' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln39 = br void %NOUT" [src/conv3.cpp:39]   --->   Operation 68 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 0.00>
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln31 = call void @conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3, i8 %select_ln31_1, i32 %conv3_biases_0_0_val_read, i4 %select_ln31, i8 %p_shl1, i64 %output_ftmap_read, i32 %gmem, i32 %output_fm_buffer_0" [src/conv3.cpp:31]   --->   Operation 69 'call' 'call_ln31' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 4> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_5, i32 %output_fm_buffer_0"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 5> <Delay = 0.00>
ST_11 : Operation 71 [1/2] (0.00ns)   --->   "%call_ln0 = call void @conv3_Pipeline_5, i32 %output_fm_buffer_0"   --->   Operation 71 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln32 = br void %TN" [src/conv3.cpp:32]   --->   Operation 72 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ input_fm_buffer]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ti                        (alloca           ) [ 011111111111]
tj                        (alloca           ) [ 011111111111]
indvar_flatten287         (alloca           ) [ 011111111111]
specinterface_ln0         (specinterface    ) [ 000000000000]
output_ftmap_read         (read             ) [ 001111111111]
conv3_biases_0_0_val_read (read             ) [ 001111111111]
conv3_weights_read        (read             ) [ 001111111111]
input_ftmap_read          (read             ) [ 001111111111]
store_ln31                (store            ) [ 000000000000]
store_ln31                (store            ) [ 000000000000]
store_ln31                (store            ) [ 000000000000]
br_ln31                   (br               ) [ 000000000000]
indvar_flatten287_load    (load             ) [ 000000000000]
icmp_ln31                 (icmp             ) [ 001111111111]
add_ln31_1                (add              ) [ 000111111000]
br_ln31                   (br               ) [ 000000000000]
ti_load                   (load             ) [ 000000000000]
tj_load                   (load             ) [ 000000000000]
add_ln31                  (add              ) [ 000000000000]
specloopname_ln0          (specloopname     ) [ 000000000000]
speclooptripcount_ln0     (speclooptripcount) [ 000000000000]
icmp_ln32                 (icmp             ) [ 000000000000]
select_ln31               (select           ) [ 000111111100]
tmp_1_mid1                (bitconcatenate   ) [ 000000000000]
tmp_s                     (bitconcatenate   ) [ 000000000000]
select_ln31_1             (select           ) [ 000111111100]
select_ln31_2             (select           ) [ 000111111000]
specloopname_ln32         (specloopname     ) [ 000000000000]
p_shl1                    (bitconcatenate   ) [ 000111111100]
br_ln39                   (br               ) [ 001111111111]
ret_ln81                  (ret              ) [ 000000000000]
tn                        (phi              ) [ 000100000000]
phi_mul                   (phi              ) [ 000111111000]
add_ln39_1                (add              ) [ 001111111111]
icmp_ln39                 (icmp             ) [ 001111111111]
add_ln39                  (add              ) [ 001111111111]
br_ln39                   (br               ) [ 000000000000]
trunc_ln98                (trunc            ) [ 000011000000]
add_ln32                  (add              ) [ 000000000000]
store_ln32                (store            ) [ 000000000000]
store_ln32                (store            ) [ 000000000000]
store_ln32                (store            ) [ 000000000000]
call_ln0                  (call             ) [ 000000000000]
shl_ln1                   (bitconcatenate   ) [ 000000100000]
tmp1                      (bitconcatenate   ) [ 000000100000]
call_ln31                 (call             ) [ 000000000000]
or_ln98                   (or               ) [ 000000000000]
or_ln98_cast              (zext             ) [ 000000000000]
empty                     (mul              ) [ 000000011000]
speclooptripcount_ln39    (speclooptripcount) [ 000000000000]
specloopname_ln39         (specloopname     ) [ 000000000000]
call_ln98                 (call             ) [ 000000000000]
br_ln39                   (br               ) [ 001111111111]
call_ln31                 (call             ) [ 000000000000]
call_ln0                  (call             ) [ 000000000000]
br_ln32                   (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_ftmap">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_ftmap">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_fm_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TJ_TI_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_TY_TX"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_Pipeline_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="ti_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ti/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tj_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tj/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="indvar_flatten287_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten287/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_ftmap_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="conv3_biases_0_0_val_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv3_weights_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_weights_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_ftmap_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_ftmap_read/1 "/>
</bind>
</comp>

<comp id="128" class="1005" name="tn_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="3" slack="1"/>
<pin id="130" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="tn_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="3" slack="0"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/3 "/>
</bind>
</comp>

<comp id="139" class="1005" name="phi_mul_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="12" slack="1"/>
<pin id="141" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="phi_mul_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_conv3_Pipeline_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="0" slack="0"/>
<pin id="153" dir="0" index="1" bw="32" slack="0"/>
<pin id="154" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="0" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="1"/>
<pin id="160" dir="0" index="2" bw="32" slack="2"/>
<pin id="161" dir="0" index="3" bw="4" slack="1"/>
<pin id="162" dir="0" index="4" bw="8" slack="1"/>
<pin id="163" dir="0" index="5" bw="64" slack="2"/>
<pin id="164" dir="0" index="6" bw="32" slack="0"/>
<pin id="165" dir="0" index="7" bw="32" slack="0"/>
<pin id="166" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="3"/>
<pin id="173" dir="0" index="2" bw="8" slack="0"/>
<pin id="174" dir="0" index="3" bw="5" slack="0"/>
<pin id="175" dir="0" index="4" bw="4" slack="3"/>
<pin id="176" dir="0" index="5" bw="64" slack="4"/>
<pin id="177" dir="0" index="6" bw="32" slack="0"/>
<pin id="178" dir="0" index="7" bw="32" slack="0"/>
<pin id="179" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_conv3_Pipeline_TY_TX_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="12" slack="1"/>
<pin id="186" dir="0" index="2" bw="64" slack="6"/>
<pin id="187" dir="0" index="3" bw="12" slack="1"/>
<pin id="188" dir="0" index="4" bw="12" slack="4"/>
<pin id="189" dir="0" index="5" bw="32" slack="0"/>
<pin id="190" dir="0" index="6" bw="32" slack="0"/>
<pin id="191" dir="0" index="7" bw="32" slack="0"/>
<pin id="192" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln98/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_conv3_Pipeline_5_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="204" class="1004" name="store_ln31_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="store_ln31_store_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="store_ln31_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="4" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="indvar_flatten287_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="1"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten287_load/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln31_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="8" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln31_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="ti_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="1"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ti_load/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tj_load_load_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="1"/>
<pin id="239" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tj_load/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="add_ln31_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="4" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln32_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="0"/>
<pin id="248" dir="0" index="1" bw="4" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln31_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_1_mid1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="0"/>
<pin id="263" dir="0" index="2" bw="4" slack="0"/>
<pin id="264" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1_mid1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_s_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="0" index="2" bw="4" slack="0"/>
<pin id="272" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="select_ln31_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_1/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="select_ln31_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="4" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln31_2/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="4" slack="0"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln39_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39_1/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln39_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="3" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln39_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="3" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln39/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln98_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="3" slack="0"/>
<pin id="320" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln32_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="store_ln32_store_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="8" slack="1"/>
<pin id="329" dir="0" index="1" bw="8" slack="2"/>
<pin id="330" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln32_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="1"/>
<pin id="333" dir="0" index="1" bw="4" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln32_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="4" slack="0"/>
<pin id="337" dir="0" index="1" bw="4" slack="2"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="shl_ln1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="2" slack="2"/>
<pin id="343" dir="0" index="2" bw="1" slack="0"/>
<pin id="344" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="8" slack="0"/>
<pin id="350" dir="0" index="1" bw="4" slack="3"/>
<pin id="351" dir="0" index="2" bw="4" slack="3"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="355" class="1004" name="or_ln98_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="5" slack="1"/>
<pin id="357" dir="0" index="1" bw="5" slack="0"/>
<pin id="358" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln98/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="or_ln98_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="5" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="or_ln98_cast/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="empty_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/6 "/>
</bind>
</comp>

<comp id="370" class="1005" name="ti_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="0"/>
<pin id="372" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ti "/>
</bind>
</comp>

<comp id="377" class="1005" name="tj_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="4" slack="0"/>
<pin id="379" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tj "/>
</bind>
</comp>

<comp id="384" class="1005" name="indvar_flatten287_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten287 "/>
</bind>
</comp>

<comp id="391" class="1005" name="output_ftmap_read_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="64" slack="2"/>
<pin id="393" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="396" class="1005" name="conv3_biases_0_0_val_read_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="2"/>
<pin id="398" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="401" class="1005" name="conv3_weights_read_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="6"/>
<pin id="403" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="conv3_weights_read "/>
</bind>
</comp>

<comp id="406" class="1005" name="input_ftmap_read_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="64" slack="4"/>
<pin id="408" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="input_ftmap_read "/>
</bind>
</comp>

<comp id="414" class="1005" name="add_ln31_1_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="1"/>
<pin id="416" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln31_1 "/>
</bind>
</comp>

<comp id="419" class="1005" name="select_ln31_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="1"/>
<pin id="421" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31 "/>
</bind>
</comp>

<comp id="426" class="1005" name="select_ln31_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="1"/>
<pin id="428" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_1 "/>
</bind>
</comp>

<comp id="432" class="1005" name="select_ln31_2_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="4" slack="1"/>
<pin id="434" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln31_2 "/>
</bind>
</comp>

<comp id="439" class="1005" name="p_shl1_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="8" slack="1"/>
<pin id="441" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_shl1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="add_ln39_1_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="12" slack="0"/>
<pin id="446" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39_1 "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln39_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln39 "/>
</bind>
</comp>

<comp id="457" class="1005" name="trunc_ln98_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="2" slack="2"/>
<pin id="459" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="462" class="1005" name="shl_ln1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="5" slack="1"/>
<pin id="464" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="1"/>
<pin id="470" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="473" class="1005" name="empty_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="12" slack="1"/>
<pin id="475" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="479" class="1004" name="grp_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="482" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/14 add57_1/18 add57_2/22 add57_3/26 add57_4/30 add57_5/34 add57_6/38 add57_7/42 add_0_1/46 add57_1_0_1/50 add57_2_0_1/54 add57_3_0_1/58 add57_4_0_1/62 add57_5_0_1/66 add57_6_0_1/70 add57_7_0_1/74 add_0_2/78 add57_1_0_2/82 add57_2_0_2/86 add57_3_0_2/90 add57_4_0_2/94 add57_5_0_2/98 add57_6_0_2/102 add57_7_0_2/106 add_0_3/110 add57_1_0_3/114 add57_2_0_3/118 add57_3_0_3/122 add57_4_0_3/126 add57_5_0_3/130 add57_6_0_3/134 add57_7_0_3/138 add_0_4/142 add57_1_0_4/146 add57_2_0_4/150 add57_3_0_4/154 add57_4_0_4/158 add57_5_0_4/162 add57_6_0_4/166 add57_7_0_4/170 add_1/174 add57_1_1/178 add57_2_1/182 add57_3_1/186 add57_4_1/190 add57_5_1/194 add57_6_1/198 add57_7_1/202 add_1_1/206 add57_1_1_1/210 add57_2_1_1/215 add57_3_1_1/219 add57_4_1_1/223 add57_5_1_1/227 add57_6_1_1/231 add57_7_1_1/235 add_1_2/239 add57_1_1_2/243 add57_2_1_2/247 add57_3_1_2/251 add57_4_1_2/255 add57_5_1_2/259 add57_6_1_2/263 add57_7_1_2/267 add_1_3/271 add57_1_1_3/275 add57_2_1_3/279 add57_3_1_3/283 add57_4_1_3/287 add57_5_1_3/291 add57_6_1_3/295 add57_7_1_3/299 add_1_4/303 add57_1_1_4/307 add57_2_1_4/311 add57_3_1_4/315 add57_4_1_4/319 add57_5_1_4/323 add57_6_1_4/327 add57_7_1_4/331 add_2/335 add57_1_2/339 add57_2_2/343 add57_3_2/347 add57_4_2/351 add57_5_2/355 add57_6_2/359 add57_7_2/363 add_2_1/367 add57_1_2_1/371 add57_2_2_1/375 add57_3_2_1/379 add57_4_2_1/383 add57_5_2_1/387 add57_6_2_1/391 add57_7_2_1/395 add_2_2/399 add57_1_2_2/403 add57_2_2_2/407 add57_3_2_2/411 add57_4_2_2/416 add57_5_2_2/420 add57_6_2_2/424 add57_7_2_2/428 add_2_3/432 add57_1_2_3/436 add57_2_2_3/440 add57_3_2_3/444 add57_4_2_3/448 add57_5_2_3/452 add57_6_2_3/456 add57_7_2_3/460 add_2_4/464 add57_1_2_4/468 add57_2_2_4/472 add57_3_2_4/476 add57_4_2_4/480 add57_5_2_4/484 add57_6_2_4/488 add57_7_2_4/492 add_3/496 add57_1_3/500 add57_2_3/504 add57_3_3/508 add57_4_3/512 add57_5_3/516 add57_6_3/520 add57_7_3/524 add_3_1/528 add57_1_3_1/532 add57_2_3_1/536 add57_3_3_1/540 add57_4_3_1/544 add57_5_3_1/548 add57_6_3_1/552 add57_7_3_1/556 add_3_2/560 add57_1_3_2/564 add57_2_3_2/568 add57_3_3_2/572 add57_4_3_2/576 add57_5_3_2/580 add57_6_3_2/584 add57_7_3_2/588 add_3_3/592 add57_1_3_3/596 add57_2_3_3/600 add57_3_3_3/604 add57_4_3_3/608 add57_5_3_3/612 add57_6_3_3/617 add57_7_3_3/621 add_3_4/625 add57_1_3_4/629 add57_2_3_4/633 add57_3_3_4/637 add57_4_3_4/641 add57_5_3_4/645 add57_6_3_4/649 add57_7_3_4/653 add_4/657 add57_1_4/661 add57_2_4/665 add57_3_4/669 add57_4_4/673 add57_5_4/677 add57_6_4/681 add57_7_4/685 add_4_1/689 add57_1_4_1/693 add57_2_4_1/697 add57_3_4_1/701 add57_4_4_1/705 add57_5_4_1/709 add57_6_4_1/713 add57_7_4_1/717 add_4_2/721 add57_1_4_2/725 add57_2_4_2/729 add57_3_4_2/733 add57_4_4_2/737 add57_5_4_2/741 add57_6_4_2/745 add57_7_4_2/749 add_4_3/753 add57_1_4_3/757 add57_2_4_3/761 add57_3_4_3/765 add57_4_4_3/769 add57_5_4_3/773 add57_6_4_3/777 add57_7_4_3/781 add_4_4/785 add57_1_4_4/789 add57_2_4_4/793 add57_3_4_4/797 add57_4_4_4/801 add57_5_4_4/805 add57_6_4_4/809 add57_7_4_4/813 add_i/3 add23_i/11 "/>
</bind>
</comp>

<comp id="483" class="1004" name="grp_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="485" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="486" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/11 mul50_1/12 mul50_2/13 mul50_3/14 mul50_4/15 mul50_5/16 mul50_6/17 mul50_7/18 mul_0_1/19 mul50_1_0_1/20 mul50_2_0_1/21 mul50_3_0_1/22 mul50_4_0_1/23 mul50_5_0_1/24 mul50_6_0_1/25 mul50_7_0_1/26 mul_0_2/27 mul50_1_0_2/28 mul50_2_0_2/29 mul50_3_0_2/30 mul50_4_0_2/31 mul50_5_0_2/32 mul50_6_0_2/33 mul50_7_0_2/34 mul_0_3/35 mul50_1_0_3/36 mul50_2_0_3/37 mul50_3_0_3/38 mul50_4_0_3/39 mul50_5_0_3/40 mul50_6_0_3/41 mul50_7_0_3/42 mul_0_4/43 mul50_1_0_4/44 mul50_2_0_4/45 mul50_3_0_4/46 mul50_4_0_4/47 mul50_5_0_4/48 mul50_6_0_4/49 mul50_7_0_4/50 mul_1/51 mul50_1_1/52 mul50_2_1/53 mul50_3_1/54 mul50_4_1/55 mul50_5_1/56 mul50_6_1/57 mul50_7_1/58 mul_1_1/59 mul50_1_1_1/60 mul50_2_1_1/61 mul50_3_1_1/62 mul50_4_1_1/63 mul50_5_1_1/64 mul50_6_1_1/65 mul50_7_1_1/66 mul_1_2/67 mul50_1_1_2/68 mul50_2_1_2/69 mul50_3_1_2/70 mul50_4_1_2/71 mul50_5_1_2/72 mul50_6_1_2/73 mul50_7_1_2/74 mul_1_3/75 mul50_1_1_3/76 mul50_2_1_3/77 mul50_3_1_3/78 mul50_4_1_3/79 mul50_5_1_3/80 mul50_6_1_3/81 mul50_7_1_3/82 mul_1_4/83 mul50_1_1_4/84 mul50_2_1_4/85 mul50_3_1_4/86 mul50_4_1_4/87 mul50_5_1_4/88 mul50_6_1_4/89 mul50_7_1_4/90 mul_2/91 mul50_1_2/92 mul50_2_2/93 mul50_3_2/94 mul50_4_2/95 mul50_5_2/96 mul50_6_2/97 mul50_7_2/98 mul_2_1/99 mul50_1_2_1/100 mul50_2_2_1/101 mul50_3_2_1/102 mul50_4_2_1/103 mul50_5_2_1/104 mul50_6_2_1/105 mul50_7_2_1/106 mul_2_2/107 mul50_1_2_2/108 mul50_2_2_2/109 mul50_3_2_2/110 mul50_4_2_2/111 mul50_5_2_2/112 mul50_6_2_2/113 mul50_7_2_2/114 mul_2_3/115 mul50_1_2_3/116 mul50_2_2_3/117 mul50_3_2_3/118 mul50_4_2_3/119 mul50_5_2_3/120 mul50_6_2_3/121 mul50_7_2_3/122 mul_2_4/123 mul50_1_2_4/124 mul50_2_2_4/125 mul50_3_2_4/126 mul50_4_2_4/127 mul50_5_2_4/128 mul50_6_2_4/129 mul50_7_2_4/130 mul_3/131 mul50_1_3/132 mul50_2_3/133 mul50_3_3/134 mul50_4_3/135 mul50_5_3/136 mul50_6_3/137 mul50_7_3/138 mul_3_1/139 mul50_1_3_1/140 mul50_2_3_1/141 mul50_3_3_1/142 mul50_4_3_1/143 mul50_5_3_1/144 mul50_6_3_1/145 mul50_7_3_1/146 mul_3_2/147 mul50_1_3_2/148 mul50_2_3_2/149 mul50_3_3_2/150 mul50_4_3_2/151 mul50_5_3_2/152 mul50_6_3_2/153 mul50_7_3_2/154 mul_3_3/155 mul50_1_3_3/156 mul50_2_3_3/157 mul50_3_3_3/158 mul50_4_3_3/159 mul50_5_3_3/160 mul50_6_3_3/161 mul50_7_3_3/162 mul_3_4/163 mul50_1_3_4/164 mul50_2_3_4/165 mul50_3_3_4/166 mul50_4_3_4/167 mul50_5_3_4/168 mul50_6_3_4/169 mul50_7_3_4/170 mul_4/171 mul50_1_4/172 mul50_2_4/173 mul50_3_4/174 mul50_4_4/175 mul50_5_4/176 mul50_6_4/177 mul50_7_4/178 mul_4_1/179 mul50_1_4_1/180 mul50_2_4_1/181 mul50_3_4_1/182 mul50_4_4_1/183 mul50_5_4_1/184 mul50_6_4_1/185 mul50_7_4_1/186 mul_4_2/187 mul50_1_4_2/188 mul50_2_4_2/189 mul50_3_4_2/190 mul50_4_4_2/191 mul50_5_4_2/192 mul50_6_4_2/193 mul50_7_4_2/194 mul_4_3/195 mul50_1_4_3/196 mul50_2_4_3/197 mul50_3_4_3/198 mul50_4_4_3/199 mul50_5_4_3/200 mul50_6_4_3/201 mul50_7_4_3/202 mul_4_4/203 mul50_1_4_4/204 mul50_2_4_4/205 mul50_3_4_4/206 mul50_4_4_4/207 mul50_5_4_4/208 mul50_6_4_4/209 mul50_7_4_4/210 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="62" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="155"><net_src comp="72" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="167"><net_src comp="74" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="157" pin=6"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="157" pin=7"/></net>

<net id="180"><net_src comp="78" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="0" pin="0"/><net_sink comp="170" pin=6"/></net>

<net id="182"><net_src comp="12" pin="0"/><net_sink comp="170" pin=7"/></net>

<net id="193"><net_src comp="84" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="139" pin="1"/><net_sink comp="183" pin=4"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="183" pin=5"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="183" pin=6"/></net>

<net id="197"><net_src comp="12" pin="0"/><net_sink comp="183" pin=7"/></net>

<net id="202"><net_src comp="90" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="10" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="40" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="226"><net_src comp="219" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="42" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="219" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="44" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="244"><net_src comp="237" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="46" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="234" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="56" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="257"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="234" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="265"><net_src comp="58" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="240" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="240" pin="2"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="58" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="237" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="237" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="246" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="260" pin="3"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="268" pin="3"/><net_sink comp="276" pin=2"/></net>

<net id="289"><net_src comp="246" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="240" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="237" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="252" pin="3"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="143" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="66" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="132" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="68" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="132" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="132" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="339"><net_src comp="322" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="345"><net_src comp="76" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="346"><net_src comp="62" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="347"><net_src comp="340" pin="3"/><net_sink comp="170" pin=3"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="348" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="359"><net_src comp="80" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="355" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="82" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="92" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="380"><net_src comp="96" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="387"><net_src comp="100" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="394"><net_src comp="104" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="399"><net_src comp="110" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="404"><net_src comp="116" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="409"><net_src comp="122" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="170" pin=5"/></net>

<net id="417"><net_src comp="228" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="422"><net_src comp="252" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="425"><net_src comp="419" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="429"><net_src comp="276" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="431"><net_src comp="426" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="435"><net_src comp="284" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="442"><net_src comp="292" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="447"><net_src comp="300" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="455"><net_src comp="312" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="460"><net_src comp="318" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="465"><net_src comp="340" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="471"><net_src comp="348" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="476"><net_src comp="364" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="478"><net_src comp="473" pin="1"/><net_sink comp="183" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 9 }
	Port: output_fm_buffer_0 | {7 8 10 11 }
	Port: input_fm_buffer | {3 4 5 6 }
 - Input state : 
	Port: conv3 : gmem | {3 5 6 7 8 9 }
	Port: conv3 : input_ftmap | {1 }
	Port: conv3 : conv3_weights | {1 }
	Port: conv3 : conv3_biases_0_0_val | {1 }
	Port: conv3 : output_ftmap | {1 }
	Port: conv3 : output_fm_buffer_0 | {3 7 8 9 }
	Port: conv3 : input_fm_buffer | {7 8 }
  - Chain level:
	State 1
		store_ln31 : 1
		store_ln31 : 1
		store_ln31 : 1
	State 2
		icmp_ln31 : 1
		add_ln31_1 : 1
		br_ln31 : 2
		add_ln31 : 1
		icmp_ln32 : 1
		select_ln31 : 2
		tmp_1_mid1 : 2
		tmp_s : 1
		select_ln31_1 : 3
		select_ln31_2 : 2
		p_shl1 : 3
	State 3
		add_ln39_1 : 1
		icmp_ln39 : 1
		add_ln39 : 1
		br_ln39 : 2
		trunc_ln98 : 1
		store_ln32 : 1
	State 4
	State 5
		call_ln31 : 1
	State 6
		empty : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                          grp_conv3_Pipeline_1_fu_151                         |    0    |    0    |    12   |    38   |
|          |          grp_conv3_Pipeline_VITIS_LOOP_123_2_VITIS_LOOP_124_3_fu_157         |    2    |  1.806  |   453   |   613   |
|   call   | grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170 |    2    |  0.427  |   242   |   754   |
|          |                        grp_conv3_Pipeline_TY_TX_fu_183                       |    5    | 43.7765 |  38342  |  25533  |
|          |                          grp_conv3_Pipeline_5_fu_198                         |    0    |    0    |    9    |    32   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                                  grp_fu_479                                  |    2    |    0    |   227   |   214   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                                  grp_fu_483                                  |    3    |    0    |   128   |   135   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               add_ln31_1_fu_228                              |    0    |    0    |    0    |    15   |
|          |                                add_ln31_fu_240                               |    0    |    0    |    0    |    12   |
|    add   |                               add_ln39_1_fu_300                              |    0    |    0    |    0    |    19   |
|          |                                add_ln39_fu_312                               |    0    |    0    |    0    |    10   |
|          |                                add_ln32_fu_322                               |    0    |    0    |    0    |    12   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                                 empty_fu_364                                 |    0    |    0    |    0    |    40   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               icmp_ln31_fu_222                               |    0    |    0    |    0    |    15   |
|   icmp   |                               icmp_ln32_fu_246                               |    0    |    0    |    0    |    12   |
|          |                               icmp_ln39_fu_306                               |    0    |    0    |    0    |    10   |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                              select_ln31_fu_252                              |    0    |    0    |    0    |    4    |
|  select  |                             select_ln31_1_fu_276                             |    0    |    0    |    0    |    8    |
|          |                             select_ln31_2_fu_284                             |    0    |    0    |    0    |    4    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         output_ftmap_read_read_fu_104                        |    0    |    0    |    0    |    0    |
|   read   |                     conv3_biases_0_0_val_read_read_fu_110                    |    0    |    0    |    0    |    0    |
|          |                        conv3_weights_read_read_fu_116                        |    0    |    0    |    0    |    0    |
|          |                         input_ftmap_read_read_fu_122                         |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               tmp_1_mid1_fu_260                              |    0    |    0    |    0    |    0    |
|          |                                 tmp_s_fu_268                                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                                 p_shl1_fu_292                                |    0    |    0    |    0    |    0    |
|          |                                shl_ln1_fu_340                                |    0    |    0    |    0    |    0    |
|          |                                  tmp1_fu_348                                 |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                               trunc_ln98_fu_318                              |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|    or    |                                or_ln98_fu_355                                |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                              or_ln98_cast_fu_360                             |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                              |    14   | 46.0095 |  39413  |  27480  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add_ln31_1_reg_414       |    8   |
|        add_ln39_1_reg_444       |   12   |
|         add_ln39_reg_452        |    3   |
|conv3_biases_0_0_val_read_reg_396|   32   |
|    conv3_weights_read_reg_401   |   64   |
|          empty_reg_473          |   12   |
|    indvar_flatten287_reg_384    |    8   |
|     input_ftmap_read_reg_406    |   64   |
|    output_ftmap_read_reg_391    |   64   |
|          p_shl1_reg_439         |    8   |
|         phi_mul_reg_139         |   12   |
|      select_ln31_1_reg_426      |    8   |
|      select_ln31_2_reg_432      |    4   |
|       select_ln31_reg_419       |    4   |
|         shl_ln1_reg_462         |    5   |
|            ti_reg_370           |    4   |
|            tj_reg_377           |    4   |
|           tmp1_reg_468          |    8   |
|            tn_reg_128           |    3   |
|        trunc_ln98_reg_457       |    2   |
+---------------------------------+--------+
|              Total              |   329  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                phi_mul_reg_139                               |  p0  |   2  |  12  |   24   ||    9    |
| grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170 |  p2  |   2  |   8  |   16   ||    9    |
| grp_conv3_Pipeline_VITIS_LOOP_100_1_VITIS_LOOP_101_2_VITIS_LOOP_102_3_fu_170 |  p3  |   2  |   5  |   10   ||    9    |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                    |      |      |      |   50   ||  1.281  ||    27   |
|------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   14   |   46   |  39413 |  27480 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   329  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   14   |   47   |  39742 |  27507 |
+-----------+--------+--------+--------+--------+
