GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\top.sv'
Analyzing Verilog file 'D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\Parallel_m.v'
WARN  (EX2478) : Non-net output port 'boardLED3' cannot be initialized at declaration in SystemVerilog mode("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\Parallel_m.v":5)
WARN  (EX2478) : Non-net output port 'boardLED2' cannot be initialized at declaration in SystemVerilog mode("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\Parallel_m.v":6)
WARN  (EX2478) : Non-net output port 'boardLED1' cannot be initialized at declaration in SystemVerilog mode("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\Parallel_m.v":8)
Compiling module 'top'("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\top.sv":3)
Compiling module 'Parallel_m'("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\Parallel_m.v":1)
Compiling module 'timer(COUNT_MAX=13500000)'("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\top.sv":50)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\src\top.sv":64)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\impl\gwsynthesis\Parallel.vg" completed
[100%] Generate report file "D:\Git\TangNano9K_motordriver\sampleProject\Polyphony_Parallel\impl\gwsynthesis\Parallel_syn.rpt.html" completed
GowinSynthesis finish
