{
  "module_name": "pinctrl-meson8.c",
  "hash_id": "81a51580ea7fb79944721c556db6bfeaef41aa6fd8cfa4c6922d09c6f2429667",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/meson/pinctrl-meson8.c",
  "human_readable_source": "\n \n\n#include <dt-bindings/gpio/meson8-gpio.h>\n#include \"pinctrl-meson.h\"\n#include \"pinctrl-meson8-pmx.h\"\n\nstatic const struct pinctrl_pin_desc meson8_cbus_pins[] = {\n\tMESON_PIN(GPIOX_0),\n\tMESON_PIN(GPIOX_1),\n\tMESON_PIN(GPIOX_2),\n\tMESON_PIN(GPIOX_3),\n\tMESON_PIN(GPIOX_4),\n\tMESON_PIN(GPIOX_5),\n\tMESON_PIN(GPIOX_6),\n\tMESON_PIN(GPIOX_7),\n\tMESON_PIN(GPIOX_8),\n\tMESON_PIN(GPIOX_9),\n\tMESON_PIN(GPIOX_10),\n\tMESON_PIN(GPIOX_11),\n\tMESON_PIN(GPIOX_12),\n\tMESON_PIN(GPIOX_13),\n\tMESON_PIN(GPIOX_14),\n\tMESON_PIN(GPIOX_15),\n\tMESON_PIN(GPIOX_16),\n\tMESON_PIN(GPIOX_17),\n\tMESON_PIN(GPIOX_18),\n\tMESON_PIN(GPIOX_19),\n\tMESON_PIN(GPIOX_20),\n\tMESON_PIN(GPIOX_21),\n\tMESON_PIN(GPIOY_0),\n\tMESON_PIN(GPIOY_1),\n\tMESON_PIN(GPIOY_2),\n\tMESON_PIN(GPIOY_3),\n\tMESON_PIN(GPIOY_4),\n\tMESON_PIN(GPIOY_5),\n\tMESON_PIN(GPIOY_6),\n\tMESON_PIN(GPIOY_7),\n\tMESON_PIN(GPIOY_8),\n\tMESON_PIN(GPIOY_9),\n\tMESON_PIN(GPIOY_10),\n\tMESON_PIN(GPIOY_11),\n\tMESON_PIN(GPIOY_12),\n\tMESON_PIN(GPIOY_13),\n\tMESON_PIN(GPIOY_14),\n\tMESON_PIN(GPIOY_15),\n\tMESON_PIN(GPIOY_16),\n\tMESON_PIN(GPIODV_0),\n\tMESON_PIN(GPIODV_1),\n\tMESON_PIN(GPIODV_2),\n\tMESON_PIN(GPIODV_3),\n\tMESON_PIN(GPIODV_4),\n\tMESON_PIN(GPIODV_5),\n\tMESON_PIN(GPIODV_6),\n\tMESON_PIN(GPIODV_7),\n\tMESON_PIN(GPIODV_8),\n\tMESON_PIN(GPIODV_9),\n\tMESON_PIN(GPIODV_10),\n\tMESON_PIN(GPIODV_11),\n\tMESON_PIN(GPIODV_12),\n\tMESON_PIN(GPIODV_13),\n\tMESON_PIN(GPIODV_14),\n\tMESON_PIN(GPIODV_15),\n\tMESON_PIN(GPIODV_16),\n\tMESON_PIN(GPIODV_17),\n\tMESON_PIN(GPIODV_18),\n\tMESON_PIN(GPIODV_19),\n\tMESON_PIN(GPIODV_20),\n\tMESON_PIN(GPIODV_21),\n\tMESON_PIN(GPIODV_22),\n\tMESON_PIN(GPIODV_23),\n\tMESON_PIN(GPIODV_24),\n\tMESON_PIN(GPIODV_25),\n\tMESON_PIN(GPIODV_26),\n\tMESON_PIN(GPIODV_27),\n\tMESON_PIN(GPIODV_28),\n\tMESON_PIN(GPIODV_29),\n\tMESON_PIN(GPIOH_0),\n\tMESON_PIN(GPIOH_1),\n\tMESON_PIN(GPIOH_2),\n\tMESON_PIN(GPIOH_3),\n\tMESON_PIN(GPIOH_4),\n\tMESON_PIN(GPIOH_5),\n\tMESON_PIN(GPIOH_6),\n\tMESON_PIN(GPIOH_7),\n\tMESON_PIN(GPIOH_8),\n\tMESON_PIN(GPIOH_9),\n\tMESON_PIN(GPIOZ_0),\n\tMESON_PIN(GPIOZ_1),\n\tMESON_PIN(GPIOZ_2),\n\tMESON_PIN(GPIOZ_3),\n\tMESON_PIN(GPIOZ_4),\n\tMESON_PIN(GPIOZ_5),\n\tMESON_PIN(GPIOZ_6),\n\tMESON_PIN(GPIOZ_7),\n\tMESON_PIN(GPIOZ_8),\n\tMESON_PIN(GPIOZ_9),\n\tMESON_PIN(GPIOZ_10),\n\tMESON_PIN(GPIOZ_11),\n\tMESON_PIN(GPIOZ_12),\n\tMESON_PIN(GPIOZ_13),\n\tMESON_PIN(GPIOZ_14),\n\tMESON_PIN(CARD_0),\n\tMESON_PIN(CARD_1),\n\tMESON_PIN(CARD_2),\n\tMESON_PIN(CARD_3),\n\tMESON_PIN(CARD_4),\n\tMESON_PIN(CARD_5),\n\tMESON_PIN(CARD_6),\n\tMESON_PIN(BOOT_0),\n\tMESON_PIN(BOOT_1),\n\tMESON_PIN(BOOT_2),\n\tMESON_PIN(BOOT_3),\n\tMESON_PIN(BOOT_4),\n\tMESON_PIN(BOOT_5),\n\tMESON_PIN(BOOT_6),\n\tMESON_PIN(BOOT_7),\n\tMESON_PIN(BOOT_8),\n\tMESON_PIN(BOOT_9),\n\tMESON_PIN(BOOT_10),\n\tMESON_PIN(BOOT_11),\n\tMESON_PIN(BOOT_12),\n\tMESON_PIN(BOOT_13),\n\tMESON_PIN(BOOT_14),\n\tMESON_PIN(BOOT_15),\n\tMESON_PIN(BOOT_16),\n\tMESON_PIN(BOOT_17),\n\tMESON_PIN(BOOT_18),\n};\n\nstatic const struct pinctrl_pin_desc meson8_aobus_pins[] = {\n\tMESON_PIN(GPIOAO_0),\n\tMESON_PIN(GPIOAO_1),\n\tMESON_PIN(GPIOAO_2),\n\tMESON_PIN(GPIOAO_3),\n\tMESON_PIN(GPIOAO_4),\n\tMESON_PIN(GPIOAO_5),\n\tMESON_PIN(GPIOAO_6),\n\tMESON_PIN(GPIOAO_7),\n\tMESON_PIN(GPIOAO_8),\n\tMESON_PIN(GPIOAO_9),\n\tMESON_PIN(GPIOAO_10),\n\tMESON_PIN(GPIOAO_11),\n\tMESON_PIN(GPIOAO_12),\n\tMESON_PIN(GPIOAO_13),\n\tMESON_PIN(GPIO_BSD_EN),\n\tMESON_PIN(GPIO_TEST_N),\n};\n\n \nstatic const unsigned int sd_d0_a_pins[]\t= { GPIOX_0 };\nstatic const unsigned int sd_d1_a_pins[]\t= { GPIOX_1 };\nstatic const unsigned int sd_d2_a_pins[]\t= { GPIOX_2 };\nstatic const unsigned int sd_d3_a_pins[]\t= { GPIOX_3 };\nstatic const unsigned int sd_clk_a_pins[]\t= { GPIOX_8 };\nstatic const unsigned int sd_cmd_a_pins[]\t= { GPIOX_9 };\n\nstatic const unsigned int sdxc_d0_a_pins[]\t= { GPIOX_0 };\nstatic const unsigned int sdxc_d13_a_pins[]\t= { GPIOX_1, GPIOX_2, GPIOX_3 };\nstatic const unsigned int sdxc_d47_a_pins[]\t= { GPIOX_4, GPIOX_5, GPIOX_6,\n\t\t\t\t\t\t    GPIOX_7 };\nstatic const unsigned int sdxc_clk_a_pins[]\t= { GPIOX_8 };\nstatic const unsigned int sdxc_cmd_a_pins[]\t= { GPIOX_9 };\n\nstatic const unsigned int pcm_out_a_pins[]\t= { GPIOX_4 };\nstatic const unsigned int pcm_in_a_pins[]\t= { GPIOX_5 };\nstatic const unsigned int pcm_fs_a_pins[]\t= { GPIOX_6 };\nstatic const unsigned int pcm_clk_a_pins[]\t= { GPIOX_7 };\n\nstatic const unsigned int uart_tx_a0_pins[]\t= { GPIOX_4 };\nstatic const unsigned int uart_rx_a0_pins[]\t= { GPIOX_5 };\nstatic const unsigned int uart_cts_a0_pins[]\t= { GPIOX_6 };\nstatic const unsigned int uart_rts_a0_pins[]\t= { GPIOX_7 };\n\nstatic const unsigned int uart_tx_a1_pins[]\t= { GPIOX_12 };\nstatic const unsigned int uart_rx_a1_pins[]\t= { GPIOX_13 };\nstatic const unsigned int uart_cts_a1_pins[]\t= { GPIOX_14 };\nstatic const unsigned int uart_rts_a1_pins[]\t= { GPIOX_15 };\n\nstatic const unsigned int uart_tx_b0_pins[]\t= { GPIOX_16 };\nstatic const unsigned int uart_rx_b0_pins[]\t= { GPIOX_17 };\nstatic const unsigned int uart_cts_b0_pins[]\t= { GPIOX_18 };\nstatic const unsigned int uart_rts_b0_pins[]\t= { GPIOX_19 };\n\nstatic const unsigned int iso7816_det_pins[]\t= { GPIOX_16 };\nstatic const unsigned int iso7816_reset_pins[]\t= { GPIOX_17 };\nstatic const unsigned int iso7816_clk_pins[]\t= { GPIOX_18 };\nstatic const unsigned int iso7816_data_pins[]\t= { GPIOX_19 };\n\nstatic const unsigned int i2c_sda_d0_pins[]\t= { GPIOX_16 };\nstatic const unsigned int i2c_sck_d0_pins[]\t= { GPIOX_17 };\n\nstatic const unsigned int xtal_32k_out_pins[]\t= { GPIOX_10 };\nstatic const unsigned int xtal_24m_out_pins[]\t= { GPIOX_11 };\n\nstatic const unsigned int pwm_e_pins[]\t\t= { GPIOX_10 };\nstatic const unsigned int pwm_b_x_pins[]\t= { GPIOX_11 };\n\n \nstatic const unsigned int uart_tx_c_pins[]\t= { GPIOY_0 };\nstatic const unsigned int uart_rx_c_pins[]\t= { GPIOY_1 };\nstatic const unsigned int uart_cts_c_pins[]\t= { GPIOY_2 };\nstatic const unsigned int uart_rts_c_pins[]\t= { GPIOY_3 };\n\nstatic const unsigned int pcm_out_b_pins[]\t= { GPIOY_4 };\nstatic const unsigned int pcm_in_b_pins[]\t= { GPIOY_5 };\nstatic const unsigned int pcm_fs_b_pins[]\t= { GPIOY_6 };\nstatic const unsigned int pcm_clk_b_pins[]\t= { GPIOY_7 };\n\nstatic const unsigned int i2c_sda_c0_pins[]\t= { GPIOY_0 };\nstatic const unsigned int i2c_sck_c0_pins[]\t= { GPIOY_1 };\n\nstatic const unsigned int pwm_a_y_pins[]\t= { GPIOY_16 };\n\nstatic const unsigned int i2s_out_ch45_pins[]\t= { GPIOY_0 };\nstatic const unsigned int i2s_out_ch23_pins[]\t= { GPIOY_1 };\nstatic const unsigned int i2s_out_ch01_pins[]\t= { GPIOY_4 };\nstatic const unsigned int i2s_in_ch01_pins[]\t= { GPIOY_5 };\nstatic const unsigned int i2s_lr_clk_in_pins[]\t= { GPIOY_6 };\nstatic const unsigned int i2s_ao_clk_in_pins[]\t= { GPIOY_7 };\nstatic const unsigned int i2s_am_clk_pins[]\t= { GPIOY_8 };\nstatic const unsigned int i2s_out_ch78_pins[]\t= { GPIOY_9 };\n\nstatic const unsigned int spdif_in_pins[]\t= { GPIOY_2 };\nstatic const unsigned int spdif_out_pins[]\t= { GPIOY_3 };\n\n \nstatic const unsigned int dvin_rgb_pins[] = {\n\tGPIODV_0, GPIODV_1, GPIODV_2, GPIODV_3, GPIODV_4, GPIODV_5,\n\tGPIODV_6, GPIODV_7, GPIODV_8, GPIODV_9, GPIODV_10, GPIODV_11,\n\tGPIODV_12, GPIODV_13, GPIODV_14, GPIODV_15, GPIODV_16, GPIODV_17,\n\tGPIODV_18, GPIODV_19, GPIODV_20, GPIODV_21, GPIODV_22, GPIODV_23\n};\nstatic const unsigned int dvin_vs_pins[]\t= { GPIODV_24 };\nstatic const unsigned int dvin_hs_pins[]\t= { GPIODV_25 };\nstatic const unsigned int dvin_clk_pins[]\t= { GPIODV_26 };\nstatic const unsigned int dvin_de_pins[]\t= { GPIODV_27 };\n\nstatic const unsigned int enc_0_pins[]\t\t= { GPIODV_0 };\nstatic const unsigned int enc_1_pins[]\t\t= { GPIODV_1 };\nstatic const unsigned int enc_2_pins[]\t\t= { GPIODV_2 };\nstatic const unsigned int enc_3_pins[]\t\t= { GPIODV_3 };\nstatic const unsigned int enc_4_pins[]\t\t= { GPIODV_4 };\nstatic const unsigned int enc_5_pins[]\t\t= { GPIODV_5 };\nstatic const unsigned int enc_6_pins[]\t\t= { GPIODV_6 };\nstatic const unsigned int enc_7_pins[]\t\t= { GPIODV_7 };\nstatic const unsigned int enc_8_pins[]\t\t= { GPIODV_8 };\nstatic const unsigned int enc_9_pins[]\t\t= { GPIODV_9 };\nstatic const unsigned int enc_10_pins[]\t\t= { GPIODV_10 };\nstatic const unsigned int enc_11_pins[]\t\t= { GPIODV_11 };\nstatic const unsigned int enc_12_pins[]\t\t= { GPIODV_12 };\nstatic const unsigned int enc_13_pins[]\t\t= { GPIODV_13 };\nstatic const unsigned int enc_14_pins[]\t\t= { GPIODV_14 };\nstatic const unsigned int enc_15_pins[]\t\t= { GPIODV_15 };\nstatic const unsigned int enc_16_pins[]\t\t= { GPIODV_16 };\nstatic const unsigned int enc_17_pins[]\t\t= { GPIODV_17 };\n\nstatic const unsigned int uart_tx_b1_pins[]\t= { GPIODV_24 };\nstatic const unsigned int uart_rx_b1_pins[]\t= { GPIODV_25 };\nstatic const unsigned int uart_cts_b1_pins[]\t= { GPIODV_26 };\nstatic const unsigned int uart_rts_b1_pins[]\t= { GPIODV_27 };\n\nstatic const unsigned int vga_vs_pins[]\t\t= { GPIODV_24 };\nstatic const unsigned int vga_hs_pins[]\t\t= { GPIODV_25 };\n\nstatic const unsigned int pwm_c_dv9_pins[]\t= { GPIODV_9 };\nstatic const unsigned int pwm_c_dv29_pins[]\t= { GPIODV_29 };\nstatic const unsigned int pwm_d_pins[]\t\t= { GPIODV_28 };\n\n \nstatic const unsigned int hdmi_hpd_pins[]\t= { GPIOH_0 };\nstatic const unsigned int hdmi_sda_pins[]\t= { GPIOH_1 };\nstatic const unsigned int hdmi_scl_pins[]\t= { GPIOH_2 };\nstatic const unsigned int hdmi_cec_pins[]\t= { GPIOH_3 };\n\nstatic const unsigned int spi_ss0_0_pins[]\t= { GPIOH_3 };\nstatic const unsigned int spi_miso_0_pins[]\t= { GPIOH_4 };\nstatic const unsigned int spi_mosi_0_pins[]\t= { GPIOH_5 };\nstatic const unsigned int spi_sclk_0_pins[]\t= { GPIOH_6 };\n\nstatic const unsigned int i2c_sda_d1_pins[]\t= { GPIOH_7 };\nstatic const unsigned int i2c_sck_d1_pins[]\t= { GPIOH_8 };\n\n \nstatic const unsigned int spi_ss0_1_pins[]\t= { GPIOZ_9 };\nstatic const unsigned int spi_ss1_1_pins[]\t= { GPIOZ_10 };\nstatic const unsigned int spi_sclk_1_pins[]\t= { GPIOZ_11 };\nstatic const unsigned int spi_mosi_1_pins[]\t= { GPIOZ_12 };\nstatic const unsigned int spi_miso_1_pins[]\t= { GPIOZ_13 };\nstatic const unsigned int spi_ss2_1_pins[]\t= { GPIOZ_14 };\n\nstatic const unsigned int eth_txd3_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int eth_txd2_pins[]\t= { GPIOZ_1 };\nstatic const unsigned int eth_rxd3_pins[]\t= { GPIOZ_2 };\nstatic const unsigned int eth_rxd2_pins[]\t= { GPIOZ_3 };\nstatic const unsigned int eth_tx_clk_50m_pins[]\t= { GPIOZ_4 };\nstatic const unsigned int eth_tx_en_pins[]\t= { GPIOZ_5 };\nstatic const unsigned int eth_txd1_pins[]\t= { GPIOZ_6 };\nstatic const unsigned int eth_txd0_pins[]\t= { GPIOZ_7 };\nstatic const unsigned int eth_rx_clk_in_pins[]\t= { GPIOZ_8 };\nstatic const unsigned int eth_rx_dv_pins[]\t= { GPIOZ_9 };\nstatic const unsigned int eth_rxd1_pins[]\t= { GPIOZ_10 };\nstatic const unsigned int eth_rxd0_pins[]\t= { GPIOZ_11 };\nstatic const unsigned int eth_mdio_pins[]\t= { GPIOZ_12 };\nstatic const unsigned int eth_mdc_pins[]\t= { GPIOZ_13 };\n\nstatic const unsigned int i2c_sda_a0_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int i2c_sck_a0_pins[]\t= { GPIOZ_1 };\n\nstatic const unsigned int i2c_sda_b_pins[]\t= { GPIOZ_2 };\nstatic const unsigned int i2c_sck_b_pins[]\t= { GPIOZ_3 };\n\nstatic const unsigned int i2c_sda_c1_pins[]\t= { GPIOZ_4 };\nstatic const unsigned int i2c_sck_c1_pins[]\t= { GPIOZ_5 };\n\nstatic const unsigned int i2c_sda_a1_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int i2c_sck_a1_pins[]\t= { GPIOZ_1 };\n\nstatic const unsigned int i2c_sda_a2_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int i2c_sck_a2_pins[]\t= { GPIOZ_1 };\n\nstatic const unsigned int pwm_a_z0_pins[]\t= { GPIOZ_0 };\nstatic const unsigned int pwm_a_z7_pins[]\t= { GPIOZ_7 };\nstatic const unsigned int pwm_b_z_pins[]\t= { GPIOZ_1 };\nstatic const unsigned int pwm_c_z_pins[]\t= { GPIOZ_8 };\n\n \nstatic const unsigned int sd_d0_c_pins[]\t= { BOOT_0 };\nstatic const unsigned int sd_d1_c_pins[]\t= { BOOT_1 };\nstatic const unsigned int sd_d2_c_pins[]\t= { BOOT_2 };\nstatic const unsigned int sd_d3_c_pins[]\t= { BOOT_3 };\nstatic const unsigned int sd_cmd_c_pins[]\t= { BOOT_16 };\nstatic const unsigned int sd_clk_c_pins[]\t= { BOOT_17 };\n\nstatic const unsigned int sdxc_d0_c_pins[]\t= { BOOT_0};\nstatic const unsigned int sdxc_d13_c_pins[]\t= { BOOT_1, BOOT_2, BOOT_3 };\nstatic const unsigned int sdxc_d47_c_pins[]\t= { BOOT_4, BOOT_5, BOOT_6,\n\t\t\t\t\t\t    BOOT_7 };\nstatic const unsigned int sdxc_cmd_c_pins[]\t= { BOOT_16 };\nstatic const unsigned int sdxc_clk_c_pins[]\t= { BOOT_17 };\n\nstatic const unsigned int nand_io_pins[] = {\n\tBOOT_0, BOOT_1, BOOT_2, BOOT_3, BOOT_4, BOOT_5, BOOT_6, BOOT_7\n};\nstatic const unsigned int nand_io_ce0_pins[]\t= { BOOT_8 };\nstatic const unsigned int nand_io_ce1_pins[]\t= { BOOT_9 };\nstatic const unsigned int nand_io_rb0_pins[]\t= { BOOT_10 };\nstatic const unsigned int nand_ale_pins[]\t= { BOOT_11 };\nstatic const unsigned int nand_cle_pins[]\t= { BOOT_12 };\nstatic const unsigned int nand_wen_clk_pins[]\t= { BOOT_13 };\nstatic const unsigned int nand_ren_clk_pins[]\t= { BOOT_14 };\nstatic const unsigned int nand_dqs_pins[]\t= { BOOT_15 };\nstatic const unsigned int nand_ce2_pins[]\t= { BOOT_16 };\nstatic const unsigned int nand_ce3_pins[]\t= { BOOT_17 };\n\nstatic const unsigned int nor_d_pins[]\t\t= { BOOT_11 };\nstatic const unsigned int nor_q_pins[]\t\t= { BOOT_12 };\nstatic const unsigned int nor_c_pins[]\t\t= { BOOT_13 };\nstatic const unsigned int nor_cs_pins[]\t\t= { BOOT_18 };\n\n \nstatic const unsigned int sd_d1_b_pins[]\t= { CARD_0 };\nstatic const unsigned int sd_d0_b_pins[]\t= { CARD_1 };\nstatic const unsigned int sd_clk_b_pins[]\t= { CARD_2 };\nstatic const unsigned int sd_cmd_b_pins[]\t= { CARD_3 };\nstatic const unsigned int sd_d3_b_pins[]\t= { CARD_4 };\nstatic const unsigned int sd_d2_b_pins[]\t= { CARD_5 };\n\nstatic const unsigned int sdxc_d13_b_pins[]\t= { CARD_0, CARD_4, CARD_5 };\nstatic const unsigned int sdxc_d0_b_pins[]\t= { CARD_1 };\nstatic const unsigned int sdxc_clk_b_pins[]\t= { CARD_2 };\nstatic const unsigned int sdxc_cmd_b_pins[]\t= { CARD_3 };\n\n \nstatic const unsigned int uart_tx_ao_a_pins[]\t= { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_a_pins[]\t= { GPIOAO_1 };\nstatic const unsigned int uart_cts_ao_a_pins[]\t= { GPIOAO_2 };\nstatic const unsigned int uart_rts_ao_a_pins[]\t= { GPIOAO_3 };\n\nstatic const unsigned int remote_input_pins[]\t= { GPIOAO_7 };\nstatic const unsigned int remote_output_ao_pins[] = { GPIOAO_13 };\n\nstatic const unsigned int i2c_slave_sck_ao_pins[] = { GPIOAO_4 };\nstatic const unsigned int i2c_slave_sda_ao_pins[] = { GPIOAO_5 };\n\nstatic const unsigned int uart_tx_ao_b0_pins[]\t= { GPIOAO_0 };\nstatic const unsigned int uart_rx_ao_b0_pins[]\t= { GPIOAO_1 };\n\nstatic const unsigned int uart_tx_ao_b1_pins[]\t= { GPIOAO_4 };\nstatic const unsigned int uart_rx_ao_b1_pins[]\t= { GPIOAO_5 };\n\nstatic const unsigned int i2c_mst_sck_ao_pins[]\t= { GPIOAO_4 };\nstatic const unsigned int i2c_mst_sda_ao_pins[]\t= { GPIOAO_5 };\n\nstatic const unsigned int pwm_f_ao_pins[]\t= { GPIO_TEST_N };\n\nstatic const unsigned int i2s_am_clk_out_ao_pins[] = { GPIOAO_8 };\nstatic const unsigned int i2s_ao_clk_out_ao_pins[] = { GPIOAO_9 };\nstatic const unsigned int i2s_lr_clk_out_ao_pins[] = { GPIOAO_10 };\nstatic const unsigned int i2s_out_ch01_ao_pins[] = { GPIOAO_11 };\n\nstatic const unsigned int hdmi_cec_ao_pins[]\t= { GPIOAO_12 };\n\nstatic struct meson_pmx_group meson8_cbus_groups[] = {\n\tGPIO_GROUP(GPIOX_0),\n\tGPIO_GROUP(GPIOX_1),\n\tGPIO_GROUP(GPIOX_2),\n\tGPIO_GROUP(GPIOX_3),\n\tGPIO_GROUP(GPIOX_4),\n\tGPIO_GROUP(GPIOX_5),\n\tGPIO_GROUP(GPIOX_6),\n\tGPIO_GROUP(GPIOX_7),\n\tGPIO_GROUP(GPIOX_8),\n\tGPIO_GROUP(GPIOX_9),\n\tGPIO_GROUP(GPIOX_10),\n\tGPIO_GROUP(GPIOX_11),\n\tGPIO_GROUP(GPIOX_12),\n\tGPIO_GROUP(GPIOX_13),\n\tGPIO_GROUP(GPIOX_14),\n\tGPIO_GROUP(GPIOX_15),\n\tGPIO_GROUP(GPIOX_16),\n\tGPIO_GROUP(GPIOX_17),\n\tGPIO_GROUP(GPIOX_18),\n\tGPIO_GROUP(GPIOX_19),\n\tGPIO_GROUP(GPIOX_20),\n\tGPIO_GROUP(GPIOX_21),\n\tGPIO_GROUP(GPIOY_0),\n\tGPIO_GROUP(GPIOY_1),\n\tGPIO_GROUP(GPIOY_2),\n\tGPIO_GROUP(GPIOY_3),\n\tGPIO_GROUP(GPIOY_4),\n\tGPIO_GROUP(GPIOY_5),\n\tGPIO_GROUP(GPIOY_6),\n\tGPIO_GROUP(GPIOY_7),\n\tGPIO_GROUP(GPIOY_8),\n\tGPIO_GROUP(GPIOY_9),\n\tGPIO_GROUP(GPIOY_10),\n\tGPIO_GROUP(GPIOY_11),\n\tGPIO_GROUP(GPIOY_12),\n\tGPIO_GROUP(GPIOY_13),\n\tGPIO_GROUP(GPIOY_14),\n\tGPIO_GROUP(GPIOY_15),\n\tGPIO_GROUP(GPIOY_16),\n\tGPIO_GROUP(GPIODV_0),\n\tGPIO_GROUP(GPIODV_1),\n\tGPIO_GROUP(GPIODV_2),\n\tGPIO_GROUP(GPIODV_3),\n\tGPIO_GROUP(GPIODV_4),\n\tGPIO_GROUP(GPIODV_5),\n\tGPIO_GROUP(GPIODV_6),\n\tGPIO_GROUP(GPIODV_7),\n\tGPIO_GROUP(GPIODV_8),\n\tGPIO_GROUP(GPIODV_9),\n\tGPIO_GROUP(GPIODV_10),\n\tGPIO_GROUP(GPIODV_11),\n\tGPIO_GROUP(GPIODV_12),\n\tGPIO_GROUP(GPIODV_13),\n\tGPIO_GROUP(GPIODV_14),\n\tGPIO_GROUP(GPIODV_15),\n\tGPIO_GROUP(GPIODV_16),\n\tGPIO_GROUP(GPIODV_17),\n\tGPIO_GROUP(GPIODV_18),\n\tGPIO_GROUP(GPIODV_19),\n\tGPIO_GROUP(GPIODV_20),\n\tGPIO_GROUP(GPIODV_21),\n\tGPIO_GROUP(GPIODV_22),\n\tGPIO_GROUP(GPIODV_23),\n\tGPIO_GROUP(GPIODV_24),\n\tGPIO_GROUP(GPIODV_25),\n\tGPIO_GROUP(GPIODV_26),\n\tGPIO_GROUP(GPIODV_27),\n\tGPIO_GROUP(GPIODV_28),\n\tGPIO_GROUP(GPIODV_29),\n\tGPIO_GROUP(GPIOH_0),\n\tGPIO_GROUP(GPIOH_1),\n\tGPIO_GROUP(GPIOH_2),\n\tGPIO_GROUP(GPIOH_3),\n\tGPIO_GROUP(GPIOH_4),\n\tGPIO_GROUP(GPIOH_5),\n\tGPIO_GROUP(GPIOH_6),\n\tGPIO_GROUP(GPIOH_7),\n\tGPIO_GROUP(GPIOH_8),\n\tGPIO_GROUP(GPIOH_9),\n\tGPIO_GROUP(GPIOZ_0),\n\tGPIO_GROUP(GPIOZ_1),\n\tGPIO_GROUP(GPIOZ_2),\n\tGPIO_GROUP(GPIOZ_3),\n\tGPIO_GROUP(GPIOZ_4),\n\tGPIO_GROUP(GPIOZ_5),\n\tGPIO_GROUP(GPIOZ_6),\n\tGPIO_GROUP(GPIOZ_7),\n\tGPIO_GROUP(GPIOZ_8),\n\tGPIO_GROUP(GPIOZ_9),\n\tGPIO_GROUP(GPIOZ_10),\n\tGPIO_GROUP(GPIOZ_11),\n\tGPIO_GROUP(GPIOZ_12),\n\tGPIO_GROUP(GPIOZ_13),\n\tGPIO_GROUP(GPIOZ_14),\n\tGPIO_GROUP(CARD_0),\n\tGPIO_GROUP(CARD_1),\n\tGPIO_GROUP(CARD_2),\n\tGPIO_GROUP(CARD_3),\n\tGPIO_GROUP(CARD_4),\n\tGPIO_GROUP(CARD_5),\n\tGPIO_GROUP(CARD_6),\n\tGPIO_GROUP(BOOT_0),\n\tGPIO_GROUP(BOOT_1),\n\tGPIO_GROUP(BOOT_2),\n\tGPIO_GROUP(BOOT_3),\n\tGPIO_GROUP(BOOT_4),\n\tGPIO_GROUP(BOOT_5),\n\tGPIO_GROUP(BOOT_6),\n\tGPIO_GROUP(BOOT_7),\n\tGPIO_GROUP(BOOT_8),\n\tGPIO_GROUP(BOOT_9),\n\tGPIO_GROUP(BOOT_10),\n\tGPIO_GROUP(BOOT_11),\n\tGPIO_GROUP(BOOT_12),\n\tGPIO_GROUP(BOOT_13),\n\tGPIO_GROUP(BOOT_14),\n\tGPIO_GROUP(BOOT_15),\n\tGPIO_GROUP(BOOT_16),\n\tGPIO_GROUP(BOOT_17),\n\tGPIO_GROUP(BOOT_18),\n\n\t \n\tGROUP(sd_d0_a,\t\t8,\t5),\n\tGROUP(sd_d1_a,\t\t8,\t4),\n\tGROUP(sd_d2_a,\t\t8,\t3),\n\tGROUP(sd_d3_a,\t\t8,\t2),\n\tGROUP(sd_clk_a,\t\t8,\t1),\n\tGROUP(sd_cmd_a,\t\t8,\t0),\n\n\tGROUP(sdxc_d0_a,\t5,\t14),\n\tGROUP(sdxc_d13_a,\t5,\t13),\n\tGROUP(sdxc_d47_a,\t5,\t12),\n\tGROUP(sdxc_clk_a,\t5,\t11),\n\tGROUP(sdxc_cmd_a,\t5,\t10),\n\n\tGROUP(pcm_out_a,\t3,\t30),\n\tGROUP(pcm_in_a,\t\t3,\t29),\n\tGROUP(pcm_fs_a,\t\t3,\t28),\n\tGROUP(pcm_clk_a,\t3,\t27),\n\n\tGROUP(uart_tx_a0,\t4,\t17),\n\tGROUP(uart_rx_a0,\t4,\t16),\n\tGROUP(uart_cts_a0,\t4,\t15),\n\tGROUP(uart_rts_a0,\t4,\t14),\n\n\tGROUP(uart_tx_a1,\t4,\t13),\n\tGROUP(uart_rx_a1,\t4,\t12),\n\tGROUP(uart_cts_a1,\t4,\t11),\n\tGROUP(uart_rts_a1,\t4,\t10),\n\n\tGROUP(uart_tx_b0,\t4,\t9),\n\tGROUP(uart_rx_b0,\t4,\t8),\n\tGROUP(uart_cts_b0,\t4,\t7),\n\tGROUP(uart_rts_b0,\t4,\t6),\n\n\tGROUP(iso7816_det,\t4,\t21),\n\tGROUP(iso7816_reset,\t4,\t20),\n\tGROUP(iso7816_clk,\t4,\t19),\n\tGROUP(iso7816_data,\t4,\t18),\n\n\tGROUP(i2c_sda_d0,\t4,\t5),\n\tGROUP(i2c_sck_d0,\t4,\t4),\n\n\tGROUP(xtal_32k_out,\t3,\t22),\n\tGROUP(xtal_24m_out,\t3,\t23),\n\n\tGROUP(pwm_e,\t\t9,\t19),\n\tGROUP(pwm_b_x,\t\t2,\t3),\n\n\t \n\tGROUP(uart_tx_c,\t1,\t19),\n\tGROUP(uart_rx_c,\t1,\t18),\n\tGROUP(uart_cts_c,\t1,\t17),\n\tGROUP(uart_rts_c,\t1,\t16),\n\n\tGROUP(pcm_out_b,\t4,\t25),\n\tGROUP(pcm_in_b,\t\t4,\t24),\n\tGROUP(pcm_fs_b,\t\t4,\t23),\n\tGROUP(pcm_clk_b,\t4,\t22),\n\n\tGROUP(i2c_sda_c0,\t1,\t15),\n\tGROUP(i2c_sck_c0,\t1,\t14),\n\n\tGROUP(pwm_a_y,\t\t9,\t14),\n\n\tGROUP(i2s_out_ch45,\t1,\t10),\n\tGROUP(i2s_out_ch23,\t1,\t19),\n\tGROUP(i2s_out_ch01,\t1,\t6),\n\tGROUP(i2s_in_ch01,\t1,\t5),\n\tGROUP(i2s_lr_clk_in,\t1,\t4),\n\tGROUP(i2s_ao_clk_in,\t1,\t2),\n\tGROUP(i2s_am_clk,\t1,\t0),\n\tGROUP(i2s_out_ch78,\t1,\t11),\n\n\tGROUP(spdif_in,\t\t1,\t8),\n\tGROUP(spdif_out,\t1,\t7),\n\n\t \n\tGROUP(dvin_rgb,\t\t0,\t6),\n\tGROUP(dvin_vs,\t\t0,\t9),\n\tGROUP(dvin_hs,\t\t0,\t8),\n\tGROUP(dvin_clk,\t\t0,\t7),\n\tGROUP(dvin_de,\t\t0,\t10),\n\n\tGROUP(enc_0,\t\t7,\t0),\n\tGROUP(enc_1,\t\t7,\t1),\n\tGROUP(enc_2,\t\t7,\t2),\n\tGROUP(enc_3,\t\t7,\t3),\n\tGROUP(enc_4,\t\t7,\t4),\n\tGROUP(enc_5,\t\t7,\t5),\n\tGROUP(enc_6,\t\t7,\t6),\n\tGROUP(enc_7,\t\t7,\t7),\n\tGROUP(enc_8,\t\t7,\t8),\n\tGROUP(enc_9,\t\t7,\t9),\n\tGROUP(enc_10,\t\t7,\t10),\n\tGROUP(enc_11,\t\t7,\t11),\n\tGROUP(enc_12,\t\t7,\t12),\n\tGROUP(enc_13,\t\t7,\t13),\n\tGROUP(enc_14,\t\t7,\t14),\n\tGROUP(enc_15,\t\t7,\t15),\n\tGROUP(enc_16,\t\t7,\t16),\n\tGROUP(enc_17,\t\t7,\t17),\n\n\tGROUP(uart_tx_b1,\t6,\t23),\n\tGROUP(uart_rx_b1,\t6,\t22),\n\tGROUP(uart_cts_b1,\t6,\t21),\n\tGROUP(uart_rts_b1,\t6,\t20),\n\n\tGROUP(vga_vs,\t\t0,\t21),\n\tGROUP(vga_hs,\t\t0,\t20),\n\n\tGROUP(pwm_c_dv9,\t3,\t24),\n\tGROUP(pwm_c_dv29,\t3,\t25),\n\tGROUP(pwm_d,\t\t3,\t26),\n\n\t \n\tGROUP(hdmi_hpd,\t\t1,\t26),\n\tGROUP(hdmi_sda,\t\t1,\t25),\n\tGROUP(hdmi_scl,\t\t1,\t24),\n\tGROUP(hdmi_cec,\t\t1,\t23),\n\n\tGROUP(spi_ss0_0,\t9,\t13),\n\tGROUP(spi_miso_0,\t9,\t12),\n\tGROUP(spi_mosi_0,\t9,\t11),\n\tGROUP(spi_sclk_0,\t9,\t10),\n\n\tGROUP(i2c_sda_d1,\t4,\t3),\n\tGROUP(i2c_sck_d1,\t4,\t2),\n\n\t \n\tGROUP(spi_ss0_1,\t8,\t16),\n\tGROUP(spi_ss1_1,\t8,\t12),\n\tGROUP(spi_sclk_1,\t8,\t15),\n\tGROUP(spi_mosi_1,\t8,\t14),\n\tGROUP(spi_miso_1,\t8,\t13),\n\tGROUP(spi_ss2_1,\t8,\t17),\n\n\tGROUP(eth_tx_clk_50m,\t6,\t15),\n\tGROUP(eth_tx_en,\t6,\t14),\n\tGROUP(eth_txd1,\t\t6,\t13),\n\tGROUP(eth_txd0,\t\t6,\t12),\n\tGROUP(eth_rx_clk_in,\t6,\t10),\n\tGROUP(eth_rx_dv,\t6,\t11),\n\tGROUP(eth_rxd1,\t\t6,\t8),\n\tGROUP(eth_rxd0,\t\t6,\t7),\n\tGROUP(eth_mdio,\t\t6,\t6),\n\tGROUP(eth_mdc,\t\t6,\t5),\n\n\t \n\tGROUP(eth_rxd2,\t\t6,\t3),\n\tGROUP(eth_rxd3,\t\t6,\t2),\n\tGROUP(eth_txd2,\t\t6,\t1),\n\tGROUP(eth_txd3,\t\t6,\t0),\n\n\tGROUP(i2c_sda_a0,\t5,\t31),\n\tGROUP(i2c_sck_a0,\t5,\t30),\n\n\tGROUP(i2c_sda_b,\t5,\t27),\n\tGROUP(i2c_sck_b,\t5,\t26),\n\n\tGROUP(i2c_sda_c1,\t5,\t25),\n\tGROUP(i2c_sck_c1,\t5,\t24),\n\n\tGROUP(i2c_sda_a1,\t5,\t9),\n\tGROUP(i2c_sck_a1,\t5,\t8),\n\n\tGROUP(i2c_sda_a2,\t5,\t7),\n\tGROUP(i2c_sck_a2,\t5,\t6),\n\n\tGROUP(pwm_a_z0,\t\t9,\t16),\n\tGROUP(pwm_a_z7,\t\t2,\t0),\n\tGROUP(pwm_b_z,\t\t9,\t15),\n\tGROUP(pwm_c_z,\t\t2,\t1),\n\n\t \n\tGROUP(sd_d0_c,\t\t6,\t29),\n\tGROUP(sd_d1_c,\t\t6,\t28),\n\tGROUP(sd_d2_c,\t\t6,\t27),\n\tGROUP(sd_d3_c,\t\t6,\t26),\n\tGROUP(sd_cmd_c,\t\t6,\t25),\n\tGROUP(sd_clk_c,\t\t6,\t24),\n\n\tGROUP(sdxc_d0_c,\t4,\t30),\n\tGROUP(sdxc_d13_c,\t4,\t29),\n\tGROUP(sdxc_d47_c,\t4,\t28),\n\tGROUP(sdxc_cmd_c,\t4,\t27),\n\tGROUP(sdxc_clk_c,\t4,\t26),\n\n\tGROUP(nand_io,\t\t2,\t26),\n\tGROUP(nand_io_ce0,\t2,\t25),\n\tGROUP(nand_io_ce1,\t2,\t24),\n\tGROUP(nand_io_rb0,\t2,\t17),\n\tGROUP(nand_ale,\t\t2,\t21),\n\tGROUP(nand_cle,\t\t2,\t20),\n\tGROUP(nand_wen_clk,\t2,\t19),\n\tGROUP(nand_ren_clk,\t2,\t18),\n\tGROUP(nand_dqs,\t\t2,\t27),\n\tGROUP(nand_ce2,\t\t2,\t23),\n\tGROUP(nand_ce3,\t\t2,\t22),\n\n\tGROUP(nor_d,\t\t5,\t1),\n\tGROUP(nor_q,\t\t5,\t3),\n\tGROUP(nor_c,\t\t5,\t2),\n\tGROUP(nor_cs,\t\t5,\t0),\n\n\t \n\tGROUP(sd_d1_b,\t\t2,\t14),\n\tGROUP(sd_d0_b,\t\t2,\t15),\n\tGROUP(sd_clk_b,\t\t2,\t11),\n\tGROUP(sd_cmd_b,\t\t2,\t10),\n\tGROUP(sd_d3_b,\t\t2,\t12),\n\tGROUP(sd_d2_b,\t\t2,\t13),\n\n\tGROUP(sdxc_d13_b,\t2,\t6),\n\tGROUP(sdxc_d0_b,\t2,\t7),\n\tGROUP(sdxc_clk_b,\t2,\t5),\n\tGROUP(sdxc_cmd_b,\t2,\t4),\n};\n\nstatic struct meson_pmx_group meson8_aobus_groups[] = {\n\tGPIO_GROUP(GPIOAO_0),\n\tGPIO_GROUP(GPIOAO_1),\n\tGPIO_GROUP(GPIOAO_2),\n\tGPIO_GROUP(GPIOAO_3),\n\tGPIO_GROUP(GPIOAO_4),\n\tGPIO_GROUP(GPIOAO_5),\n\tGPIO_GROUP(GPIOAO_6),\n\tGPIO_GROUP(GPIOAO_7),\n\tGPIO_GROUP(GPIOAO_8),\n\tGPIO_GROUP(GPIOAO_9),\n\tGPIO_GROUP(GPIOAO_10),\n\tGPIO_GROUP(GPIOAO_11),\n\tGPIO_GROUP(GPIOAO_12),\n\tGPIO_GROUP(GPIOAO_13),\n\tGPIO_GROUP(GPIO_BSD_EN),\n\tGPIO_GROUP(GPIO_TEST_N),\n\n\t \n\tGROUP(uart_tx_ao_a,\t\t0,\t12),\n\tGROUP(uart_rx_ao_a,\t\t0,\t11),\n\tGROUP(uart_cts_ao_a,\t\t0,\t10),\n\tGROUP(uart_rts_ao_a,\t\t0,\t9),\n\n\tGROUP(remote_input,\t\t0,\t0),\n\tGROUP(remote_output_ao,\t\t0,\t31),\n\n\tGROUP(i2c_slave_sck_ao,\t\t0,\t2),\n\tGROUP(i2c_slave_sda_ao,\t\t0,\t1),\n\n\tGROUP(uart_tx_ao_b0,\t\t0,\t26),\n\tGROUP(uart_rx_ao_b0,\t\t0,\t25),\n\n\tGROUP(uart_tx_ao_b1,\t\t0,\t24),\n\tGROUP(uart_rx_ao_b1,\t\t0,\t23),\n\n\tGROUP(i2c_mst_sck_ao,\t\t0,\t6),\n\tGROUP(i2c_mst_sda_ao,\t\t0,\t5),\n\n\tGROUP(pwm_f_ao,\t\t\t0,\t19),\n\n\tGROUP(i2s_am_clk_out_ao,\t0,\t30),\n\tGROUP(i2s_ao_clk_out_ao,\t0,\t29),\n\tGROUP(i2s_lr_clk_out_ao,\t0,\t28),\n\tGROUP(i2s_out_ch01_ao,\t\t0,\t27),\n\n\tGROUP(hdmi_cec_ao,\t\t0,\t17),\n};\n\nstatic const char * const gpio_periphs_groups[] = {\n\t\"GPIOX_0\", \"GPIOX_1\", \"GPIOX_2\", \"GPIOX_3\", \"GPIOX_4\",\n\t\"GPIOX_5\", \"GPIOX_6\", \"GPIOX_7\", \"GPIOX_8\", \"GPIOX_9\",\n\t\"GPIOX_10\", \"GPIOX_11\", \"GPIOX_12\", \"GPIOX_13\", \"GPIOX_14\",\n\t\"GPIOX_15\", \"GPIOX_16\", \"GPIOX_17\", \"GPIOX_18\", \"GPIOX_19\",\n\t\"GPIOX_20\", \"GPIOX_21\",\n\n\t\"GPIOY_0\", \"GPIOY_1\", \"GPIOY_2\", \"GPIOY_3\", \"GPIOY_4\",\n\t\"GPIOY_5\", \"GPIOY_6\", \"GPIOY_7\", \"GPIOY_8\", \"GPIOY_9\",\n\t\"GPIOY_10\", \"GPIOY_11\", \"GPIOY_12\", \"GPIOY_13\", \"GPIOY_14\",\n\t\"GPIOY_15\", \"GPIOY_16\",\n\n\t\"GPIODV_0\", \"GPIODV_1\", \"GPIODV_2\", \"GPIODV_3\", \"GPIODV_4\",\n\t\"GPIODV_5\", \"GPIODV_6\", \"GPIODV_7\", \"GPIODV_8\", \"GPIODV_9\",\n\t\"GPIODV_10\", \"GPIODV_11\", \"GPIODV_12\", \"GPIODV_13\", \"GPIODV_14\",\n\t\"GPIODV_15\", \"GPIODV_16\", \"GPIODV_17\", \"GPIODV_18\", \"GPIODV_19\",\n\t\"GPIODV_20\", \"GPIODV_21\", \"GPIODV_22\", \"GPIODV_23\", \"GPIODV_24\",\n\t\"GPIODV_25\", \"GPIODV_26\", \"GPIODV_27\", \"GPIODV_28\", \"GPIODV_29\",\n\n\t\"GPIOH_0\", \"GPIOH_1\", \"GPIOH_2\", \"GPIOH_3\", \"GPIOH_4\",\n\t\"GPIOH_5\", \"GPIOH_6\", \"GPIOH_7\", \"GPIOH_8\", \"GPIOH_9\",\n\n\t\"GPIOZ_0\", \"GPIOZ_1\", \"GPIOZ_2\", \"GPIOZ_3\", \"GPIOZ_4\",\n\t\"GPIOZ_5\", \"GPIOZ_6\", \"GPIOZ_7\", \"GPIOZ_8\", \"GPIOZ_9\",\n\t\"GPIOZ_10\", \"GPIOZ_11\", \"GPIOZ_12\", \"GPIOZ_13\", \"GPIOZ_14\",\n\n\t\"CARD_0\", \"CARD_1\", \"CARD_2\", \"CARD_3\", \"CARD_4\",\n\t\"CARD_5\", \"CARD_6\",\n\n\t\"BOOT_0\", \"BOOT_1\", \"BOOT_2\", \"BOOT_3\", \"BOOT_4\",\n\t\"BOOT_5\", \"BOOT_6\", \"BOOT_7\", \"BOOT_8\", \"BOOT_9\",\n\t\"BOOT_10\", \"BOOT_11\", \"BOOT_12\", \"BOOT_13\", \"BOOT_14\",\n\t\"BOOT_15\", \"BOOT_16\", \"BOOT_17\", \"BOOT_18\",\n};\n\nstatic const char * const gpio_aobus_groups[] = {\n\t\"GPIOAO_0\", \"GPIOAO_1\", \"GPIOAO_2\", \"GPIOAO_3\",\n\t\"GPIOAO_4\", \"GPIOAO_5\", \"GPIOAO_6\", \"GPIOAO_7\",\n\t\"GPIOAO_8\", \"GPIOAO_9\", \"GPIOAO_10\", \"GPIOAO_11\",\n\t\"GPIOAO_12\", \"GPIOAO_13\", \"GPIO_BSD_EN\", \"GPIO_TEST_N\"\n};\n\nstatic const char * const sd_a_groups[] = {\n\t\"sd_d0_a\", \"sd_d1_a\", \"sd_d2_a\", \"sd_d3_a\", \"sd_clk_a\", \"sd_cmd_a\"\n};\n\nstatic const char * const sdxc_a_groups[] = {\n\t\"sdxc_d0_a\", \"sdxc_d13_a\", \"sdxc_d47_a\", \"sdxc_clk_a\", \"sdxc_cmd_a\"\n};\n\nstatic const char * const pcm_a_groups[] = {\n\t\"pcm_out_a\", \"pcm_in_a\", \"pcm_fs_a\", \"pcm_clk_a\"\n};\n\nstatic const char * const uart_a_groups[] = {\n\t\"uart_tx_a0\", \"uart_rx_a0\", \"uart_cts_a0\", \"uart_rts_a0\",\n\t\"uart_tx_a1\", \"uart_rx_a1\", \"uart_cts_a1\", \"uart_rts_a1\"\n};\n\nstatic const char * const uart_b_groups[] = {\n\t\"uart_tx_b0\", \"uart_rx_b0\", \"uart_cts_b0\", \"uart_rts_b0\",\n\t\"uart_tx_b1\", \"uart_rx_b1\", \"uart_cts_b1\", \"uart_rts_b1\"\n};\n\nstatic const char * const iso7816_groups[] = {\n\t\"iso7816_det\", \"iso7816_reset\", \"iso7816_clk\", \"iso7816_data\"\n};\n\nstatic const char * const i2c_d_groups[] = {\n\t\"i2c_sda_d0\", \"i2c_sck_d0\", \"i2c_sda_d1\", \"i2c_sck_d1\"\n};\n\nstatic const char * const xtal_groups[] = {\n\t\"xtal_32k_out\", \"xtal_24m_out\"\n};\n\nstatic const char * const uart_c_groups[] = {\n\t\"uart_tx_c\", \"uart_rx_c\", \"uart_cts_c\", \"uart_rts_c\"\n};\n\nstatic const char * const pcm_b_groups[] = {\n\t\"pcm_out_b\", \"pcm_in_b\", \"pcm_fs_b\", \"pcm_clk_b\"\n};\n\nstatic const char * const i2c_c_groups[] = {\n\t\"i2c_sda_c0\", \"i2c_sck_c0\", \"i2c_sda_c1\", \"i2c_sck_c1\"\n};\n\nstatic const char * const dvin_groups[] = {\n\t\"dvin_rgb\", \"dvin_vs\", \"dvin_hs\", \"dvin_clk\", \"dvin_de\"\n};\n\nstatic const char * const enc_groups[] = {\n\t\"enc_0\", \"enc_1\", \"enc_2\", \"enc_3\", \"enc_4\", \"enc_5\",\n\t\"enc_6\", \"enc_7\", \"enc_8\", \"enc_9\", \"enc_10\", \"enc_11\",\n\t\"enc_12\", \"enc_13\", \"enc_14\", \"enc_15\", \"enc_16\", \"enc_17\"\n};\n\nstatic const char * const vga_groups[] = {\n\t\"vga_vs\", \"vga_hs\"\n};\n\nstatic const char * const hdmi_groups[] = {\n\t\"hdmi_hpd\", \"hdmi_sda\", \"hdmi_scl\", \"hdmi_cec\"\n};\n\nstatic const char * const spi_groups[] = {\n\t\"spi_ss0_0\", \"spi_miso_0\", \"spi_mosi_0\", \"spi_sclk_0\",\n\t\"spi_ss0_1\", \"spi_ss1_1\", \"spi_sclk_1\", \"spi_mosi_1\",\n\t\"spi_miso_1\", \"spi_ss2_1\"\n};\n\nstatic const char * const ethernet_groups[] = {\n\t\"eth_tx_clk_50m\", \"eth_tx_en\", \"eth_txd1\",\n\t\"eth_txd0\", \"eth_rx_clk_in\", \"eth_rx_dv\",\n\t\"eth_rxd1\", \"eth_rxd0\", \"eth_mdio\", \"eth_mdc\", \"eth_rxd2\",\n\t\"eth_rxd3\", \"eth_txd2\", \"eth_txd3\"\n};\n\nstatic const char * const i2c_a_groups[] = {\n\t\"i2c_sda_a0\", \"i2c_sck_a0\", \"i2c_sda_a1\", \"i2c_sck_a1\",\n\t\"i2c_sda_a2\", \"i2c_sck_a2\"\n};\n\nstatic const char * const i2c_b_groups[] = {\n\t\"i2c_sda_b\", \"i2c_sck_b\"\n};\n\nstatic const char * const i2s_groups[] = {\n\t\"i2s_out_ch45\", \"i2s_out_ch23_pins\", \"i2s_out_ch01_pins\",\n\t\"i2s_in_ch01_pins\", \"i2s_lr_clk_in_pins\", \"i2s_ao_clk_in_pins\",\n\t\"i2s_am_clk_pins\", \"i2s_out_ch78_pins\"\n};\n\nstatic const char * const sd_c_groups[] = {\n\t\"sd_d0_c\", \"sd_d1_c\", \"sd_d2_c\", \"sd_d3_c\",\n\t\"sd_cmd_c\", \"sd_clk_c\"\n};\n\nstatic const char * const sdxc_c_groups[] = {\n\t\"sdxc_d0_c\", \"sdxc_d13_c\", \"sdxc_d47_c\", \"sdxc_cmd_c\",\n\t\"sdxc_clk_c\"\n};\n\nstatic const char * const nand_groups[] = {\n\t\"nand_io\", \"nand_io_ce0\", \"nand_io_ce1\",\n\t\"nand_io_rb0\", \"nand_ale\", \"nand_cle\",\n\t\"nand_wen_clk\", \"nand_ren_clk\", \"nand_dqs\",\n\t\"nand_ce2\", \"nand_ce3\"\n};\n\nstatic const char * const nor_groups[] = {\n\t\"nor_d\", \"nor_q\", \"nor_c\", \"nor_cs\"\n};\n\nstatic const char * const pwm_a_groups[] = {\n\t\"pwm_a_y\", \"pwm_a_z0\", \"pwm_a_z7\"\n};\n\nstatic const char * const pwm_b_groups[] = {\n\t\"pwm_b_x\", \"pwm_b_z\"\n};\n\nstatic const char * const pwm_c_groups[] = {\n\t\"pwm_c_dv9\", \"pwm_c_dv29\", \"pwm_c_z\"\n};\n\nstatic const char * const pwm_d_groups[] = {\n\t\"pwm_d\"\n};\n\nstatic const char * const pwm_e_groups[] = {\n\t\"pwm_e\"\n};\n\nstatic const char * const sd_b_groups[] = {\n\t\"sd_d1_b\", \"sd_d0_b\", \"sd_clk_b\", \"sd_cmd_b\",\n\t\"sd_d3_b\", \"sd_d2_b\"\n};\n\nstatic const char * const sdxc_b_groups[] = {\n\t\"sdxc_d13_b\", \"sdxc_d0_b\", \"sdxc_clk_b\", \"sdxc_cmd_b\"\n};\n\nstatic const char * const spdif_groups[] = {\n\t\"spdif_in\", \"spdif_out\"\n};\n\nstatic const char * const uart_ao_groups[] = {\n\t\"uart_tx_ao_a\", \"uart_rx_ao_a\", \"uart_cts_ao_a\", \"uart_rts_ao_a\"\n};\n\nstatic const char * const remote_groups[] = {\n\t\"remote_input\", \"remote_output_ao\"\n};\n\nstatic const char * const i2c_slave_ao_groups[] = {\n\t\"i2c_slave_sck_ao\", \"i2c_slave_sda_ao\"\n};\n\nstatic const char * const uart_ao_b_groups[] = {\n\t\"uart_tx_ao_b0\", \"uart_rx_ao_b0\", \"uart_tx_ao_b1\", \"uart_rx_ao_b1\"\n};\n\nstatic const char * const i2c_mst_ao_groups[] = {\n\t\"i2c_mst_sck_ao\", \"i2c_mst_sda_ao\"\n};\n\nstatic const char * const pwm_f_ao_groups[] = {\n\t\"pwm_f_ao\"\n};\n\nstatic const char * const i2s_ao_groups[] = {\n\t\"i2s_am_clk_out_ao\", \"i2s_ao_clk_out_ao\", \"i2s_lr_clk_out_ao\",\n\t\"i2s_out_ch01_ao\"\n};\n\nstatic const char * const hdmi_cec_ao_groups[] = {\n\t\"hdmi_cec_ao\"\n};\n\nstatic struct meson_pmx_func meson8_cbus_functions[] = {\n\tFUNCTION(gpio_periphs),\n\tFUNCTION(sd_a),\n\tFUNCTION(sdxc_a),\n\tFUNCTION(pcm_a),\n\tFUNCTION(uart_a),\n\tFUNCTION(uart_b),\n\tFUNCTION(iso7816),\n\tFUNCTION(i2c_d),\n\tFUNCTION(xtal),\n\tFUNCTION(uart_c),\n\tFUNCTION(pcm_b),\n\tFUNCTION(i2c_c),\n\tFUNCTION(dvin),\n\tFUNCTION(enc),\n\tFUNCTION(vga),\n\tFUNCTION(hdmi),\n\tFUNCTION(spi),\n\tFUNCTION(ethernet),\n\tFUNCTION(i2c_a),\n\tFUNCTION(i2c_b),\n\tFUNCTION(sd_c),\n\tFUNCTION(sdxc_c),\n\tFUNCTION(nand),\n\tFUNCTION(nor),\n\tFUNCTION(sd_b),\n\tFUNCTION(sdxc_b),\n\tFUNCTION(pwm_a),\n\tFUNCTION(pwm_b),\n\tFUNCTION(pwm_c),\n\tFUNCTION(pwm_d),\n\tFUNCTION(pwm_e),\n\tFUNCTION(i2s),\n\tFUNCTION(spdif),\n};\n\nstatic struct meson_pmx_func meson8_aobus_functions[] = {\n\tFUNCTION(gpio_aobus),\n\tFUNCTION(uart_ao),\n\tFUNCTION(remote),\n\tFUNCTION(i2c_slave_ao),\n\tFUNCTION(uart_ao_b),\n\tFUNCTION(i2c_mst_ao),\n\tFUNCTION(pwm_f_ao),\n\tFUNCTION(i2s_ao),\n\tFUNCTION(hdmi_cec_ao),\n};\n\nstatic struct meson_bank meson8_cbus_banks[] = {\n\t \n\tBANK(\"X\",    GPIOX_0,  GPIOX_21,    112, 133, 4,  0,  4,  0,  0,  0,  1,  0,  2,  0),\n\tBANK(\"Y\",    GPIOY_0,  GPIOY_16,    95,  111, 3,  0,  3,  0,  3,  0,  4,  0,  5,  0),\n\tBANK(\"DV\",   GPIODV_0, GPIODV_29,   65,   94, 0,  0,  0,  0,  7,  0,  8,  0,  9,  0),\n\tBANK(\"H\",    GPIOH_0,  GPIOH_9,     29,   38, 1, 16,  1, 16,  9, 19, 10, 19, 11, 19),\n\tBANK(\"Z\",    GPIOZ_0,  GPIOZ_14,    14,   28, 1,  0,  1,  0,  3, 17,  4, 17,  5, 17),\n\tBANK(\"CARD\", CARD_0,   CARD_6,      58,   64, 2, 20,  2, 20,  0, 22,  1, 22,  2, 22),\n\tBANK(\"BOOT\", BOOT_0,   BOOT_18,     39,   57, 2,  0,  2,  0,  9,  0, 10,  0, 11,  0),\n};\n\nstatic struct meson_bank meson8_aobus_banks[] = {\n\t \n\tBANK(\"AO\",   GPIOAO_0, GPIO_TEST_N, 0, 13, 0, 16,  0,  0,  0,  0,  0, 16,  1,  0),\n};\n\nstatic struct meson_pinctrl_data meson8_cbus_pinctrl_data = {\n\t.name\t\t= \"cbus-banks\",\n\t.pins\t\t= meson8_cbus_pins,\n\t.groups\t\t= meson8_cbus_groups,\n\t.funcs\t\t= meson8_cbus_functions,\n\t.banks\t\t= meson8_cbus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson8_cbus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson8_cbus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson8_cbus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson8_cbus_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n};\n\nstatic struct meson_pinctrl_data meson8_aobus_pinctrl_data = {\n\t.name\t\t= \"ao-bank\",\n\t.pins\t\t= meson8_aobus_pins,\n\t.groups\t\t= meson8_aobus_groups,\n\t.funcs\t\t= meson8_aobus_functions,\n\t.banks\t\t= meson8_aobus_banks,\n\t.num_pins\t= ARRAY_SIZE(meson8_aobus_pins),\n\t.num_groups\t= ARRAY_SIZE(meson8_aobus_groups),\n\t.num_funcs\t= ARRAY_SIZE(meson8_aobus_functions),\n\t.num_banks\t= ARRAY_SIZE(meson8_aobus_banks),\n\t.pmx_ops\t= &meson8_pmx_ops,\n\t.parse_dt\t= &meson8_aobus_parse_dt_extra,\n};\n\nstatic const struct of_device_id meson8_pinctrl_dt_match[] = {\n\t{\n\t\t.compatible = \"amlogic,meson8-cbus-pinctrl\",\n\t\t.data = &meson8_cbus_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson8-aobus-pinctrl\",\n\t\t.data = &meson8_aobus_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson8m2-cbus-pinctrl\",\n\t\t.data = &meson8_cbus_pinctrl_data,\n\t},\n\t{\n\t\t.compatible = \"amlogic,meson8m2-aobus-pinctrl\",\n\t\t.data = &meson8_aobus_pinctrl_data,\n\t},\n\t{ },\n};\n\nstatic struct platform_driver meson8_pinctrl_driver = {\n\t.probe\t\t= meson_pinctrl_probe,\n\t.driver = {\n\t\t.name\t= \"meson8-pinctrl\",\n\t\t.of_match_table = meson8_pinctrl_dt_match,\n\t},\n};\nbuiltin_platform_driver(meson8_pinctrl_driver);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}