Running in Lattice mode


Starting:    D:\ispLEVER_Classic2_1\synpbase\win64\mbin\synbatch.exe
Install:     D:\ispLEVER_Classic2_1\synpbase
Date:        Mon May 29 11:06:26 2023
Version:     I-2014.03LC 

Arguments:   -product synplify_pro  -batch d:/myducuments/_junior_1/electricsystemdesign/isp_lab13\LCD.prj
ProductType: synplify_pro





log file: "D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srr"

Running LCD|isp_lab13

Running: Compile on LCD|isp_lab13

Running: Compile Process on LCD|isp_lab13

Running: Compile Input on LCD|isp_lab13
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srs
compiler Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Running: Multi-srs Generator on LCD|isp_lab13
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_comp.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_s.srs
multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\synwork\LCD_mult.srs to D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srs
Copied D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\LCD.srr to D:\myducuments\_junior_1\electricsystemdesign\isp_lab13\lcd.srf
Complete: Compile Process on LCD|isp_lab13
Complete: Compile on LCD|isp_lab13

Running: Map on LCD|isp_lab13

Running: Map & Optimize on LCD|isp_lab13
fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:00s
Complete: Map on LCD|isp_lab13
Complete: Logic Synthesis on LCD|isp_lab13

exit status=0

exit status=0

