// Seed: 2438607337
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1[-1];
  wire id_4;
  assign module_1.id_5 = 0;
  assign id_3 = -1'b0;
endmodule
module module_1 (
    input tri id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    input tri id_4,
    input tri id_5,
    output uwire id_6
);
  logic [7:0] id_8;
  tri1 id_9, id_10, id_11;
  xor primCall (id_6, id_0, id_5, id_14, id_11);
  wire id_12;
  uwire id_13;
  logic [7:0][-1] id_14;
  assign id_2 = id_4;
  module_0 modCall_1 (
      id_8,
      id_10
  );
  assign id_11 = 1;
  assign id_8[-1'd0] = 1'b0;
  tri0 id_15 = 1;
  assign id_2 = id_13;
  wire id_16;
endmodule
