; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc --mtriple=loongarch32 --mattr=+32s,+lasx < %s | FileCheck %s
; RUN: llc --mtriple=loongarch64 --mattr=+lasx < %s | FileCheck %s

declare <8 x float> @llvm.loongarch.lasx.xvfcvth.s.h(<16 x i16>)

define <8 x float> @lasx_xvfcvth_s_h(<16 x i16> %va) nounwind {
; CHECK-LABEL: lasx_xvfcvth_s_h:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    xvfcvth.s.h $xr0, $xr0
; CHECK-NEXT:    ret
entry:
  %res = call <8 x float> @llvm.loongarch.lasx.xvfcvth.s.h(<16 x i16> %va)
  ret <8 x float> %res
}

declare <4 x double> @llvm.loongarch.lasx.xvfcvth.d.s(<8 x float>)

define <4 x double> @lasx_xvfcvth_d_s(<8 x float> %va) nounwind {
; CHECK-LABEL: lasx_xvfcvth_d_s:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    xvfcvth.d.s $xr0, $xr0
; CHECK-NEXT:    ret
entry:
  %res = call <4 x double> @llvm.loongarch.lasx.xvfcvth.d.s(<8 x float> %va)
  ret <4 x double> %res
}
