// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition"

// DATE "04/26/2018 13:51:03"

// 
// Device: Altera EP4CE30F23I7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test_module_test (
	clock,
	reset,
	exec,
	display1,
	display2,
	display3,
	display4,
	display5,
	display6,
	display7,
	display8,
	selecter);
input 	clock;
input 	reset;
input 	exec;
output 	[7:0] display1;
output 	[7:0] display2;
output 	[7:0] display3;
output 	[7:0] display4;
output 	[7:0] display5;
output 	[7:0] display6;
output 	[7:0] display7;
output 	[7:0] display8;
output 	selecter;

// Design Ports Information
// display1[0]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[1]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[2]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[3]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[4]	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[5]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[6]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display1[7]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[1]	=>  Location: PIN_W7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[2]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[3]	=>  Location: PIN_Y7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[4]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[5]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[6]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display2[7]	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[0]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[1]	=>  Location: PIN_Y8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[2]	=>  Location: PIN_V8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[3]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[5]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[6]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display3[7]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[0]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[1]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[2]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[3]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[4]	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[6]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display4[7]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[0]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[1]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[2]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[4]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[5]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[6]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display5[7]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[0]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[1]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[3]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[4]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[5]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[6]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display6[7]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[0]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[1]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[2]	=>  Location: PIN_W14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[3]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[5]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[6]	=>  Location: PIN_T15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display7[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[0]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[1]	=>  Location: PIN_R16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[2]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[3]	=>  Location: PIN_T16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[5]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[6]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// display8[7]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// selecter	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// exec	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_module_test_min_1200mv_-40c_v_fast.sdo");
// synopsys translate_on

wire \display1[0]~output_o ;
wire \display1[1]~output_o ;
wire \display1[2]~output_o ;
wire \display1[3]~output_o ;
wire \display1[4]~output_o ;
wire \display1[5]~output_o ;
wire \display1[6]~output_o ;
wire \display1[7]~output_o ;
wire \display2[0]~output_o ;
wire \display2[1]~output_o ;
wire \display2[2]~output_o ;
wire \display2[3]~output_o ;
wire \display2[4]~output_o ;
wire \display2[5]~output_o ;
wire \display2[6]~output_o ;
wire \display2[7]~output_o ;
wire \display3[0]~output_o ;
wire \display3[1]~output_o ;
wire \display3[2]~output_o ;
wire \display3[3]~output_o ;
wire \display3[4]~output_o ;
wire \display3[5]~output_o ;
wire \display3[6]~output_o ;
wire \display3[7]~output_o ;
wire \display4[0]~output_o ;
wire \display4[1]~output_o ;
wire \display4[2]~output_o ;
wire \display4[3]~output_o ;
wire \display4[4]~output_o ;
wire \display4[5]~output_o ;
wire \display4[6]~output_o ;
wire \display4[7]~output_o ;
wire \display5[0]~output_o ;
wire \display5[1]~output_o ;
wire \display5[2]~output_o ;
wire \display5[3]~output_o ;
wire \display5[4]~output_o ;
wire \display5[5]~output_o ;
wire \display5[6]~output_o ;
wire \display5[7]~output_o ;
wire \display6[0]~output_o ;
wire \display6[1]~output_o ;
wire \display6[2]~output_o ;
wire \display6[3]~output_o ;
wire \display6[4]~output_o ;
wire \display6[5]~output_o ;
wire \display6[6]~output_o ;
wire \display6[7]~output_o ;
wire \display7[0]~output_o ;
wire \display7[1]~output_o ;
wire \display7[2]~output_o ;
wire \display7[3]~output_o ;
wire \display7[4]~output_o ;
wire \display7[5]~output_o ;
wire \display7[6]~output_o ;
wire \display7[7]~output_o ;
wire \display8[0]~output_o ;
wire \display8[1]~output_o ;
wire \display8[2]~output_o ;
wire \display8[3]~output_o ;
wire \display8[4]~output_o ;
wire \display8[5]~output_o ;
wire \display8[6]~output_o ;
wire \display8[7]~output_o ;
wire \selecter~output_o ;
wire \exec~input_o ;
wire \reset~input_o ;
wire \clock~input_o ;
wire \clock~inputclkctrl_outclk ;
wire \WideOr0~1_combout ;
wire \phase_counter|phase~0_combout ;
wire \WideOr1~0_combout ;
wire \phase_counter|phase[0]~1_combout ;
wire \WideOr3~0_combout ;
wire \WideOr2~0_combout ;
wire \WideOr0~0_combout ;
wire \Decoder2~0_combout ;
wire \adjustSevenSegment3_8~0_combout ;
wire \adjustSevenSegment3_8~1_combout ;
wire \control_unit|running~0_combout ;
wire \control_unit|p1~0_combout ;
wire \control_unit|p2~0_combout ;
wire \control_unit|p3~0_combout ;
wire \control_unit|p4~0_combout ;
wire \control_unit|p5~0_combout ;
wire [2:0] \phase_counter|phase ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X7_Y0_N30
cycloneive_io_obuf \display1[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[0]~output .bus_hold = "false";
defparam \display1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cycloneive_io_obuf \display1[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[1]~output .bus_hold = "false";
defparam \display1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N30
cycloneive_io_obuf \display1[2]~output (
	.i(\exec~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[2]~output .bus_hold = "false";
defparam \display1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N16
cycloneive_io_obuf \display1[3]~output (
	.i(\exec~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[3]~output .bus_hold = "false";
defparam \display1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N23
cycloneive_io_obuf \display1[4]~output (
	.i(\exec~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[4]~output .bus_hold = "false";
defparam \display1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N16
cycloneive_io_obuf \display1[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[5]~output .bus_hold = "false";
defparam \display1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cycloneive_io_obuf \display1[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[6]~output .bus_hold = "false";
defparam \display1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \display1[7]~output (
	.i(\exec~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display1[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display1[7]~output .bus_hold = "false";
defparam \display1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N30
cycloneive_io_obuf \display2[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[0]~output .bus_hold = "false";
defparam \display2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N16
cycloneive_io_obuf \display2[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[1]~output .bus_hold = "false";
defparam \display2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N30
cycloneive_io_obuf \display2[2]~output (
	.i(\reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[2]~output .bus_hold = "false";
defparam \display2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
cycloneive_io_obuf \display2[3]~output (
	.i(\reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[3]~output .bus_hold = "false";
defparam \display2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \display2[4]~output (
	.i(\reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[4]~output .bus_hold = "false";
defparam \display2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N30
cycloneive_io_obuf \display2[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[5]~output .bus_hold = "false";
defparam \display2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cycloneive_io_obuf \display2[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[6]~output .bus_hold = "false";
defparam \display2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N23
cycloneive_io_obuf \display2[7]~output (
	.i(\reset~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display2[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display2[7]~output .bus_hold = "false";
defparam \display2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cycloneive_io_obuf \display3[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[0]~output .bus_hold = "false";
defparam \display3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N16
cycloneive_io_obuf \display3[1]~output (
	.i(\WideOr3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[1]~output .bus_hold = "false";
defparam \display3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cycloneive_io_obuf \display3[2]~output (
	.i(!\WideOr2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[2]~output .bus_hold = "false";
defparam \display3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
cycloneive_io_obuf \display3[3]~output (
	.i(!\WideOr1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[3]~output .bus_hold = "false";
defparam \display3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \display3[4]~output (
	.i(\WideOr0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[4]~output .bus_hold = "false";
defparam \display3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cycloneive_io_obuf \display3[5]~output (
	.i(!\Decoder2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[5]~output .bus_hold = "false";
defparam \display3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cycloneive_io_obuf \display3[6]~output (
	.i(\adjustSevenSegment3_8~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[6]~output .bus_hold = "false";
defparam \display3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N23
cycloneive_io_obuf \display3[7]~output (
	.i(\adjustSevenSegment3_8~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display3[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display3[7]~output .bus_hold = "false";
defparam \display3[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N23
cycloneive_io_obuf \display4[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[0]~output .bus_hold = "false";
defparam \display4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
cycloneive_io_obuf \display4[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[1]~output .bus_hold = "false";
defparam \display4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N9
cycloneive_io_obuf \display4[2]~output (
	.i(!\control_unit|p1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[2]~output .bus_hold = "false";
defparam \display4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N16
cycloneive_io_obuf \display4[3]~output (
	.i(!\control_unit|p1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[3]~output .bus_hold = "false";
defparam \display4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y0_N2
cycloneive_io_obuf \display4[4]~output (
	.i(!\control_unit|p1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[4]~output .bus_hold = "false";
defparam \display4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N9
cycloneive_io_obuf \display4[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[5]~output .bus_hold = "false";
defparam \display4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cycloneive_io_obuf \display4[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[6]~output .bus_hold = "false";
defparam \display4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cycloneive_io_obuf \display4[7]~output (
	.i(!\control_unit|p1~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display4[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display4[7]~output .bus_hold = "false";
defparam \display4[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cycloneive_io_obuf \display5[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[0]~output .bus_hold = "false";
defparam \display5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N9
cycloneive_io_obuf \display5[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[1]~output .bus_hold = "false";
defparam \display5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
cycloneive_io_obuf \display5[2]~output (
	.i(!\control_unit|p2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[2]~output .bus_hold = "false";
defparam \display5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cycloneive_io_obuf \display5[3]~output (
	.i(!\control_unit|p2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[3]~output .bus_hold = "false";
defparam \display5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N30
cycloneive_io_obuf \display5[4]~output (
	.i(!\control_unit|p2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[4]~output .bus_hold = "false";
defparam \display5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N30
cycloneive_io_obuf \display5[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[5]~output .bus_hold = "false";
defparam \display5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X41_Y0_N30
cycloneive_io_obuf \display5[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[6]~output .bus_hold = "false";
defparam \display5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N30
cycloneive_io_obuf \display5[7]~output (
	.i(!\control_unit|p2~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display5[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display5[7]~output .bus_hold = "false";
defparam \display5[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N2
cycloneive_io_obuf \display6[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[0]~output .bus_hold = "false";
defparam \display6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
cycloneive_io_obuf \display6[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[1]~output .bus_hold = "false";
defparam \display6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N30
cycloneive_io_obuf \display6[2]~output (
	.i(!\control_unit|p3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[2]~output .bus_hold = "false";
defparam \display6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N23
cycloneive_io_obuf \display6[3]~output (
	.i(!\control_unit|p3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[3]~output .bus_hold = "false";
defparam \display6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cycloneive_io_obuf \display6[4]~output (
	.i(!\control_unit|p3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[4]~output .bus_hold = "false";
defparam \display6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N16
cycloneive_io_obuf \display6[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[5]~output .bus_hold = "false";
defparam \display6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N30
cycloneive_io_obuf \display6[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[6]~output .bus_hold = "false";
defparam \display6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N23
cycloneive_io_obuf \display6[7]~output (
	.i(!\control_unit|p3~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display6[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display6[7]~output .bus_hold = "false";
defparam \display6[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \display7[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[0]~output .bus_hold = "false";
defparam \display7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cycloneive_io_obuf \display7[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[1]~output .bus_hold = "false";
defparam \display7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N23
cycloneive_io_obuf \display7[2]~output (
	.i(!\control_unit|p4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[2]~output .bus_hold = "false";
defparam \display7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \display7[3]~output (
	.i(!\control_unit|p4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[3]~output .bus_hold = "false";
defparam \display7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N16
cycloneive_io_obuf \display7[4]~output (
	.i(!\control_unit|p4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[4]~output .bus_hold = "false";
defparam \display7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cycloneive_io_obuf \display7[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[5]~output .bus_hold = "false";
defparam \display7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \display7[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[6]~output .bus_hold = "false";
defparam \display7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \display7[7]~output (
	.i(!\control_unit|p4~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display7[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display7[7]~output .bus_hold = "false";
defparam \display7[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N9
cycloneive_io_obuf \display8[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[0]~output .bus_hold = "false";
defparam \display8[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N2
cycloneive_io_obuf \display8[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[1]~output .bus_hold = "false";
defparam \display8[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cycloneive_io_obuf \display8[2]~output (
	.i(!\control_unit|p5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[2]~output .bus_hold = "false";
defparam \display8[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X63_Y0_N9
cycloneive_io_obuf \display8[3]~output (
	.i(!\control_unit|p5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[3]~output .bus_hold = "false";
defparam \display8[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N9
cycloneive_io_obuf \display8[4]~output (
	.i(!\control_unit|p5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[4]~output .bus_hold = "false";
defparam \display8[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \display8[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[5]~output .bus_hold = "false";
defparam \display8[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N2
cycloneive_io_obuf \display8[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[6]~output .bus_hold = "false";
defparam \display8[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \display8[7]~output (
	.i(!\control_unit|p5~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\display8[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \display8[7]~output .bus_hold = "false";
defparam \display8[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X61_Y0_N9
cycloneive_io_obuf \selecter~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\selecter~output_o ),
	.obar());
// synopsys translate_off
defparam \selecter~output .bus_hold = "false";
defparam \selecter~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X54_Y43_N22
cycloneive_io_ibuf \exec~input (
	.i(exec),
	.ibar(gnd),
	.o(\exec~input_o ));
// synopsys translate_off
defparam \exec~input .bus_hold = "false";
defparam \exec~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X63_Y43_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y43_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clock~inputclkctrl .clock_type = "global clock";
defparam \clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N18
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = \phase_counter|phase [1] $ (\phase_counter|phase [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h0FF0;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N19
dffeas \phase_counter|phase[1] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\WideOr0~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase_counter|phase [1]),
	.prn(vcc));
// synopsys translate_off
defparam \phase_counter|phase[1] .is_wysiwyg = "true";
defparam \phase_counter|phase[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N4
cycloneive_lcell_comb \phase_counter|phase~0 (
// Equation(s):
// \phase_counter|phase~0_combout  = (\phase_counter|phase [1] & (\phase_counter|phase [2] $ (\phase_counter|phase [0]))) # (!\phase_counter|phase [1] & (\phase_counter|phase [2] & \phase_counter|phase [0]))

	.dataa(gnd),
	.datab(\phase_counter|phase [1]),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\phase_counter|phase~0_combout ),
	.cout());
// synopsys translate_off
defparam \phase_counter|phase~0 .lut_mask = 16'h3CC0;
defparam \phase_counter|phase~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N5
dffeas \phase_counter|phase[2] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\phase_counter|phase~0_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase_counter|phase [2]),
	.prn(vcc));
// synopsys translate_off
defparam \phase_counter|phase[2] .is_wysiwyg = "true";
defparam \phase_counter|phase[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N10
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\phase_counter|phase [0]) # ((\phase_counter|phase [2] & !\phase_counter|phase [1]))

	.dataa(gnd),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [0]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hF0FC;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N8
cycloneive_lcell_comb \phase_counter|phase[0]~1 (
// Equation(s):
// \phase_counter|phase[0]~1_combout  = !\WideOr1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\phase_counter|phase[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \phase_counter|phase[0]~1 .lut_mask = 16'h00FF;
defparam \phase_counter|phase[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X23_Y1_N9
dffeas \phase_counter|phase[0] (
	.clk(\clock~inputclkctrl_outclk ),
	.d(\phase_counter|phase[0]~1_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\phase_counter|phase [0]),
	.prn(vcc));
// synopsys translate_off
defparam \phase_counter|phase[0] .is_wysiwyg = "true";
defparam \phase_counter|phase[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N2
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\phase_counter|phase [2] & ((!\phase_counter|phase [1]) # (!\phase_counter|phase [0]))) # (!\phase_counter|phase [2] & ((\phase_counter|phase [1])))

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h5FF0;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N16
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (\phase_counter|phase [0] & ((\phase_counter|phase [1]) # (!\phase_counter|phase [2]))) # (!\phase_counter|phase [0] & (!\phase_counter|phase [2] & \phase_counter|phase [1]))

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'hAF0A;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N0
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\phase_counter|phase [0] & (\phase_counter|phase [2] $ (\phase_counter|phase [1]))) # (!\phase_counter|phase [0] & ((\phase_counter|phase [1]) # (!\phase_counter|phase [2])))

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'h5FA5;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N6
cycloneive_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = (!\phase_counter|phase [0] & (!\phase_counter|phase [2] & \phase_counter|phase [1]))

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~0 .lut_mask = 16'h0500;
defparam \Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N12
cycloneive_lcell_comb \adjustSevenSegment3_8~0 (
// Equation(s):
// \adjustSevenSegment3_8~0_combout  = (\phase_counter|phase [0] $ (!\phase_counter|phase [1])) # (!\phase_counter|phase [2])

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\adjustSevenSegment3_8~0_combout ),
	.cout());
// synopsys translate_off
defparam \adjustSevenSegment3_8~0 .lut_mask = 16'hAF5F;
defparam \adjustSevenSegment3_8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N30
cycloneive_lcell_comb \adjustSevenSegment3_8~1 (
// Equation(s):
// \adjustSevenSegment3_8~1_combout  = (\phase_counter|phase [1]) # (\phase_counter|phase [0] $ (!\phase_counter|phase [2]))

	.dataa(\phase_counter|phase [0]),
	.datab(gnd),
	.datac(\phase_counter|phase [2]),
	.datad(\phase_counter|phase [1]),
	.cin(gnd),
	.combout(\adjustSevenSegment3_8~1_combout ),
	.cout());
// synopsys translate_off
defparam \adjustSevenSegment3_8~1 .lut_mask = 16'hFFA5;
defparam \adjustSevenSegment3_8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N22
cycloneive_lcell_comb \control_unit|running~0 (
// Equation(s):
// \control_unit|running~0_combout  = \control_unit|running~0_combout  $ (!\exec~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\control_unit|running~0_combout ),
	.datad(\exec~input_o ),
	.cin(gnd),
	.combout(\control_unit|running~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|running~0 .lut_mask = 16'hF00F;
defparam \control_unit|running~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N24
cycloneive_lcell_comb \control_unit|p1~0 (
// Equation(s):
// \control_unit|p1~0_combout  = (\control_unit|running~0_combout  & (!\phase_counter|phase [2] & (!\phase_counter|phase [1] & !\phase_counter|phase [0])))

	.dataa(\control_unit|running~0_combout ),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\control_unit|p1~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|p1~0 .lut_mask = 16'h0002;
defparam \control_unit|p1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N14
cycloneive_lcell_comb \control_unit|p2~0 (
// Equation(s):
// \control_unit|p2~0_combout  = (\control_unit|running~0_combout  & (!\phase_counter|phase [2] & (!\phase_counter|phase [1] & \phase_counter|phase [0])))

	.dataa(\control_unit|running~0_combout ),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\control_unit|p2~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|p2~0 .lut_mask = 16'h0200;
defparam \control_unit|p2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N28
cycloneive_lcell_comb \control_unit|p3~0 (
// Equation(s):
// \control_unit|p3~0_combout  = (\control_unit|running~0_combout  & (!\phase_counter|phase [2] & (\phase_counter|phase [1] & !\phase_counter|phase [0])))

	.dataa(\control_unit|running~0_combout ),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\control_unit|p3~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|p3~0 .lut_mask = 16'h0020;
defparam \control_unit|p3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N26
cycloneive_lcell_comb \control_unit|p4~0 (
// Equation(s):
// \control_unit|p4~0_combout  = (\control_unit|running~0_combout  & (!\phase_counter|phase [2] & (\phase_counter|phase [1] & \phase_counter|phase [0])))

	.dataa(\control_unit|running~0_combout ),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\control_unit|p4~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|p4~0 .lut_mask = 16'h2000;
defparam \control_unit|p4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y1_N20
cycloneive_lcell_comb \control_unit|p5~0 (
// Equation(s):
// \control_unit|p5~0_combout  = (\control_unit|running~0_combout  & (\phase_counter|phase [2] & (!\phase_counter|phase [1] & !\phase_counter|phase [0])))

	.dataa(\control_unit|running~0_combout ),
	.datab(\phase_counter|phase [2]),
	.datac(\phase_counter|phase [1]),
	.datad(\phase_counter|phase [0]),
	.cin(gnd),
	.combout(\control_unit|p5~0_combout ),
	.cout());
// synopsys translate_off
defparam \control_unit|p5~0 .lut_mask = 16'h0008;
defparam \control_unit|p5~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign display1[0] = \display1[0]~output_o ;

assign display1[1] = \display1[1]~output_o ;

assign display1[2] = \display1[2]~output_o ;

assign display1[3] = \display1[3]~output_o ;

assign display1[4] = \display1[4]~output_o ;

assign display1[5] = \display1[5]~output_o ;

assign display1[6] = \display1[6]~output_o ;

assign display1[7] = \display1[7]~output_o ;

assign display2[0] = \display2[0]~output_o ;

assign display2[1] = \display2[1]~output_o ;

assign display2[2] = \display2[2]~output_o ;

assign display2[3] = \display2[3]~output_o ;

assign display2[4] = \display2[4]~output_o ;

assign display2[5] = \display2[5]~output_o ;

assign display2[6] = \display2[6]~output_o ;

assign display2[7] = \display2[7]~output_o ;

assign display3[0] = \display3[0]~output_o ;

assign display3[1] = \display3[1]~output_o ;

assign display3[2] = \display3[2]~output_o ;

assign display3[3] = \display3[3]~output_o ;

assign display3[4] = \display3[4]~output_o ;

assign display3[5] = \display3[5]~output_o ;

assign display3[6] = \display3[6]~output_o ;

assign display3[7] = \display3[7]~output_o ;

assign display4[0] = \display4[0]~output_o ;

assign display4[1] = \display4[1]~output_o ;

assign display4[2] = \display4[2]~output_o ;

assign display4[3] = \display4[3]~output_o ;

assign display4[4] = \display4[4]~output_o ;

assign display4[5] = \display4[5]~output_o ;

assign display4[6] = \display4[6]~output_o ;

assign display4[7] = \display4[7]~output_o ;

assign display5[0] = \display5[0]~output_o ;

assign display5[1] = \display5[1]~output_o ;

assign display5[2] = \display5[2]~output_o ;

assign display5[3] = \display5[3]~output_o ;

assign display5[4] = \display5[4]~output_o ;

assign display5[5] = \display5[5]~output_o ;

assign display5[6] = \display5[6]~output_o ;

assign display5[7] = \display5[7]~output_o ;

assign display6[0] = \display6[0]~output_o ;

assign display6[1] = \display6[1]~output_o ;

assign display6[2] = \display6[2]~output_o ;

assign display6[3] = \display6[3]~output_o ;

assign display6[4] = \display6[4]~output_o ;

assign display6[5] = \display6[5]~output_o ;

assign display6[6] = \display6[6]~output_o ;

assign display6[7] = \display6[7]~output_o ;

assign display7[0] = \display7[0]~output_o ;

assign display7[1] = \display7[1]~output_o ;

assign display7[2] = \display7[2]~output_o ;

assign display7[3] = \display7[3]~output_o ;

assign display7[4] = \display7[4]~output_o ;

assign display7[5] = \display7[5]~output_o ;

assign display7[6] = \display7[6]~output_o ;

assign display7[7] = \display7[7]~output_o ;

assign display8[0] = \display8[0]~output_o ;

assign display8[1] = \display8[1]~output_o ;

assign display8[2] = \display8[2]~output_o ;

assign display8[3] = \display8[3]~output_o ;

assign display8[4] = \display8[4]~output_o ;

assign display8[5] = \display8[5]~output_o ;

assign display8[6] = \display8[6]~output_o ;

assign display8[7] = \display8[7]~output_o ;

assign selecter = \selecter~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
