{
  "name": "core_arch::x86::avx512bw::_mm256_mask_testn_epi16_mask",
  "safe": false,
  "callees": {
    "core_arch::x86::avx2::_mm256_and_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Computes the bitwise AND of 256 bits (representing integer data)\n in `a` and `b`.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_and_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx::_mm256_setzero_si256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type __m256i with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_setzero_si256)\n",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    },
    "core_arch::x86::avx512bw::_mm256_mask_cmpeq_epi16_mask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Compare packed signed 16-bit integers in a and b for equality, and store the results in mask vector k using zeromask k1 (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_cmpeq_epi16_mask&expand=770)\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bw::_mm256_mask_testn_epi16_mask"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:9696:1: 9700:2",
  "src": "pub fn _mm256_mask_testn_epi16_mask(k: __mmask16, a: __m256i, b: __m256i) -> __mmask16 {\n    let and = _mm256_and_si256(a, b);\n    let zero = _mm256_setzero_si256();\n    _mm256_mask_cmpeq_epi16_mask(k, and, zero)\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm256_mask_testn_epi16_mask(_1: u16, _2: core_arch::x86::__m256i, _3: core_arch::x86::__m256i) -> u16 {\n    let mut _0: u16;\n    let  _4: core_arch::x86::__m256i;\n    let  _5: core_arch::x86::__m256i;\n    debug k => _1;\n    debug a => _2;\n    debug b => _3;\n    debug and => _4;\n    debug zero => _5;\n    bb0: {\n        _4 = core_arch::x86::avx2::_mm256_and_si256(_2, _3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _5 = core_arch::x86::avx::_mm256_setzero_si256() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _0 = core_arch::x86::avx512bw::_mm256_mask_cmpeq_epi16_mask(_1, _4, _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        return;\n    }\n}\n",
  "doc": " Compute the bitwise NAND of packed 16-bit integers in a and b, producing intermediate 16-bit values, and set the corresponding bit in result mask k (subject to writemask k) if the intermediate value is zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_mask_testn_epi16_mask&expand=5912)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}