# SPDX-FileCopyrightText: Â© 2024 Tiny Tapeout
# SPDX-License-Identifier: Apache-2.0

import cocotb
from cocotb.clock import Clock
from cocotb.triggers import ClockCycles, Timer


@cocotb.test()
async def test_project(dut):
    dut._log.info("Start")

    # Set the clock period to 10 us (100 KHz)
    clock = Clock(dut.clk, 10, units="us")
    cocotb.start_soon(clock.start())

    # Reset
    dut._log.info("Reset")
    # Reset (active low)
    dut.rst_n.value = 0   # assert reset
    dut.ena.value = 1
    dut.ui_in.value = 0
    dut.uio_in.value = 0
    await ClockCycles(dut.clk, 2)
    dut.rst_n.value = 1   # release reset

    dut._log.info("Test project behavior")

    # Set the input values you want to test
    dut.ui_in.value = 0    
    dut.uio_in.value = 0

    # Wait for one clock cycle to see the output values
    await ClockCycles(dut.clk, 11)

    # The following assersion is just an example of how to check the output values.
    # Change it to match the actual expected output of your module:
    assert dut.uo_out.value == 10

    # Keep testing the module by changing the input values, waiting for
    # one or more clock cycles, and asserting the expected output values.

    
    # test asynch reset functionality
    await Timer(3, units="us")
    dut.rst_n.value = 0 # reset again
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 0

    # ensure counter still works after reset
    await ClockCycles(dut.clk, 1)
    dut.rst_n.value = 1
    await ClockCycles(dut.clk, 11)
    assert dut.uo_out.value == 10

    # test synchronous load
    dut.ui_in[0].value = 1 # indicate start of synch load
    dut.uio_in.value = 7   # set arbitrary value
    await ClockCycles(dut.clk, 1)
    dut.ui_in[0].value = 0 # indicate end of synch load
    await ClockCycles(dut.clk, 1)
    assert dut.uo_out.value == 9


