Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri Dec 19 18:13:38 2025
| Host         : pcb07-061-03 running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     35          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (72)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 35 register/latch pins with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmClk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (72)
-------------------------------------------------
 There are 72 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.420        0.000                      0                 1522        0.043        0.000                      0                 1522        9.020        0.000                       0                   694  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         13.420        0.000                      0                 1489        0.043        0.000                      0                 1489        9.020        0.000                       0                   694  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              16.525        0.000                      0                   33        0.688        0.000                      0                   33  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.420ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.741ns  (logic 1.969ns (34.299%)  route 3.772ns (65.701%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.358     5.765    <hidden>
    SLICE_X5Y51          LUT4 (Prop_lut4_I0_O)        0.154     5.919 r  <hidden>
                         net (fo=5, routed)           0.996     6.915    <hidden>
    SLICE_X9Y52          LUT6 (Prop_lut6_I1_O)        0.327     7.242 r  <hidden>
                         net (fo=3, routed)           0.853     8.095    <hidden>
    SLICE_X11Y52         LUT3 (Prop_lut3_I1_O)        0.154     8.249 r  <hidden>
                         net (fo=1, routed)           0.565     8.813    <hidden>
    SLICE_X11Y52         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X11Y52         FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X11Y52         FDRE (Setup_fdre_C_D)       -0.270    22.234    <hidden>
  -------------------------------------------------------------------
                         required time                         22.234    
                         arrival time                          -8.813    
  -------------------------------------------------------------------
                         slack                                 13.420    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.798ns (32.763%)  route 3.690ns (67.237%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.666     6.165    <hidden>
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.289 f  <hidden>
                         net (fo=6, routed)           0.914     7.203    <hidden>
    SLICE_X10Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.327 f  <hidden>
                         net (fo=2, routed)           0.487     7.814    <hidden>
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  <hidden>
                         net (fo=4, routed)           0.623     8.561    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.335    <hidden>
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.798ns (32.763%)  route 3.690ns (67.237%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.666     6.165    <hidden>
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.289 f  <hidden>
                         net (fo=6, routed)           0.914     7.203    <hidden>
    SLICE_X10Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.327 f  <hidden>
                         net (fo=2, routed)           0.487     7.814    <hidden>
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  <hidden>
                         net (fo=4, routed)           0.623     8.561    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.335    <hidden>
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.798ns (32.763%)  route 3.690ns (67.237%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.666     6.165    <hidden>
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.289 f  <hidden>
                         net (fo=6, routed)           0.914     7.203    <hidden>
    SLICE_X10Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.327 f  <hidden>
                         net (fo=2, routed)           0.487     7.814    <hidden>
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  <hidden>
                         net (fo=4, routed)           0.623     8.561    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.335    <hidden>
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.774ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.798ns (32.763%)  route 3.690ns (67.237%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 f  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.666     6.165    <hidden>
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.289 f  <hidden>
                         net (fo=6, routed)           0.914     7.203    <hidden>
    SLICE_X10Y52         LUT5 (Prop_lut5_I0_O)        0.124     7.327 f  <hidden>
                         net (fo=2, routed)           0.487     7.814    <hidden>
    SLICE_X10Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.938 r  <hidden>
                         net (fo=4, routed)           0.623     8.561    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X8Y50          FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X8Y50          FDRE (Setup_fdre_C_CE)      -0.169    22.335    <hidden>
  -------------------------------------------------------------------
                         required time                         22.335    
                         arrival time                          -8.561    
  -------------------------------------------------------------------
                         slack                                 13.774    

Slack (MET) :             13.842ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 2.048ns (36.445%)  route 3.571ns (63.555%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 22.690 - 20.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.765     3.073    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.499 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=3, routed)           1.666     6.165    <hidden>
    SLICE_X10Y48         LUT4 (Prop_lut4_I1_O)        0.124     6.289 r  <hidden>
                         net (fo=6, routed)           0.914     7.203    <hidden>
    SLICE_X10Y52         LUT4 (Prop_lut4_I0_O)        0.150     7.353 r  <hidden>
                         net (fo=2, routed)           0.991     8.344    <hidden>
    SLICE_X9Y51          LUT5 (Prop_lut5_I1_O)        0.348     8.692 r  <hidden>
                         net (fo=1, routed)           0.000     8.692    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.690    <hidden>
    SLICE_X9Y51          FDRE                                         r  <hidden>
                         clock pessimism              0.116    22.806    
                         clock uncertainty           -0.302    22.504    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.031    22.535    <hidden>
  -------------------------------------------------------------------
                         required time                         22.535    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                 13.842    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.908ns (36.134%)  route 3.372ns (63.866%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.670     2.978    <hidden>
    SLICE_X12Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  <hidden>
                         net (fo=9, routed)           1.073     4.529    <hidden>
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.321     4.850 r  <hidden>
                         net (fo=1, routed)           0.307     5.157    <hidden>
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.328     5.485 r  <hidden>
                         net (fo=1, routed)           0.000     5.485    <hidden>
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.018 r  <hidden>
                         net (fo=1, routed)           0.754     6.772    <hidden>
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  <hidden>
                         net (fo=3, routed)           0.464     7.360    <hidden>
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  <hidden>
                         net (fo=9, routed)           0.774     8.258    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.496    22.688    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.264    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    22.126    <hidden>
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.908ns (36.134%)  route 3.372ns (63.866%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.670     2.978    <hidden>
    SLICE_X12Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  <hidden>
                         net (fo=9, routed)           1.073     4.529    <hidden>
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.321     4.850 r  <hidden>
                         net (fo=1, routed)           0.307     5.157    <hidden>
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.328     5.485 r  <hidden>
                         net (fo=1, routed)           0.000     5.485    <hidden>
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.018 r  <hidden>
                         net (fo=1, routed)           0.754     6.772    <hidden>
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  <hidden>
                         net (fo=3, routed)           0.464     7.360    <hidden>
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  <hidden>
                         net (fo=9, routed)           0.774     8.258    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.496    22.688    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.264    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    22.126    <hidden>
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.908ns (36.134%)  route 3.372ns (63.866%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.670     2.978    <hidden>
    SLICE_X12Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  <hidden>
                         net (fo=9, routed)           1.073     4.529    <hidden>
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.321     4.850 r  <hidden>
                         net (fo=1, routed)           0.307     5.157    <hidden>
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.328     5.485 r  <hidden>
                         net (fo=1, routed)           0.000     5.485    <hidden>
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.018 r  <hidden>
                         net (fo=1, routed)           0.754     6.772    <hidden>
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  <hidden>
                         net (fo=3, routed)           0.464     7.360    <hidden>
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  <hidden>
                         net (fo=9, routed)           0.774     8.258    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.496    22.688    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.264    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    22.126    <hidden>
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.868    

Slack (MET) :             13.868ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.908ns (36.134%)  route 3.372ns (63.866%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 22.688 - 20.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.670     2.978    <hidden>
    SLICE_X12Y55         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.478     3.456 f  <hidden>
                         net (fo=9, routed)           1.073     4.529    <hidden>
    SLICE_X12Y57         LUT3 (Prop_lut3_I0_O)        0.321     4.850 r  <hidden>
                         net (fo=1, routed)           0.307     5.157    <hidden>
    SLICE_X12Y56         LUT6 (Prop_lut6_I4_O)        0.328     5.485 r  <hidden>
                         net (fo=1, routed)           0.000     5.485    <hidden>
    SLICE_X12Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.018 r  <hidden>
                         net (fo=1, routed)           0.754     6.772    <hidden>
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.896 r  <hidden>
                         net (fo=3, routed)           0.464     7.360    <hidden>
    SLICE_X13Y52         LUT4 (Prop_lut4_I3_O)        0.124     7.484 r  <hidden>
                         net (fo=9, routed)           0.774     8.258    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.496    22.688    <hidden>
    SLICE_X12Y57         FDRE                                         r  <hidden>
                         clock pessimism              0.264    22.952    
                         clock uncertainty           -0.302    22.650    
    SLICE_X12Y57         FDRE (Setup_fdre_C_R)       -0.524    22.126    <hidden>
  -------------------------------------------------------------------
                         required time                         22.126    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                 13.868    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.420%)  route 0.205ns (55.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X0Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=2, routed)           0.205     1.294    <hidden>
    SLICE_X0Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.851     1.221    <hidden>
    SLICE_X0Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.059     1.251    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.682%)  route 0.271ns (59.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.567     0.908    <hidden>
    SLICE_X13Y48         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  <hidden>
                         net (fo=10, routed)          0.271     1.320    <hidden>
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.045     1.365 r  <hidden>
                         net (fo=1, routed)           0.000     1.365    <hidden>
    SLICE_X12Y51         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.834     1.204    <hidden>
    SLICE_X12Y51         FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.175    
    SLICE_X12Y51         FDRE (Hold_fdre_C_D)         0.120     1.295    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.187ns (41.184%)  route 0.267ns (58.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.267     1.333    <hidden>
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.046     1.379 r  <hidden>
                         net (fo=1, routed)           0.000     1.379    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.379    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.188ns (38.724%)  route 0.297ns (61.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.297     1.363    <hidden>
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.047     1.410 r  <hidden>
                         net (fo=1, routed)           0.000     1.410    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.131     1.326    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.187ns (38.518%)  route 0.298ns (61.482%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.298     1.364    <hidden>
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.046     1.410 r  <hidden>
                         net (fo=1, routed)           0.000     1.410    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.131     1.326    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.186ns (41.054%)  route 0.267ns (58.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.267     1.333    <hidden>
    SLICE_X3Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.378 r  <hidden>
                         net (fo=1, routed)           0.000     1.378    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X3Y49          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X3Y49          FDRE (Hold_fdre_C_D)         0.091     1.286    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.187%)  route 0.265ns (61.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X0Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  <hidden>
                         net (fo=2, routed)           0.265     1.354    <hidden>
    SLICE_X1Y52          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.851     1.221    <hidden>
    SLICE_X1Y52          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.070     1.262    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.186ns (38.471%)  route 0.297ns (61.529%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.297     1.363    <hidden>
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.408 r  <hidden>
                         net (fo=1, routed)           0.000     1.408    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.121     1.316    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.316    
                         arrival time                           1.408    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.391%)  route 0.298ns (61.609%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.584     0.925    <hidden>
    SLICE_X3Y50          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  <hidden>
                         net (fo=18, routed)          0.298     1.364    <hidden>
    SLICE_X4Y47          LUT3 (Prop_lut3_I2_O)        0.045     1.409 r  <hidden>
                         net (fo=1, routed)           0.000     1.409    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.854     1.224    <hidden>
    SLICE_X4Y47          FDRE                                         r  <hidden>
                         clock pessimism             -0.029     1.195    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.120     1.315    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.409    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.566     0.907    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y44          FDRE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=1, routed)           0.054     1.102    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.045     1.147 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.000     1.147    <hidden>
    SLICE_X6Y44          FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.834     1.204    <hidden>
    SLICE_X6Y44          FDRE                                         r  <hidden>
                         clock pessimism             -0.284     0.920    
    SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121     1.041    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X19Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X17Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X18Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X14Y53   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/Core_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/bsr_dec_reg[0]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y43   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y43   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X17Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X17Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y43   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X16Y43   design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X14Y54   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X19Y50   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X17Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X17Y51   design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       16.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.688ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.426%)  route 2.127ns (78.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.514     5.689    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y38         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[0]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[0]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.426%)  route 2.127ns (78.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.514     5.689    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y38         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[1]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.426%)  route 2.127ns (78.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.514     5.689    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y38         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[2]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.525ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.707ns  (logic 0.580ns (21.426%)  route 2.127ns (78.574%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.514     5.689    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y38         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.498    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y38         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[3]/C
                         clock pessimism              0.230    22.921    
                         clock uncertainty           -0.302    22.619    
    SLICE_X14Y38         FDCE (Recov_fdce_C_CLR)     -0.405    22.214    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         22.214    
                         arrival time                          -5.689    
  -------------------------------------------------------------------
                         slack                                 16.525    

Slack (MET) :             16.575ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.580ns (21.821%)  route 2.078ns (78.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.465     5.640    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[4]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[4]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 16.575    

Slack (MET) :             16.575ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.580ns (21.821%)  route 2.078ns (78.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.465     5.640    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[5]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 16.575    

Slack (MET) :             16.575ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.580ns (21.821%)  route 2.078ns (78.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.465     5.640    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[6]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[6]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 16.575    

Slack (MET) :             16.575ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.658ns  (logic 0.580ns (21.821%)  route 2.078ns (78.179%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.465     5.640    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[7]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y39         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[7]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 16.575    

Slack (MET) :             16.676ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.580ns (22.684%)  route 1.977ns (77.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.363     5.539    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[10]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[10]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 16.676    

Slack (MET) :             16.676ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 0.580ns (22.684%)  route 1.977ns (77.316%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.691ns = ( 22.691 - 20.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.363     5.539    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y40         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    21.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499    22.691    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y40         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[11]/C
                         clock pessimism              0.230    22.922    
                         clock uncertainty           -0.302    22.620    
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.405    22.215    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[11]
  -------------------------------------------------------------------
                         required time                         22.215    
                         arrival time                          -5.539    
  -------------------------------------------------------------------
                         slack                                 16.676    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmClk_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.186ns (29.475%)  route 0.445ns (70.525%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.226     1.535    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X15Y46         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmClk_reg/C
                         clock pessimism             -0.262     0.939    
    SLICE_X15Y46         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmClk_reg
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[28]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.370%)  route 0.447ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.228     1.537    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[28]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.370%)  route 0.447ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.228     1.537    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[29]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.370%)  route 0.447ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.228     1.537    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[30]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.370%)  route 0.447ns (70.630%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.228     1.537    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[31]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y45         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.356     1.664    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[24]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.356     1.664    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[25]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.356     1.664    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[26]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.356     1.664    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y44         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y44         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[27]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y44         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.838%)  route 0.707ns (79.162%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.487     1.796    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X14Y43         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.831     1.201    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[20]/C
                         clock pessimism             -0.262     0.939    
    SLICE_X14Y43         FDCE (Remov_fdce_C_CLR)     -0.092     0.847    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/clkCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.846    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.950    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.048ns  (logic 0.124ns (6.055%)  route 1.924ns (93.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.924     1.924    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.124     2.048 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.048    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.499     2.691    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.045ns (5.119%)  route 0.834ns (94.881%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.834     0.834    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X18Y42         LUT1 (Prop_lut1_I0_O)        0.045     0.879 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.879    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X18Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.830     1.200    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X18Y42         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.386%)  route 1.705ns (74.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.890     4.319    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  <hidden>
                         net (fo=3, routed)           0.815     5.258    <hidden>
    SLICE_X13Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.508     2.701    <hidden>
    SLICE_X13Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.386%)  route 1.705ns (74.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.890     4.319    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  <hidden>
                         net (fo=3, routed)           0.815     5.258    <hidden>
    SLICE_X13Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.508     2.701    <hidden>
    SLICE_X13Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.285ns  (logic 0.580ns (25.386%)  route 1.705ns (74.614%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.890     4.319    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.443 f  <hidden>
                         net (fo=3, routed)           0.815     5.258    <hidden>
    SLICE_X13Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.508     2.701    <hidden>
    SLICE_X13Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.851%)  route 1.580ns (73.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.936     4.365    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  <hidden>
                         net (fo=3, routed)           0.644     5.133    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.501     2.693    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.851%)  route 1.580ns (73.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.936     4.365    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  <hidden>
                         net (fo=3, routed)           0.644     5.133    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.501     2.693    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.160ns  (logic 0.580ns (26.851%)  route 1.580ns (73.149%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.936     4.365    <hidden>
    SLICE_X17Y49         LUT1 (Prop_lut1_I0_O)        0.124     4.489 f  <hidden>
                         net (fo=3, routed)           0.644     5.133    <hidden>
    SLICE_X17Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.501     2.693    <hidden>
    SLICE_X17Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.609ns (28.980%)  route 1.492ns (71.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.823     4.252    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.153     4.405 f  <hidden>
                         net (fo=3, routed)           0.669     5.074    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.609ns (28.980%)  route 1.492ns (71.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.823     4.252    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.153     4.405 f  <hidden>
                         net (fo=3, routed)           0.669     5.074    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.609ns (28.980%)  route 1.492ns (71.020%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.823     4.252    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.153     4.405 f  <hidden>
                         net (fo=3, routed)           0.669     5.074    <hidden>
    SLICE_X7Y52          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.497     2.689    <hidden>
    SLICE_X7Y52          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.090ns  (logic 0.580ns (27.750%)  route 1.510ns (72.250%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns
    Source Clock Delay      (SCD):    2.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.665     2.973    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.456     3.429 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.823     4.252    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.124     4.376 f  <hidden>
                         net (fo=3, routed)           0.687     5.063    <hidden>
    SLICE_X11Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.508     2.701    <hidden>
    SLICE_X11Y49         FDCE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.679%)  route 0.420ns (69.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.344    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  <hidden>
                         net (fo=3, routed)           0.119     1.508    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.679%)  route 0.420ns (69.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.344    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  <hidden>
                         net (fo=3, routed)           0.119     1.508    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.679%)  route 0.420ns (69.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.301     1.344    <hidden>
    SLICE_X11Y53         LUT1 (Prop_lut1_I0_O)        0.045     1.389 f  <hidden>
                         net (fo=3, routed)           0.119     1.508    <hidden>
    SLICE_X11Y53         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.833     1.203    <hidden>
    SLICE_X11Y53         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.523%)  route 0.423ns (69.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  <hidden>
                         net (fo=3, routed)           0.174     1.511    <hidden>
    SLICE_X16Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.523%)  route 0.423ns (69.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  <hidden>
                         net (fo=3, routed)           0.174     1.511    <hidden>
    SLICE_X16Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.609ns  (logic 0.186ns (30.523%)  route 0.423ns (69.477%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.337 f  <hidden>
                         net (fo=3, routed)           0.174     1.511    <hidden>
    SLICE_X16Y48         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y48         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.190ns (30.854%)  route 0.426ns (69.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.341 f  <hidden>
                         net (fo=3, routed)           0.177     1.517    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.190ns (30.854%)  route 0.426ns (69.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.341 f  <hidden>
                         net (fo=3, routed)           0.177     1.517    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.190ns (30.854%)  route 0.426ns (69.146%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.249     1.292    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.049     1.341 f  <hidden>
                         net (fo=3, routed)           0.177     1.517    <hidden>
    SLICE_X16Y49         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y49         FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.656ns  (logic 0.185ns (28.200%)  route 0.471ns (71.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.561     0.902    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X14Y54         FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=9, routed)           0.297     1.340    <hidden>
    SLICE_X16Y49         LUT1 (Prop_lut1_I0_O)        0.044     1.384 f  <hidden>
                         net (fo=3, routed)           0.174     1.558    <hidden>
    SLICE_X16Y47         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.832     1.202    <hidden>
    SLICE_X16Y47         FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg/G
                            (positive level-sensitive latch)
  Destination:            servo_1_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.178ns  (logic 4.191ns (58.390%)  route 2.987ns (41.610%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y40         LDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg/G
    SLICE_X12Y40         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg/Q
                         net (fo=1, routed)           2.987     3.612    servo_1_0_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     7.178 r  servo_1_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.178    servo_1_0
    T15                                                               r  servo_1_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg/G
                            (positive level-sensitive latch)
  Destination:            servo_0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.170ns  (logic 4.188ns (58.410%)  route 2.982ns (41.590%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39         LDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg/G
    SLICE_X10Y39         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg/Q
                         net (fo=1, routed)           2.982     3.607    servo_0_0_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     7.170 r  servo_0_0_OBUF_inst/O
                         net (fo=0)                   0.000     7.170    servo_0_0
    T14                                                               r  servo_0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 3.305ns (49.317%)  route 3.397ns (50.683%))
  Logic Levels:           15  (CARRY4=12 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.702    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_6
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.681ns  (logic 3.284ns (49.158%)  route 3.397ns (50.842%))
  Logic Levels:           15  (CARRY4=12 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.681 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.681    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_4
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.607ns  (logic 3.210ns (48.588%)  route 3.397ns (51.412%))
  Logic Levels:           15  (CARRY4=12 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.607 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.607    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_5
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.591ns  (logic 3.194ns (48.464%)  route 3.397ns (51.536%))
  Logic Levels:           15  (CARRY4=12 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.591 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.591    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_7
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.588ns  (logic 3.191ns (48.440%)  route 3.397ns (51.560%))
  Logic Levels:           14  (CARRY4=11 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.588 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.588    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_6
    SLICE_X11Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.567ns  (logic 3.170ns (48.275%)  route 3.397ns (51.725%))
  Logic Levels:           14  (CARRY4=11 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.567 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.567    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_4
    SLICE_X11Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.493ns  (logic 3.096ns (47.686%)  route 3.397ns (52.314%))
  Logic Levels:           14  (CARRY4=11 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.493 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.493    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_5
    SLICE_X11Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.477ns  (logic 3.080ns (47.556%)  route 3.397ns (52.444%))
  Logic Levels:           14  (CARRY4=11 FDCE=1 LUT2=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           1.126     1.582    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X12Y42         LUT2 (Prop_lut2_I1_O)        0.124     1.706 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_i_5_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.239 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.239    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__0_n_0
    SLICE_X12Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.473 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.473    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__1_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     2.702 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1_carry__2/CO[2]
                         net (fo=33, routed)          2.271     4.973    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt1
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.310     5.283 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     5.283    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.684 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.684    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.798 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.798    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.912 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.912    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.026 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.026    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.140 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.140    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[16]_i_1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.254 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.254    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.477 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.477    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_7
    SLICE_X11Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/C
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/Q
                         net (fo=7, routed)           0.170     0.311    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]
    SLICE_X11Y39         LUT2 (Prop_lut2_I1_O)        0.045     0.356 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_2_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.419 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.419    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_4
    SLICE_X11Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.256ns (60.334%)  route 0.168ns (39.666%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/C
    SLICE_X11Y40         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/Q
                         net (fo=5, routed)           0.168     0.309    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]
    SLICE_X11Y40         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[4]_i_5/O
                         net (fo=1, routed)           0.000     0.354    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[4]_i_5_n_0
    SLICE_X11Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.424 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.424    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]_i_1_n_7
    SLICE_X11Y40         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.723%)  route 0.182ns (42.277%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]/C
    SLICE_X11Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]/Q
                         net (fo=5, routed)           0.182     0.323    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]
    SLICE_X11Y41         LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[8]_i_2/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[8]_i_2_n_0
    SLICE_X11Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[8]_i_1_n_4
    SLICE_X11Y41         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/C
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/Q
                         net (fo=5, routed)           0.182     0.323    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[12]_i_2/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[12]_i_2_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_4
    SLICE_X11Y42         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.431ns  (logic 0.249ns (57.714%)  route 0.182ns (42.286%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/C
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/Q
                         net (fo=9, routed)           0.182     0.323    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.368 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[28]_i_2/O
                         net (fo=1, routed)           0.000     0.368    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[28]_i_2_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.431 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.431    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_4
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y45         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/C
    SLICE_X11Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/Q
                         net (fo=5, routed)           0.180     0.321    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]
    SLICE_X11Y45         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[24]_i_5/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[24]_i_5_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]_i_1_n_7
    SLICE_X11Y45         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.665%)  route 0.180ns (41.335%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/C
    SLICE_X11Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/Q
                         net (fo=5, routed)           0.180     0.321    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[28]_i_5/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[28]_i_5_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]_i_1_n_7
    SLICE_X11Y46         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/C
    SLICE_X11Y39         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/Q
                         net (fo=4, routed)           0.180     0.321    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]
    SLICE_X11Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.366 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_5/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[0]_i_5_n_0
    SLICE_X11Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]_i_1_n_7
    SLICE_X11Y39         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.436ns  (logic 0.256ns (58.657%)  route 0.180ns (41.343%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y42         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/C
    SLICE_X11Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/Q
                         net (fo=5, routed)           0.180     0.321    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]
    SLICE_X11Y42         LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[12]_i_5/O
                         net (fo=1, routed)           0.000     0.366    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[12]_i_5_n_0
    SLICE_X11Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.436 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.436    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]_i_1_n_7
    SLICE_X11Y42         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]/C
                            (rising edge-triggered cell FDCE)
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.249ns (56.274%)  route 0.193ns (43.726%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y44         FDCE                         0.000     0.000 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]/C
    SLICE_X11Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]/Q
                         net (fo=5, routed)           0.193     0.334    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]
    SLICE_X11Y44         LUT2 (Prop_lut2_I1_O)        0.045     0.379 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[20]_i_2/O
                         net (fo=1, routed)           0.000     0.379    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt[20]_i_2_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.442 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.442    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[20]_i_1_n_4
    SLICE_X11Y44         FDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[23]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.903ns (28.823%)  route 2.230ns (71.177%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.679     2.987    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[5]/Q
                         net (fo=3, routed)           0.688     4.153    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/p_0_in[1]
    SLICE_X10Y39         LUT5 (Prop_lut5_I2_O)        0.301     4.454 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg_i_3/O
                         net (fo=1, routed)           0.801     5.255    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg_i_3_n_0
    SLICE_X10Y40         LUT4 (Prop_lut4_I3_O)        0.124     5.379 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg_i_1/O
                         net (fo=1, routed)           0.741     6.120    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg_i_1_n_0
    SLICE_X12Y40         LDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.829ns  (logic 0.580ns (20.503%)  route 2.249ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.635     5.811    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y42         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[13]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.829ns  (logic 0.580ns (20.503%)  route 2.249ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.635     5.811    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y42         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.829ns  (logic 0.580ns (20.503%)  route 2.249ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.635     5.811    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y42         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.829ns  (logic 0.580ns (20.503%)  route 2.249ns (79.497%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.635     5.811    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y42         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwm_left_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.544ns  (logic 0.580ns (22.797%)  route 1.964ns (77.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.351     5.526    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X9Y44          FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwm_left_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.580ns (22.836%)  route 1.960ns (77.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.346     5.522    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.580ns (22.836%)  route 1.960ns (77.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.346     5.522    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.580ns (22.836%)  route 1.960ns (77.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.346     5.522    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.540ns  (logic 0.580ns (22.836%)  route 1.960ns (77.164%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         1.674     2.982    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.613     4.051    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.124     4.175 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         1.346     5.522    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y39         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.586ns  (logic 0.209ns (35.660%)  route 0.377ns (64.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.565     0.906    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y40         FDRE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg[2]/Q
                         net (fo=4, routed)           0.265     1.335    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/slv_reg0_reg_n_0_[2]
    SLICE_X10Y39         LUT4 (Prop_lut4_I2_O)        0.045     1.380 r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg_i_1/O
                         net (fo=1, routed)           0.112     1.492    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg_i_1_n_0
    SLICE_X10Y39         LDCE                                         r  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/servo_0_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.186ns (26.569%)  route 0.514ns (73.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.295     1.604    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y46         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[29]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.186ns (26.569%)  route 0.514ns (73.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.295     1.604    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y46         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[30]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.186ns (26.569%)  route 0.514ns (73.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.295     1.604    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y46         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.700ns  (logic 0.186ns (26.569%)  route 0.514ns (73.431%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.295     1.604    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y46         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.366     1.675    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[25]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.366     1.675    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[26]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.366     1.675    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[27]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.366     1.675    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X11Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwmCnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwm_right_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=694, routed)         0.563     0.904    design_1_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X17Y44         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  design_1_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.219     1.264    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X16Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.309 f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=206, routed)         0.366     1.675    design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X10Y45         FDCE                                         f  design_1_i/control_servos_0/U0/control_servos_slave_lite_v3_0_S00_AXI_inst/pwm_right_reg/CLR
  -------------------------------------------------------------------    -------------------





