#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fb561d075e0 .scope module, "test" "test" 2 60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 8 "row";
    .port_info 3 /OUTPUT 8 "col";
o0x7fb561f32008 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb561d1f040_0 .net "clk", 0 0, o0x7fb561f32008;  0 drivers
v0x7fb561d1f0e0_0 .net "clk_div", 0 0, v0x7fb561d1e840_0;  1 drivers
v0x7fb561d1f1b0_0 .net "col", 7 0, v0x7fb561d1ed10_0;  1 drivers
v0x7fb561d1f260_0 .net "row", 7 0, v0x7fb561d1edb0_0;  1 drivers
o0x7fb561f32098 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fb561d1f310_0 .net "rst", 0 0, o0x7fb561f32098;  0 drivers
S_0x7fb561d07750 .scope module, "u_clk_div" "clk_div" 2 64, 2 3 0, S_0x7fb561d075e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "div_clk";
v0x7fb561d0bd00_0 .net "clk", 0 0, o0x7fb561f32008;  alias, 0 drivers
v0x7fb561d1e790_0 .var "count", 31 0;
v0x7fb561d1e840_0 .var "div_clk", 0 0;
v0x7fb561d1e8f0_0 .net "rst", 0 0, o0x7fb561f32098;  alias, 0 drivers
E_0x7fb561d0caf0/0 .event negedge, v0x7fb561d1e8f0_0;
E_0x7fb561d0caf0/1 .event posedge, v0x7fb561d0bd00_0;
E_0x7fb561d0caf0 .event/or E_0x7fb561d0caf0/0, E_0x7fb561d0caf0/1;
S_0x7fb561d1e9e0 .scope module, "u_dot_control" "dot_control" 2 65, 2 33 0, S_0x7fb561d075e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_div";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 8 "row";
    .port_info 3 /OUTPUT 8 "col";
v0x7fb561d1ec50_0 .net "clk_div", 0 0, v0x7fb561d1e840_0;  alias, 1 drivers
v0x7fb561d1ed10_0 .var "col", 7 0;
v0x7fb561d1edb0_0 .var "row", 7 0;
v0x7fb561d1ee70_0 .net "rst", 0 0, o0x7fb561f32098;  alias, 0 drivers
v0x7fb561d1ef20_0 .var "state", 2 0;
E_0x7fb561d1ec10/0 .event negedge, v0x7fb561d1e8f0_0;
E_0x7fb561d1ec10/1 .event posedge, v0x7fb561d1e840_0;
E_0x7fb561d1ec10 .event/or E_0x7fb561d1ec10/0, E_0x7fb561d1ec10/1;
    .scope S_0x7fb561d07750;
T_0 ;
    %wait E_0x7fb561d0caf0;
    %load/vec4 v0x7fb561d1e8f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb561d1e790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fb561d1e840_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fb561d1e790_0;
    %cmpi/e 5000, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fb561d1e790_0, 0;
    %load/vec4 v0x7fb561d1e840_0;
    %inv;
    %assign/vec4 v0x7fb561d1e840_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7fb561d1e790_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fb561d1e790_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb561d1e9e0;
T_1 ;
    %wait E_0x7fb561d1ec10;
    %load/vec4 v0x7fb561d1ee70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fb561d1ef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %jmp T_1.10;
T_1.2 ;
    %pushi/vec4 254, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 24, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.3 ;
    %pushi/vec4 253, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 36, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 251, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 247, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 195, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 239, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 223, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 191, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 66, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %pushi/vec4 127, 0, 8;
    %assign/vec4 v0x7fb561d1edb0_0, 0;
    %pushi/vec4 126, 0, 8;
    %assign/vec4 v0x7fb561d1ed10_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %load/vec4 v0x7fb561d1ef20_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x7fb561d1ef20_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "lab.v";
