

================================================================
== Vivado HLS Report for 'matmult'
================================================================
* Date:           Sat Nov 19 02:42:51 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        1-mat_mult.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.86|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9020201|  9020201|  9020202|  9020202|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  9020200|  9020200|     90202|          -|          -|   100|    no    |
        | + Loop 1.1      |    90200|    90200|       902|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1  |      900|      900|         9|          -|          -|   100|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    132|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     55|
|Register         |        -|      -|     227|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     227|    187|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |matmult_mul_32s_32s_32_6_U1  |matmult_mul_32s_32s_32_6  |        0|      4|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |Total                        |                          |        0|      4|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_131_p2        |     +    |      0|  0|   7|           7|           1|
    |j_1_fu_143_p2        |     +    |      0|  0|   7|           7|           1|
    |k_1_fu_170_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_119_p2  |     +    |      0|  0|  14|          14|           7|
    |next_mul_fu_191_p2   |     +    |      0|  0|  14|          14|           7|
    |out_V_d0             |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_153_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_6_fu_180_p2      |     +    |      0|  0|  14|          14|          14|
    |tmp_8_fu_197_p2      |     +    |      0|  0|  14|          14|          14|
    |exitcond1_fu_125_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond2_fu_137_p2  |   icmp   |      0|  0|   3|           7|           6|
    |exitcond_fu_164_p2   |   icmp   |      0|  0|   3|           7|           6|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 132|         144|         109|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |   6|         13|    1|         13|
    |i_reg_63         |   7|          2|    7|         14|
    |j_reg_86         |   7|          2|    7|         14|
    |k_reg_97         |   7|          2|    7|         14|
    |phi_mul1_reg_74  |  14|          2|   14|         28|
    |phi_mul_reg_108  |  14|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  55|         23|   50|        111|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_V_load_reg_271    |  32|   0|   32|          0|
    |ap_CS_fsm           |  12|   0|   12|          0|
    |b_V_load_reg_276    |  32|   0|   32|          0|
    |i_1_reg_225         |   7|   0|    7|          0|
    |i_reg_63            |   7|   0|    7|          0|
    |j_1_reg_233         |   7|   0|    7|          0|
    |j_reg_86            |   7|   0|    7|          0|
    |k_1_reg_251         |   7|   0|    7|          0|
    |k_reg_97            |   7|   0|    7|          0|
    |next_mul2_reg_217   |  14|   0|   14|          0|
    |next_mul_reg_261    |  14|   0|   14|          0|
    |out_V_addr_reg_243  |  14|   0|   14|          0|
    |p_s_reg_281         |  32|   0|   32|          0|
    |phi_mul1_reg_74     |  14|   0|   14|          0|
    |phi_mul_reg_108     |  14|   0|   14|          0|
    |tmp_2_cast_reg_238  |   7|   0|   14|          7|
    +--------------------+----+----+-----+-----------+
    |Total               | 227|   0|  234|          7|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_start        |  in |    1| ap_ctrl_hs |    matmult   | return value |
|ap_done         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_idle         | out |    1| ap_ctrl_hs |    matmult   | return value |
|ap_ready        | out |    1| ap_ctrl_hs |    matmult   | return value |
|a_V_address0    | out |   14|  ap_memory |      a_V     |     array    |
|a_V_ce0         | out |    1|  ap_memory |      a_V     |     array    |
|a_V_q0          |  in |   32|  ap_memory |      a_V     |     array    |
|b_V_address0    | out |   14|  ap_memory |      b_V     |     array    |
|b_V_ce0         | out |    1|  ap_memory |      b_V     |     array    |
|b_V_q0          |  in |   32|  ap_memory |      b_V     |     array    |
|out_V_address0  | out |   14|  ap_memory |     out_V    |     array    |
|out_V_ce0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0       | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0        | out |   32|  ap_memory |     out_V    |     array    |
|out_V_q0        |  in |   32|  ap_memory |     out_V    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

