INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jun 20 16:49:04 2023
| Host         : dynamatic-VirtualBox running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.449ns  (required time - arrival time)
  Source:                 c_LSQ_hist/loadQ/conflictPReg_8_13_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c_LSQ_hist/loadQ/dataQ_8_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 0.947ns (15.637%)  route 5.109ns (84.363%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 5.470 - 4.000 ) 
    Source Clock Delay      (SCD):    1.596ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=4245, unset)         1.596     1.596    c_LSQ_hist/loadQ/clk
    SLICE_X29Y63         FDRE                                         r  c_LSQ_hist/loadQ/conflictPReg_8_13_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.269     1.865 f  c_LSQ_hist/loadQ/conflictPReg_8_13_reg/Q
                         net (fo=5, routed)           0.626     2.491    c_LSQ_hist/loadQ/conflictPReg_8_13
    SLICE_X29Y63         LUT4 (Prop_lut4_I1_O)        0.053     2.544 f  c_LSQ_hist/loadQ/dataQ_8[30]_i_7/O
                         net (fo=10, routed)          0.414     2.958    c_LSQ_hist/loadQ/dataQ_8[30]_i_7_n_0
    SLICE_X29Y64         LUT6 (Prop_lut6_I4_O)        0.053     3.011 f  c_LSQ_hist/loadQ/bypassInitiated_8_i_38/O
                         net (fo=3, routed)           0.383     3.394    c_LSQ_hist/loadQ/bypassInitiated_8_i_38_n_0
    SLICE_X29Y62         LUT6 (Prop_lut6_I0_O)        0.053     3.447 r  c_LSQ_hist/loadQ/bypassInitiated_8_i_31/O
                         net (fo=1, routed)           0.405     3.853    c_LSQ_hist/loadQ/bypassInitiated_8_i_31_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     4.155 r  c_LSQ_hist/loadQ/bypassInitiated_8_reg_i_18/CO[3]
                         net (fo=1, routed)           0.000     4.155    c_LSQ_hist/loadQ/bypassInitiated_8_reg_i_18_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.213 r  c_LSQ_hist/loadQ/bypassInitiated_8_reg_i_13/CO[3]
                         net (fo=1, routed)           1.398     5.610    c_LSQ_hist/loadQ/_T_93003
    SLICE_X53Y76         LUT6 (Prop_lut6_I4_O)        0.053     5.663 f  c_LSQ_hist/loadQ/bypassInitiated_8_i_5/O
                         net (fo=1, routed)           0.430     6.093    c_LSQ_hist/loadQ/bypassInitiated_8_i_5_n_0
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.053     6.146 r  c_LSQ_hist/loadQ/bypassInitiated_8_i_3/O
                         net (fo=35, routed)          0.506     6.652    c_LSQ_hist/loadQ/bypassRequest_8
    SLICE_X54Y76         LUT2 (Prop_lut2_I1_O)        0.053     6.705 r  c_LSQ_hist/loadQ/dataQ_8[31]_i_1__0/O
                         net (fo=32, routed)          0.947     7.652    c_LSQ_hist/loadQ/_T_93673
    SLICE_X65Y81         FDRE                                         r  c_LSQ_hist/loadQ/dataQ_8_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=4245, unset)         1.470     5.470    c_LSQ_hist/loadQ/clk
    SLICE_X65Y81         FDRE                                         r  c_LSQ_hist/loadQ/dataQ_8_reg[11]/C
                         clock pessimism              0.012     5.482    
                         clock uncertainty           -0.035     5.447    
    SLICE_X65Y81         FDRE (Setup_fdre_C_CE)      -0.244     5.203    c_LSQ_hist/loadQ/dataQ_8_reg[11]
  -------------------------------------------------------------------
                         required time                          5.203    
                         arrival time                          -7.652    
  -------------------------------------------------------------------
                         slack                                 -2.449    




report_timing: Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 3016.488 ; gain = 0.000 ; free physical = 5377 ; free virtual = 10019
