###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145347   # Number of WRITE/WRITEP commands
num_reads_done                 =       549445   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       414928   # Number of read row buffer hits
num_read_cmds                  =       549444   # Number of READ/READP commands
num_writes_done                =       145347   # Number of read requests issued
num_write_row_hits             =       119907   # Number of write row buffer hits
num_act_cmds                   =       160447   # Number of ACT commands
num_pre_cmds                   =       160417   # Number of PRE commands
num_ondemand_pres              =       137279   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9375332   # Cyles of rank active rank.0
rank_active_cycles.1           =      9124430   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       624668   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       875570   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       643268   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6906   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1944   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2720   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2541   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4075   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8085   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5411   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          553   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          564   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18725   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          319   # Write cmd latency (cycles)
write_latency[40-59]           =          597   # Write cmd latency (cycles)
write_latency[60-79]           =         1170   # Write cmd latency (cycles)
write_latency[80-99]           =         2592   # Write cmd latency (cycles)
write_latency[100-119]         =         3625   # Write cmd latency (cycles)
write_latency[120-139]         =         5134   # Write cmd latency (cycles)
write_latency[140-159]         =         6900   # Write cmd latency (cycles)
write_latency[160-179]         =         8034   # Write cmd latency (cycles)
write_latency[180-199]         =         8367   # Write cmd latency (cycles)
write_latency[200-]            =       108597   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       247670   # Read request latency (cycles)
read_latency[40-59]            =        69817   # Read request latency (cycles)
read_latency[60-79]            =        89146   # Read request latency (cycles)
read_latency[80-99]            =        27025   # Read request latency (cycles)
read_latency[100-119]          =        21311   # Read request latency (cycles)
read_latency[120-139]          =        19366   # Read request latency (cycles)
read_latency[140-159]          =         9442   # Read request latency (cycles)
read_latency[160-179]          =         7195   # Read request latency (cycles)
read_latency[180-199]          =         5383   # Read request latency (cycles)
read_latency[200-]             =        53089   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.25572e+08   # Write energy
read_energy                    =  2.21536e+09   # Read energy
act_energy                     =  4.38983e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.99841e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.20274e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85021e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.69364e+09   # Active standby energy rank.1
average_read_latency           =       92.894   # Average read request latency (cycles)
average_interarrival           =      14.3923   # Average request interarrival latency (cycles)
total_energy                   =  1.63485e+10   # Total energy (pJ)
average_power                  =      1634.85   # Average power (mW)
average_bandwidth              =      5.92889   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       173614   # Number of WRITE/WRITEP commands
num_reads_done                 =       583212   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       417916   # Number of read row buffer hits
num_read_cmds                  =       583210   # Number of READ/READP commands
num_writes_done                =       173614   # Number of read requests issued
num_write_row_hits             =       131986   # Number of write row buffer hits
num_act_cmds                   =       207673   # Number of ACT commands
num_pre_cmds                   =       207644   # Number of PRE commands
num_ondemand_pres              =       185207   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9278936   # Cyles of rank active rank.0
rank_active_cycles.1           =      9221036   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       721064   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       778964   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       707504   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4978   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1862   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2709   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2538   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         4059   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7922   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         5509   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          505   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          559   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18681   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           18   # Write cmd latency (cycles)
write_latency[20-39]           =          346   # Write cmd latency (cycles)
write_latency[40-59]           =          513   # Write cmd latency (cycles)
write_latency[60-79]           =         1128   # Write cmd latency (cycles)
write_latency[80-99]           =         2431   # Write cmd latency (cycles)
write_latency[100-119]         =         3595   # Write cmd latency (cycles)
write_latency[120-139]         =         5366   # Write cmd latency (cycles)
write_latency[140-159]         =         7363   # Write cmd latency (cycles)
write_latency[160-179]         =         8888   # Write cmd latency (cycles)
write_latency[180-199]         =         9704   # Write cmd latency (cycles)
write_latency[200-]            =       134262   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            2   # Read request latency (cycles)
read_latency[20-39]            =       235468   # Read request latency (cycles)
read_latency[40-59]            =        68822   # Read request latency (cycles)
read_latency[60-79]            =       103757   # Read request latency (cycles)
read_latency[80-99]            =        31631   # Read request latency (cycles)
read_latency[100-119]          =        25120   # Read request latency (cycles)
read_latency[120-139]          =        22238   # Read request latency (cycles)
read_latency[140-159]          =        11794   # Read request latency (cycles)
read_latency[160-179]          =         8610   # Read request latency (cycles)
read_latency[180-199]          =         6631   # Read request latency (cycles)
read_latency[200-]             =        69139   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.66681e+08   # Write energy
read_energy                    =   2.3515e+09   # Read energy
act_energy                     =  5.68193e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.46111e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.73903e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79006e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.75393e+09   # Active standby energy rank.1
average_read_latency           =      106.619   # Average read request latency (cycles)
average_interarrival           =      13.2126   # Average request interarrival latency (cycles)
total_energy                   =   1.6755e+10   # Total energy (pJ)
average_power                  =       1675.5   # Average power (mW)
average_bandwidth              =      6.45825   # Average bandwidth
