// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_HH_
#define _matmul_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DiagMatMul.h"
#include "matmul_mux_432_32CeG.h"
#include "matmul_rxmat_M_reeOg.h"
#include "matmul_mulOut_M_rudo.h"
#include "matmul_control_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CONTROL_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CONTROL_DATA_WIDTH = 32>
struct matmul : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<64> > in_stream_TDATA;
    sc_in< sc_logic > in_stream_TVALID;
    sc_out< sc_logic > in_stream_TREADY;
    sc_in< sc_lv<8> > in_stream_TKEEP;
    sc_in< sc_lv<8> > in_stream_TSTRB;
    sc_in< sc_lv<1> > in_stream_TLAST;
    sc_out< sc_lv<64> > out_stream_TDATA;
    sc_out< sc_logic > out_stream_TVALID;
    sc_in< sc_logic > out_stream_TREADY;
    sc_out< sc_lv<8> > out_stream_TKEEP;
    sc_out< sc_lv<8> > out_stream_TSTRB;
    sc_out< sc_lv<1> > out_stream_TLAST;
    sc_in< sc_logic > s_axi_control_AWVALID;
    sc_out< sc_logic > s_axi_control_AWREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_AWADDR;
    sc_in< sc_logic > s_axi_control_WVALID;
    sc_out< sc_logic > s_axi_control_WREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_WDATA;
    sc_in< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH/8> > s_axi_control_WSTRB;
    sc_in< sc_logic > s_axi_control_ARVALID;
    sc_out< sc_logic > s_axi_control_ARREADY;
    sc_in< sc_uint<C_S_AXI_CONTROL_ADDR_WIDTH> > s_axi_control_ARADDR;
    sc_out< sc_logic > s_axi_control_RVALID;
    sc_in< sc_logic > s_axi_control_RREADY;
    sc_out< sc_uint<C_S_AXI_CONTROL_DATA_WIDTH> > s_axi_control_RDATA;
    sc_out< sc_lv<2> > s_axi_control_RRESP;
    sc_out< sc_logic > s_axi_control_BVALID;
    sc_in< sc_logic > s_axi_control_BREADY;
    sc_out< sc_lv<2> > s_axi_control_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<8> > ap_var_for_const1;


    // Module declarations
    matmul(sc_module_name name);
    SC_HAS_PROCESS(matmul);

    ~matmul();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_rxmat_M_reeOg* rxmat_M_real_0_U;
    matmul_rxmat_M_reeOg* rxmat_M_real_1_U;
    matmul_rxmat_M_reeOg* rxmat_M_real_2_U;
    matmul_rxmat_M_reeOg* rxmat_M_real_3_U;
    matmul_rxmat_M_reeOg* rxmat_M_imag_0_U;
    matmul_rxmat_M_reeOg* rxmat_M_imag_1_U;
    matmul_rxmat_M_reeOg* rxmat_M_imag_2_U;
    matmul_rxmat_M_reeOg* rxmat_M_imag_3_U;
    matmul_rxmat_M_reeOg* xmat_M_real_0_U;
    matmul_rxmat_M_reeOg* xmat_M_real_1_U;
    matmul_rxmat_M_reeOg* xmat_M_real_2_U;
    matmul_rxmat_M_reeOg* xmat_M_real_3_U;
    matmul_rxmat_M_reeOg* xmat_M_imag_0_U;
    matmul_rxmat_M_reeOg* xmat_M_imag_1_U;
    matmul_rxmat_M_reeOg* xmat_M_imag_2_U;
    matmul_rxmat_M_reeOg* xmat_M_imag_3_U;
    matmul_mulOut_M_rudo* mulOut_M_real_0_U;
    matmul_mulOut_M_rudo* mulOut_M_real_1_U;
    matmul_mulOut_M_rudo* mulOut_M_real_2_U;
    matmul_mulOut_M_rudo* mulOut_M_real_3_U;
    matmul_mulOut_M_rudo* mulOut_M_imag_0_U;
    matmul_mulOut_M_rudo* mulOut_M_imag_1_U;
    matmul_mulOut_M_rudo* mulOut_M_imag_2_U;
    matmul_mulOut_M_rudo* mulOut_M_imag_3_U;
    matmul_control_s_axi<C_S_AXI_CONTROL_ADDR_WIDTH,C_S_AXI_CONTROL_DATA_WIDTH>* matmul_control_s_axi_U;
    DiagMatMul* grp_DiagMatMul_fu_589;
    matmul_mux_432_32CeG<1,1,32,32,32,32,32,32>* matmul_mux_432_32CeG_U44;
    matmul_mux_432_32CeG<1,1,32,32,32,32,32,32>* matmul_mux_432_32CeG_U45;
    regslice_both<64>* regslice_both_in_stream_V_data_V_U;
    regslice_both<8>* regslice_both_in_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_in_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_in_stream_V_last_V_U;
    regslice_both<64>* regslice_both_out_stream_V_data_V_U;
    regslice_both<8>* regslice_both_out_stream_V_keep_V_U;
    regslice_both<8>* regslice_both_out_stream_V_strb_V_U;
    regslice_both<1>* regslice_both_out_stream_V_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<12> > rxmat_M_real_0_address0;
    sc_signal< sc_logic > rxmat_M_real_0_ce0;
    sc_signal< sc_logic > rxmat_M_real_0_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_0_q0;
    sc_signal< sc_logic > rxmat_M_real_0_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_0_q1;
    sc_signal< sc_lv<12> > rxmat_M_real_1_address0;
    sc_signal< sc_logic > rxmat_M_real_1_ce0;
    sc_signal< sc_logic > rxmat_M_real_1_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_1_q0;
    sc_signal< sc_logic > rxmat_M_real_1_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_1_q1;
    sc_signal< sc_lv<12> > rxmat_M_real_2_address0;
    sc_signal< sc_logic > rxmat_M_real_2_ce0;
    sc_signal< sc_logic > rxmat_M_real_2_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_2_q0;
    sc_signal< sc_logic > rxmat_M_real_2_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_2_q1;
    sc_signal< sc_lv<12> > rxmat_M_real_3_address0;
    sc_signal< sc_logic > rxmat_M_real_3_ce0;
    sc_signal< sc_logic > rxmat_M_real_3_we0;
    sc_signal< sc_lv<32> > rxmat_M_real_3_q0;
    sc_signal< sc_logic > rxmat_M_real_3_ce1;
    sc_signal< sc_lv<32> > rxmat_M_real_3_q1;
    sc_signal< sc_lv<12> > rxmat_M_imag_0_address0;
    sc_signal< sc_logic > rxmat_M_imag_0_ce0;
    sc_signal< sc_logic > rxmat_M_imag_0_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_0_q0;
    sc_signal< sc_logic > rxmat_M_imag_0_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_0_q1;
    sc_signal< sc_lv<12> > rxmat_M_imag_1_address0;
    sc_signal< sc_logic > rxmat_M_imag_1_ce0;
    sc_signal< sc_logic > rxmat_M_imag_1_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_1_q0;
    sc_signal< sc_logic > rxmat_M_imag_1_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_1_q1;
    sc_signal< sc_lv<12> > rxmat_M_imag_2_address0;
    sc_signal< sc_logic > rxmat_M_imag_2_ce0;
    sc_signal< sc_logic > rxmat_M_imag_2_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_2_q0;
    sc_signal< sc_logic > rxmat_M_imag_2_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_2_q1;
    sc_signal< sc_lv<12> > rxmat_M_imag_3_address0;
    sc_signal< sc_logic > rxmat_M_imag_3_ce0;
    sc_signal< sc_logic > rxmat_M_imag_3_we0;
    sc_signal< sc_lv<32> > rxmat_M_imag_3_q0;
    sc_signal< sc_logic > rxmat_M_imag_3_ce1;
    sc_signal< sc_lv<32> > rxmat_M_imag_3_q1;
    sc_signal< sc_lv<12> > xmat_M_real_0_address0;
    sc_signal< sc_logic > xmat_M_real_0_ce0;
    sc_signal< sc_logic > xmat_M_real_0_we0;
    sc_signal< sc_lv<32> > xmat_M_real_0_q0;
    sc_signal< sc_logic > xmat_M_real_0_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_0_q1;
    sc_signal< sc_lv<12> > xmat_M_real_1_address0;
    sc_signal< sc_logic > xmat_M_real_1_ce0;
    sc_signal< sc_logic > xmat_M_real_1_we0;
    sc_signal< sc_lv<32> > xmat_M_real_1_q0;
    sc_signal< sc_logic > xmat_M_real_1_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_1_q1;
    sc_signal< sc_lv<12> > xmat_M_real_2_address0;
    sc_signal< sc_logic > xmat_M_real_2_ce0;
    sc_signal< sc_logic > xmat_M_real_2_we0;
    sc_signal< sc_lv<32> > xmat_M_real_2_q0;
    sc_signal< sc_logic > xmat_M_real_2_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_2_q1;
    sc_signal< sc_lv<12> > xmat_M_real_3_address0;
    sc_signal< sc_logic > xmat_M_real_3_ce0;
    sc_signal< sc_logic > xmat_M_real_3_we0;
    sc_signal< sc_lv<32> > xmat_M_real_3_q0;
    sc_signal< sc_logic > xmat_M_real_3_ce1;
    sc_signal< sc_lv<32> > xmat_M_real_3_q1;
    sc_signal< sc_lv<12> > xmat_M_imag_0_address0;
    sc_signal< sc_logic > xmat_M_imag_0_ce0;
    sc_signal< sc_logic > xmat_M_imag_0_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_0_q0;
    sc_signal< sc_logic > xmat_M_imag_0_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_0_q1;
    sc_signal< sc_lv<12> > xmat_M_imag_1_address0;
    sc_signal< sc_logic > xmat_M_imag_1_ce0;
    sc_signal< sc_logic > xmat_M_imag_1_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_1_q0;
    sc_signal< sc_logic > xmat_M_imag_1_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_1_q1;
    sc_signal< sc_lv<12> > xmat_M_imag_2_address0;
    sc_signal< sc_logic > xmat_M_imag_2_ce0;
    sc_signal< sc_logic > xmat_M_imag_2_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_2_q0;
    sc_signal< sc_logic > xmat_M_imag_2_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_2_q1;
    sc_signal< sc_lv<12> > xmat_M_imag_3_address0;
    sc_signal< sc_logic > xmat_M_imag_3_ce0;
    sc_signal< sc_logic > xmat_M_imag_3_we0;
    sc_signal< sc_lv<32> > xmat_M_imag_3_q0;
    sc_signal< sc_logic > xmat_M_imag_3_ce1;
    sc_signal< sc_lv<32> > xmat_M_imag_3_q1;
    sc_signal< sc_lv<6> > mulOut_M_real_0_address0;
    sc_signal< sc_logic > mulOut_M_real_0_ce0;
    sc_signal< sc_logic > mulOut_M_real_0_we0;
    sc_signal< sc_lv<32> > mulOut_M_real_0_q0;
    sc_signal< sc_lv<6> > mulOut_M_real_1_address0;
    sc_signal< sc_logic > mulOut_M_real_1_ce0;
    sc_signal< sc_logic > mulOut_M_real_1_we0;
    sc_signal< sc_lv<32> > mulOut_M_real_1_q0;
    sc_signal< sc_lv<6> > mulOut_M_real_2_address0;
    sc_signal< sc_logic > mulOut_M_real_2_ce0;
    sc_signal< sc_logic > mulOut_M_real_2_we0;
    sc_signal< sc_lv<32> > mulOut_M_real_2_q0;
    sc_signal< sc_lv<6> > mulOut_M_real_3_address0;
    sc_signal< sc_logic > mulOut_M_real_3_ce0;
    sc_signal< sc_logic > mulOut_M_real_3_we0;
    sc_signal< sc_lv<32> > mulOut_M_real_3_q0;
    sc_signal< sc_lv<6> > mulOut_M_imag_0_address0;
    sc_signal< sc_logic > mulOut_M_imag_0_ce0;
    sc_signal< sc_logic > mulOut_M_imag_0_we0;
    sc_signal< sc_lv<32> > mulOut_M_imag_0_q0;
    sc_signal< sc_lv<6> > mulOut_M_imag_1_address0;
    sc_signal< sc_logic > mulOut_M_imag_1_ce0;
    sc_signal< sc_logic > mulOut_M_imag_1_we0;
    sc_signal< sc_lv<32> > mulOut_M_imag_1_q0;
    sc_signal< sc_lv<6> > mulOut_M_imag_2_address0;
    sc_signal< sc_logic > mulOut_M_imag_2_ce0;
    sc_signal< sc_logic > mulOut_M_imag_2_we0;
    sc_signal< sc_lv<32> > mulOut_M_imag_2_q0;
    sc_signal< sc_lv<6> > mulOut_M_imag_3_address0;
    sc_signal< sc_logic > mulOut_M_imag_3_ce0;
    sc_signal< sc_logic > mulOut_M_imag_3_we0;
    sc_signal< sc_lv<32> > mulOut_M_imag_3_q0;
    sc_signal< sc_logic > in_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln46_fu_679_p2;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln57_fu_783_p2;
    sc_signal< sc_logic > out_stream_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln71_reg_980;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > icmp_ln71_reg_980_pp0_iter1_reg;
    sc_signal< sc_lv<9> > i_2_reg_578;
    sc_signal< sc_lv<8> > add_ln36_fu_655_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<9> > i_fu_673_p2;
    sc_signal< sc_lv<9> > i_reg_939;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<7> > j_fu_685_p2;
    sc_signal< bool > ap_block_state4;
    sc_signal< sc_lv<7> > i_4_fu_751_p2;
    sc_signal< sc_lv<7> > i_4_reg_958;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > trunc_ln60_fu_757_p1;
    sc_signal< sc_lv<2> > trunc_ln60_reg_963;
    sc_signal< sc_lv<1> > icmp_ln56_fu_745_p2;
    sc_signal< sc_lv<14> > zext_ln57_fu_779_p1;
    sc_signal< sc_lv<14> > zext_ln57_reg_967;
    sc_signal< sc_lv<9> > j_2_fu_789_p2;
    sc_signal< bool > ap_block_state6;
    sc_signal< sc_lv<1> > icmp_ln71_fu_836_p2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state9_io;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state10_io;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<9> > i_3_fu_842_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<3> > lshr_ln1_reg_989;
    sc_signal< sc_lv<1> > valOut_last_V_fu_874_p2;
    sc_signal< sc_lv<1> > valOut_last_V_reg_1034;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_ap_ready;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_ap_done;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state8;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_ap_start;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_ap_idle;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real1_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real1_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real2_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real2_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real3_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_real3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_real3_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag4_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag4_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag4_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag4_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag5_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag5_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag5_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag5_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag6_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag6_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_A_M_imag6_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_A_M_imag6_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_0_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_0_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_1_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_1_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_2_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_2_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_3_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_real_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_real_3_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_0_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_0_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_0_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_1_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_1_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_1_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_2_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_2_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_2_ce1;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_3_ce0;
    sc_signal< sc_lv<12> > grp_DiagMatMul_fu_589_B_M_imag_3_address1;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_B_M_imag_3_ce1;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_real_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_0_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_0_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_real_0_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_real_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_1_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_1_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_real_1_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_real_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_2_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_2_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_real_2_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_real_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_3_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_real_3_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_real_3_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_imag_0_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_0_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_0_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_imag_0_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_imag_1_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_1_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_1_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_imag_1_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_imag_2_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_2_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_2_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_imag_2_d0;
    sc_signal< sc_lv<6> > grp_DiagMatMul_fu_589_C_M_imag_3_address0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_3_ce0;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_C_M_imag_3_we0;
    sc_signal< sc_lv<32> > grp_DiagMatMul_fu_589_C_M_imag_3_d0;
    sc_signal< sc_lv<8> > phi_ln36_reg_522;
    sc_signal< sc_lv<1> > icmp_ln36_fu_661_p2;
    sc_signal< sc_lv<9> > i_0_reg_533;
    sc_signal< sc_lv<7> > j_0_reg_545;
    sc_signal< sc_lv<1> > icmp_ln45_fu_667_p2;
    sc_signal< sc_lv<7> > i_1_reg_556;
    sc_signal< sc_lv<9> > j_1_reg_567;
    sc_signal< sc_logic > grp_DiagMatMul_fu_589_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln49_fu_713_p1;
    sc_signal< sc_lv<64> > zext_ln60_1_fu_804_p1;
    sc_signal< sc_lv<64> > zext_ln1079_fu_862_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<3> > trunc_ln49_1_fu_691_p4;
    sc_signal< sc_lv<32> > bitcast_ln49_fu_725_p1;
    sc_signal< sc_lv<32> > bitcast_ln52_fu_737_p1;
    sc_signal< sc_lv<32> > bitcast_ln60_fu_816_p1;
    sc_signal< sc_lv<32> > bitcast_ln63_fu_828_p1;
    sc_signal< sc_lv<4> > trunc_ln49_fu_701_p1;
    sc_signal< sc_lv<13> > tmp_7_fu_705_p3;
    sc_signal< sc_lv<32> > grp_fu_645_p4;
    sc_signal< sc_lv<32> > trunc_ln681_fu_733_p1;
    sc_signal< sc_lv<5> > lshr_ln_fu_761_p4;
    sc_signal< sc_lv<13> > tmp_6_fu_771_p3;
    sc_signal< sc_lv<14> > zext_ln60_fu_795_p1;
    sc_signal< sc_lv<14> > add_ln60_fu_799_p2;
    sc_signal< sc_lv<32> > trunc_ln681_1_fu_824_p1;
    sc_signal< sc_lv<6> > trunc_ln1079_fu_858_p1;
    sc_signal< sc_lv<32> > zext_ln1079_1_fu_880_p1;
    sc_signal< sc_lv<32> > tmp_3_fu_883_p6;
    sc_signal< sc_lv<32> > tmp_4_fu_901_p6;
    sc_signal< sc_lv<32> > bitcast_ln74_fu_897_p1;
    sc_signal< sc_lv<32> > bitcast_ln77_fu_915_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_apdone_blk;
    sc_signal< sc_lv<64> > in_stream_TDATA_int;
    sc_signal< sc_logic > in_stream_TVALID_int;
    sc_signal< sc_logic > in_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TKEEP_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_keep_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_lv<8> > in_stream_TSTRB_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_strb_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > in_stream_TLAST_int;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_in_stream_V_last_V_U_ack_in;
    sc_signal< sc_lv<64> > out_stream_TDATA_int;
    sc_signal< sc_logic > out_stream_TVALID_int;
    sc_signal< sc_logic > out_stream_TREADY_int;
    sc_signal< sc_logic > regslice_both_out_stream_V_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_keep_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_strb_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_apdone_blk;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_out_stream_V_last_V_U_vld_out;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_state2;
    static const sc_lv<9> ap_ST_fsm_state3;
    static const sc_lv<9> ap_ST_fsm_state4;
    static const sc_lv<9> ap_ST_fsm_state5;
    static const sc_lv<9> ap_ST_fsm_state6;
    static const sc_lv<9> ap_ST_fsm_state7;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const bool ap_const_boolean_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<3> ap_const_lv3_2;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<7> ap_const_lv7_40;
    static const sc_lv<7> ap_const_lv7_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<9> ap_const_lv9_FF;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln36_fu_655_p2();
    void thread_add_ln60_fu_799_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_io();
    void thread_ap_block_state10_pp0_stage0_iter2();
    void thread_ap_block_state4();
    void thread_ap_block_state6();
    void thread_ap_block_state8_pp0_stage0_iter0();
    void thread_ap_block_state9_io();
    void thread_ap_block_state9_pp0_stage0_iter1();
    void thread_ap_condition_pp0_exit_iter0_state8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_bitcast_ln49_fu_725_p1();
    void thread_bitcast_ln52_fu_737_p1();
    void thread_bitcast_ln60_fu_816_p1();
    void thread_bitcast_ln63_fu_828_p1();
    void thread_bitcast_ln74_fu_897_p1();
    void thread_bitcast_ln77_fu_915_p1();
    void thread_grp_DiagMatMul_fu_589_ap_start();
    void thread_grp_fu_645_p4();
    void thread_i_3_fu_842_p2();
    void thread_i_4_fu_751_p2();
    void thread_i_fu_673_p2();
    void thread_icmp_ln36_fu_661_p2();
    void thread_icmp_ln45_fu_667_p2();
    void thread_icmp_ln46_fu_679_p2();
    void thread_icmp_ln56_fu_745_p2();
    void thread_icmp_ln57_fu_783_p2();
    void thread_icmp_ln71_fu_836_p2();
    void thread_in_stream_TDATA_blk_n();
    void thread_in_stream_TREADY();
    void thread_in_stream_TREADY_int();
    void thread_j_2_fu_789_p2();
    void thread_j_fu_685_p2();
    void thread_lshr_ln_fu_761_p4();
    void thread_mulOut_M_imag_0_address0();
    void thread_mulOut_M_imag_0_ce0();
    void thread_mulOut_M_imag_0_we0();
    void thread_mulOut_M_imag_1_address0();
    void thread_mulOut_M_imag_1_ce0();
    void thread_mulOut_M_imag_1_we0();
    void thread_mulOut_M_imag_2_address0();
    void thread_mulOut_M_imag_2_ce0();
    void thread_mulOut_M_imag_2_we0();
    void thread_mulOut_M_imag_3_address0();
    void thread_mulOut_M_imag_3_ce0();
    void thread_mulOut_M_imag_3_we0();
    void thread_mulOut_M_real_0_address0();
    void thread_mulOut_M_real_0_ce0();
    void thread_mulOut_M_real_0_we0();
    void thread_mulOut_M_real_1_address0();
    void thread_mulOut_M_real_1_ce0();
    void thread_mulOut_M_real_1_we0();
    void thread_mulOut_M_real_2_address0();
    void thread_mulOut_M_real_2_ce0();
    void thread_mulOut_M_real_2_we0();
    void thread_mulOut_M_real_3_address0();
    void thread_mulOut_M_real_3_ce0();
    void thread_mulOut_M_real_3_we0();
    void thread_out_stream_TDATA_blk_n();
    void thread_out_stream_TDATA_int();
    void thread_out_stream_TVALID();
    void thread_out_stream_TVALID_int();
    void thread_rxmat_M_imag_0_address0();
    void thread_rxmat_M_imag_0_ce0();
    void thread_rxmat_M_imag_0_ce1();
    void thread_rxmat_M_imag_0_we0();
    void thread_rxmat_M_imag_1_address0();
    void thread_rxmat_M_imag_1_ce0();
    void thread_rxmat_M_imag_1_ce1();
    void thread_rxmat_M_imag_1_we0();
    void thread_rxmat_M_imag_2_address0();
    void thread_rxmat_M_imag_2_ce0();
    void thread_rxmat_M_imag_2_ce1();
    void thread_rxmat_M_imag_2_we0();
    void thread_rxmat_M_imag_3_address0();
    void thread_rxmat_M_imag_3_ce0();
    void thread_rxmat_M_imag_3_ce1();
    void thread_rxmat_M_imag_3_we0();
    void thread_rxmat_M_real_0_address0();
    void thread_rxmat_M_real_0_ce0();
    void thread_rxmat_M_real_0_ce1();
    void thread_rxmat_M_real_0_we0();
    void thread_rxmat_M_real_1_address0();
    void thread_rxmat_M_real_1_ce0();
    void thread_rxmat_M_real_1_ce1();
    void thread_rxmat_M_real_1_we0();
    void thread_rxmat_M_real_2_address0();
    void thread_rxmat_M_real_2_ce0();
    void thread_rxmat_M_real_2_ce1();
    void thread_rxmat_M_real_2_we0();
    void thread_rxmat_M_real_3_address0();
    void thread_rxmat_M_real_3_ce0();
    void thread_rxmat_M_real_3_ce1();
    void thread_rxmat_M_real_3_we0();
    void thread_tmp_6_fu_771_p3();
    void thread_tmp_7_fu_705_p3();
    void thread_trunc_ln1079_fu_858_p1();
    void thread_trunc_ln49_1_fu_691_p4();
    void thread_trunc_ln49_fu_701_p1();
    void thread_trunc_ln60_fu_757_p1();
    void thread_trunc_ln681_1_fu_824_p1();
    void thread_trunc_ln681_fu_733_p1();
    void thread_valOut_last_V_fu_874_p2();
    void thread_xmat_M_imag_0_address0();
    void thread_xmat_M_imag_0_ce0();
    void thread_xmat_M_imag_0_ce1();
    void thread_xmat_M_imag_0_we0();
    void thread_xmat_M_imag_1_address0();
    void thread_xmat_M_imag_1_ce0();
    void thread_xmat_M_imag_1_ce1();
    void thread_xmat_M_imag_1_we0();
    void thread_xmat_M_imag_2_address0();
    void thread_xmat_M_imag_2_ce0();
    void thread_xmat_M_imag_2_ce1();
    void thread_xmat_M_imag_2_we0();
    void thread_xmat_M_imag_3_address0();
    void thread_xmat_M_imag_3_ce0();
    void thread_xmat_M_imag_3_ce1();
    void thread_xmat_M_imag_3_we0();
    void thread_xmat_M_real_0_address0();
    void thread_xmat_M_real_0_ce0();
    void thread_xmat_M_real_0_ce1();
    void thread_xmat_M_real_0_we0();
    void thread_xmat_M_real_1_address0();
    void thread_xmat_M_real_1_ce0();
    void thread_xmat_M_real_1_ce1();
    void thread_xmat_M_real_1_we0();
    void thread_xmat_M_real_2_address0();
    void thread_xmat_M_real_2_ce0();
    void thread_xmat_M_real_2_ce1();
    void thread_xmat_M_real_2_we0();
    void thread_xmat_M_real_3_address0();
    void thread_xmat_M_real_3_ce0();
    void thread_xmat_M_real_3_ce1();
    void thread_xmat_M_real_3_we0();
    void thread_zext_ln1079_1_fu_880_p1();
    void thread_zext_ln1079_fu_862_p1();
    void thread_zext_ln49_fu_713_p1();
    void thread_zext_ln57_fu_779_p1();
    void thread_zext_ln60_1_fu_804_p1();
    void thread_zext_ln60_fu_795_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
