// Generated by CIRCT e2b32a42e
module top(	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:2:3
  input  [15:0] a_i,	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:2:21
                b_i,	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:2:36
  output [15:0] o	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:2:52
);

  bsg_nand wrapper (	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:3:18
    .a_i (a_i),
    .b_i (b_i),
    .o   (o)
  );	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:3:18
endmodule

module bsg_nand(	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:6:3
  input  [15:0] a_i,	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:6:34
                b_i,	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:6:49
  output [15:0] o	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:6:65
);

  assign o = ~(a_i & b_i);	// 21568_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_nand.json_gold.v.cleaned.mlir:8:10, :9:10, :10:5
endmodule

