module module_0 (
    input id_1,
    output [id_1 : id_1] id_2,
    input [1 : id_1] id_3,
    output logic [id_2 : 1] id_4,
    output [id_3 : id_1] id_5,
    output logic [id_4 : id_3] id_6
);
  id_7 id_8 (
      .id_6(1'b0),
      .id_4(id_5)
  );
endmodule
`resetall
