Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed Dec 20 17:16:16 2017
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file MIPS_CPU_timing_summary_routed.rpt -rpx MIPS_CPU_timing_summary_routed.rpx
| Design       : MIPS_CPU
| Device       : 7a100t-fgg676
| Speed File   : -2L  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 989 register/latch pins with no clock driven by root clock pin: touch_btn[4] (HIGH)

 There are 496 register/latch pins with no clock driven by root clock pin: touch_btn[5] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[0]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[1]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[2]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/funct_o_reg[3]/Q (HIGH)

 There are 167 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/is_load_store_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/load_store_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/reg_wt_en_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: EX_to_MEM_0/store_data_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_0/extended_imm_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[2]_rep/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/funct_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/op_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_1_o_reg[9]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[0]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[10]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[11]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[12]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[13]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[14]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[15]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[16]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[17]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[18]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[1]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[20]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[21]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[22]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[23]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[24]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[5]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[6]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[7]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[8]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/operand_2_o_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ID_to_EX_0/reg_wt_en_o_reg/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[19]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[25]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[26]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[27]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[28]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[29]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[2]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[30]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[31]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[3]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[4]/Q (HIGH)

 There are 96 register/latch pins with no clock driven by root clock pin: IF_to_ID_0/inst_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[0]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[10]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[11]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[12]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[13]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[14]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[15]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[16]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[17]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[18]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[19]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[1]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[20]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[21]/Q (HIGH)

 There are 274 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[22]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[23]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[24]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[25]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[26]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[27]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[28]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[29]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[2]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[30]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[31]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[3]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[4]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[5]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[6]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[7]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[8]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/addr_o_reg[9]/Q (HIGH)

 There are 294 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/ce_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/mem_data_o_reg[9]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[0]/Q (HIGH)

 There are 136 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/state_reg[1]/Q (HIGH)

 There are 202 register/latch pins with no clock driven by root clock pin: MEM_CONTROLL_0/we_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_addr_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: MEM_to_WB_0/reg_wt_data_o_reg[9]/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: MMU_0/ack_o_reg/Q (HIGH)

 There are 71 register/latch pins with no clock driven by root clock pin: PC_0/en_o_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3521 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 135 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     87.240        0.000                      0                  150        0.151        0.000                      0                  150       44.711        0.000                       0                    91  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_uart  {0.000 45.211}     90.422          11.059          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_uart           87.240        0.000                      0                  150        0.151        0.000                      0                  150       44.711        0.000                       0                    91  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_uart
  To Clock:  clk_uart

Setup :            0  Failing Endpoints,  Worst Slack       87.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       44.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             87.240ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        3.036ns  (logic 0.735ns (24.213%)  route 2.301ns (75.787%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.242ns = ( 95.664 - 90.422 ) 
    Source Clock Delay      (SCD):    5.936ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.445     5.936    SERIAL_RECEIVER/CLK
    SLICE_X6Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.398     6.334 r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[3]/Q
                         net (fo=8, routed)           0.830     7.165    SERIAL_RECEIVER/RxD_state[3]
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.232     7.397 r  SERIAL_RECEIVER/GapCnt[5]_i_1/O
                         net (fo=8, routed)           1.041     8.438    SERIAL_RECEIVER/tickgen/SR[0]
    SLICE_X8Y84          LUT4 (Prop_lut4_I2_O)        0.105     8.543 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[1]_i_1/O
                         net (fo=1, routed)           0.429     8.972    SERIAL_RECEIVER/tickgen_n_19
    SLICE_X8Y84          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.272    95.664    SERIAL_RECEIVER/CLK
    SLICE_X8Y84          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[1]/C
                         clock pessimism              0.587    96.251    
                         clock uncertainty           -0.035    96.216    
    SLICE_X8Y84          FDRE (Setup_fdre_C_D)       -0.004    96.212    SERIAL_RECEIVER/OversamplingCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         96.212    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                 87.240    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[0]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[0]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[1]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[1]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[2]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[2]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[3]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[4]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[4]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[5]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[6]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.377ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.780ns (27.755%)  route 2.030ns (72.245%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.241     8.034    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y83          LUT4 (Prop_lut4_I0_O)        0.283     8.317 r  SERIAL_RECEIVER/tickgen/RxD_data[7]_i_1/O
                         net (fo=8, routed)           0.436     8.752    SERIAL_RECEIVER/RxD_data0
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[7]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X5Y82          FDRE (Setup_fdre_C_CE)      -0.168    96.130    SERIAL_RECEIVER/RxD_data_reg[7]
  -------------------------------------------------------------------
                         required time                         96.130    
                         arrival time                          -8.752    
  -------------------------------------------------------------------
                         slack                                 87.377    

Slack (MET) :             87.443ns  (required time - arrival time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            90.422ns  (clk_uart rise@90.422ns - clk_uart rise@0.000ns)
  Data Path Delay:        2.777ns  (logic 0.780ns (28.093%)  route 1.997ns (71.907%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.308ns = ( 95.730 - 90.422 ) 
    Source Clock Delay      (SCD):    5.942ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.945     4.410    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.491 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.451     5.942    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.379     6.321 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          1.354     7.675    SERIAL_RECEIVER/tickgen/OversamplingTick
    SLICE_X6Y83          LUT4 (Prop_lut4_I2_O)        0.118     7.793 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_3/O
                         net (fo=4, routed)           0.356     8.150    SERIAL_RECEIVER/tickgen/p_0_in7_out
    SLICE_X6Y82          LUT6 (Prop_lut6_I3_O)        0.283     8.433 r  SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state[3]_i_1/O
                         net (fo=4, routed)           0.286     8.719    SERIAL_RECEIVER/tickgen_n_11
    SLICE_X6Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                     90.422    90.422 r  
    C18                                               0.000    90.422 r  clk_uart (IN)
                         net (fo=0)                   0.000    90.422    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         1.399    91.821 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           2.494    94.315    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    94.392 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          1.338    95.730    SERIAL_RECEIVER/CLK
    SLICE_X6Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                         clock pessimism              0.603    96.333    
                         clock uncertainty           -0.035    96.298    
    SLICE_X6Y82          FDRE (Setup_fdre_C_CE)      -0.136    96.162    SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         96.162    
                         arrival time                          -8.719    
  -------------------------------------------------------------------
                         slack                                 87.443    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.447%)  route 0.098ns (34.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.302ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.573     2.302    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDRE (Prop_fdre_C_Q)         0.141     2.443 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[1]/Q
                         net (fo=9, routed)           0.098     2.541    SERIAL_TRANSMITTER/TxD_state[1]
    SLICE_X8Y93          LUT4 (Prop_lut4_I2_O)        0.045     2.586 r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.586    SERIAL_TRANSMITTER/FSM_sequential_TxD_state[2]_i_1_n_9
    SLICE_X8Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.844     3.015    SERIAL_TRANSMITTER/CLK
    SLICE_X8Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]/C
                         clock pessimism             -0.699     2.315    
    SLICE_X8Y93          FDRE (Hold_fdre_C_D)         0.120     2.435    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.711%)  route 0.082ns (28.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.572     2.301    SERIAL_TRANSMITTER/CLK
    SLICE_X10Y90         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_fdre_C_Q)         0.164     2.465 r  SERIAL_TRANSMITTER/TxD_shift_reg[3]/Q
                         net (fo=1, routed)           0.082     2.548    SERIAL_TRANSMITTER/TxD_shift_reg_n_9_[3]
    SLICE_X11Y90         LUT4 (Prop_lut4_I3_O)        0.045     2.593 r  SERIAL_TRANSMITTER/TxD_shift[2]_i_1/O
                         net (fo=1, routed)           0.000     2.593    SERIAL_TRANSMITTER/TxD_shift[2]_i_1_n_9
    SLICE_X11Y90         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.843     3.014    SERIAL_TRANSMITTER/CLK
    SLICE_X11Y90         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[2]/C
                         clock pessimism             -0.699     2.314    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.092     2.406    SERIAL_TRANSMITTER/TxD_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           2.593    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.678%)  route 0.131ns (41.322%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.572     2.301    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X9Y92          FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     2.442 r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/Q
                         net (fo=4, routed)           0.131     2.573    SERIAL_TRANSMITTER/BitTick
    SLICE_X9Y93          LUT5 (Prop_lut5_I1_O)        0.045     2.618 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.618    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[0]_i_1_n_9
    SLICE_X9Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.844     3.015    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]/C
                         clock pessimism             -0.696     2.318    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092     2.410    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.410    
                         arrival time                           2.618    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.367%)  route 0.128ns (47.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.324    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.141     2.465 r  SERIAL_RECEIVER/RxD_data_reg[3]/Q
                         net (fo=2, routed)           0.128     2.594    SERIAL_CONTROLL_0/RxD_data_reg[7][3]
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     3.035    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[3]/C
                         clock pessimism             -0.697     2.337    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.047     2.384    SERIAL_CONTROLL_0/data_from_serial_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.384    
                         arrival time                           2.594    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.494%)  route 0.132ns (41.506%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.572     2.301    SERIAL_TRANSMITTER/tickgen/CLK
    SLICE_X9Y92          FDRE                                         r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y92          FDRE (Prop_fdre_C_Q)         0.141     2.442 r  SERIAL_TRANSMITTER/tickgen/Acc_reg[15]/Q
                         net (fo=4, routed)           0.132     2.574    SERIAL_TRANSMITTER/BitTick
    SLICE_X9Y93          LUT5 (Prop_lut5_I0_O)        0.045     2.619 r  SERIAL_TRANSMITTER//FSM_sequential_TxD_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.619    SERIAL_TRANSMITTER//FSM_sequential_TxD_state[3]_i_1_n_9
    SLICE_X9Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.844     3.015    SERIAL_TRANSMITTER/CLK
    SLICE_X9Y93          FDRE                                         r  SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]/C
                         clock pessimism             -0.696     2.318    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.091     2.409    SERIAL_TRANSMITTER/FSM_sequential_TxD_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.619    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/RxD_sync_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.807%)  route 0.067ns (32.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.041ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.599     2.328    SERIAL_RECEIVER/tickgen/CLK
    SLICE_X7Y88          FDRE                                         r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     2.469 r  SERIAL_RECEIVER/tickgen/Acc_reg[15]/Q
                         net (fo=10, routed)          0.067     2.536    SERIAL_RECEIVER/OversamplingTick
    SLICE_X6Y88          FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.870     3.041    SERIAL_RECEIVER/CLK
    SLICE_X6Y88          FDRE                                         r  SERIAL_RECEIVER/RxD_sync_reg[0]/C
                         clock pessimism             -0.699     2.341    
    SLICE_X6Y88          FDRE (Hold_fdre_C_CE)       -0.016     2.325    SERIAL_RECEIVER/RxD_sync_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.536    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.768%)  route 0.119ns (48.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.324    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128     2.452 r  SERIAL_RECEIVER/RxD_data_reg[6]/Q
                         net (fo=2, routed)           0.119     2.572    SERIAL_CONTROLL_0/RxD_data_reg[7][6]
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     3.035    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[6]/C
                         clock pessimism             -0.697     2.337    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.023     2.360    SERIAL_CONTROLL_0/data_from_serial_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/RxD_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.498%)  route 0.121ns (48.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.697ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.324    SERIAL_RECEIVER/CLK
    SLICE_X5Y82          FDRE                                         r  SERIAL_RECEIVER/RxD_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y82          FDRE (Prop_fdre_C_Q)         0.128     2.452 r  SERIAL_RECEIVER/RxD_data_reg[5]/Q
                         net (fo=2, routed)           0.121     2.573    SERIAL_CONTROLL_0/RxD_data_reg[7][5]
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.864     3.035    SERIAL_CONTROLL_0/CLK
    SLICE_X4Y82          FDRE                                         r  SERIAL_CONTROLL_0/data_from_serial_o_reg[5]/C
                         clock pessimism             -0.697     2.337    
    SLICE_X4Y82          FDRE (Hold_fdre_C_D)         0.018     2.355    SERIAL_CONTROLL_0/data_from_serial_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           2.573    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 SERIAL_CONTROLL_0/TxD_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.029%)  route 0.139ns (39.971%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.301ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.572     2.301    SERIAL_CONTROLL_0/CLK
    SLICE_X8Y90          FDRE                                         r  SERIAL_CONTROLL_0/TxD_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     2.465 r  SERIAL_CONTROLL_0/TxD_data_reg[1]/Q
                         net (fo=1, routed)           0.139     2.604    SERIAL_TRANSMITTER/TxD_data_reg[7][1]
    SLICE_X11Y90         LUT4 (Prop_lut4_I0_O)        0.045     2.649 r  SERIAL_TRANSMITTER/TxD_shift[1]_i_1/O
                         net (fo=1, routed)           0.000     2.649    SERIAL_TRANSMITTER/TxD_shift[1]_i_1_n_9
    SLICE_X11Y90         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.843     3.014    SERIAL_TRANSMITTER/CLK
    SLICE_X11Y90         FDRE                                         r  SERIAL_TRANSMITTER/TxD_shift_reg[1]/C
                         clock pessimism             -0.675     2.338    
    SLICE_X11Y90         FDRE (Hold_fdre_C_D)         0.091     2.429    SERIAL_TRANSMITTER/TxD_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.429    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Destination:            SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart  {rise@0.000ns fall@45.211ns period=90.422ns})
  Path Group:             clk_uart
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart rise@0.000ns - clk_uart rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.263%)  route 0.150ns (41.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    2.324ns
    Clock Pessimism Removal (CPR):    0.696ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.302     0.302 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.402     1.704    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.730 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.595     2.324    SERIAL_RECEIVER/CLK
    SLICE_X6Y82          FDRE                                         r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y82          FDRE (Prop_fdre_C_Q)         0.164     2.488 r  SERIAL_RECEIVER/FSM_sequential_RxD_state_reg[0]/Q
                         net (fo=7, routed)           0.150     2.638    SERIAL_RECEIVER/tickgen/out[0]
    SLICE_X6Y83          LUT6 (Prop_lut6_I3_O)        0.045     2.683 r  SERIAL_RECEIVER/tickgen/OversamplingCnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.683    SERIAL_RECEIVER/tickgen_n_18
    SLICE_X6Y83          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart rise edge)
                                                      0.000     0.000 r  
    C18                                               0.000     0.000 r  clk_uart (IN)
                         net (fo=0)                   0.000     0.000    clk_uart
    C18                  IBUF (Prop_ibuf_I_O)         0.490     0.490 r  clk_uart_IBUF_inst/O
                         net (fo=1, routed)           1.652     2.142    clk_uart_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.171 r  clk_uart_IBUF_BUFG_inst/O
                         net (fo=90, routed)          0.865     3.036    SERIAL_RECEIVER/CLK
    SLICE_X6Y83          FDRE                                         r  SERIAL_RECEIVER/OversamplingCnt_reg[0]/C
                         clock pessimism             -0.696     2.339    
    SLICE_X6Y83          FDRE (Hold_fdre_C_D)         0.120     2.459    SERIAL_RECEIVER/OversamplingCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.683    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart
Waveform(ns):       { 0.000 45.211 }
Period(ns):         90.422
Sources:            { clk_uart }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         90.422      88.830     BUFGCTRL_X0Y2  clk_uart_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y84    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y84    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         90.422      89.422     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X9Y88    SERIAL_CONTROLL_0/TxD_start_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X4Y82    SERIAL_CONTROLL_0/data_from_serial_o_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y84    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y84    SERIAL_CONTROLL_0/FSM_sequential_read_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         45.211      44.711     SLICE_X8Y90    SERIAL_CONTROLL_0/TxD_data_reg[7]/C



