#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Oct 10 20:31:53 2024
# Process ID: 2196
# Current directory: E:/8191588/FPGA_mag2.1_lab1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2652 E:\8191588\FPGA_mag2.1_lab1\lab4.xpr
# Log file: E:/8191588/FPGA_mag2.1_lab1/vivado.log
# Journal file: E:/8191588/FPGA_mag2.1_lab1\vivado.jou
# Running On: HOME-PC, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 17019 MB
#-----------------------------------------------------------
start_gui
open_project E:/8191588/FPGA_mag2.1_lab1/lab4.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/8191588/lab4' since last save.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/8191588/FPGA_mag2.1_lab1/led_ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/8191588/FPGA_mag2.1_lab1/led_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'system_led_ip_0_0' generated file not found 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/xup_embedded_system_design_flow/sources/lab3/lab3_user_logic.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'system_led_ip_0_0' generated file not found 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/xup_embedded_system_design_flow/sources/lab3/lab3_user_logic.v'. Please regenerate to continue.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_led_ip_0_0

open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2626.676 ; gain = 561.578
update_compile_order -fileset sources_1
open_hw_manager
close_hw_manager
open_bd_design {E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd}
Reading block design file <E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding component instance block -- xilinx.com:user:led_ip:1.0 - led_ip_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Successfully read diagram <system> from block design file <E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2729.328 ; gain = 81.020
write_hw_platform -fixed -include_bit -force -file E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa ...
WARNING: [Vivado_Tcl 4-413] Exported hardware design may be stale because Block Design is locked for the following reasons 
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
system_led_ip_0_0

INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa
INFO: [Hsi 55-2053] elapsed time for repository (E:/xilinx/Vivado/2023.1/data/embeddedsw) loading 0 seconds
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
regenerate_bd_layout
regenerate_bd_layout
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/8191588/FPGA_mag2.1_lab1/led_ip'.
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_1
endgroup
connect_bd_net [get_bd_pins led_ip_1/s_axi_aclk] [get_bd_pins led_ip_1/LED]
delete_bd_objs [get_bd_nets led_ip_1_LED]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M02_AXI] [get_bd_nets led_ip_0_LED] [get_bd_cells led_ip_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip_1/S_AXI]
Slave segment '/led_ip_1/S_AXI/S_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
set_property location {3 951 522} [get_bd_cells led_ip_1]
connect_bd_net [get_bd_ports LED] [get_bd_pins led_ip_1/LED]
regenerate_bd_layout
set_property name led_ip_0 [get_bd_cells led_ip_1]
regenerate_bd_layout
validate_bd_design
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTB is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_5bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_5bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_5bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-1771] Block interface /switches/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'sws_8bits'. This interface is connected to an external interface /switchs, whose name 'switchs' does not match with the board interface name 'sws_8bits'.
This is a visual-only issue - this interface /switches/GPIO will be connected to board interface 'sws_8bits'. If desired, please change the name of this port /switchs manually.
generate_target all [get_files  E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [filemgmt 56-443] The ECC Algorithm string is empty. Setting the Memory Map to default ECC value to ECC_NONE.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_5bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_5bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_5bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-1771] Block interface /switches/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'sws_8bits'. This interface is connected to an external interface /switchs, whose name 'switchs' does not match with the board interface name 'sws_8bits'.
This is a visual-only issue - this interface /switches/GPIO will be connected to board interface 'sws_8bits'. If desired, please change the name of this port /switchs manually.
Wrote  : <E:\8191588\FPGA_mag2.1_lab1\lab4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to pin: '/axi_bram_ctrl_0/bram_addr_a'(13) - Only lower order bits will be connected.
Verilog Output written to : e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/hdl/system_wrapper.v
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip_0 .
Exporting to file e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/hw_handoff/system.hwh
Generated Hardware Definition File e:/8191588/FPGA_mag2.1_lab1/lab4.gen/sources_1/bd/system/synth/system.hwdef
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
catch { config_ip_cache -export [get_ips -all system_led_ip_1_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_led_ip_1_0
export_ip_user_files -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd]
launch_runs system_auto_pc_0_synth_1 system_auto_pc_1_synth_1 system_auto_pc_2_synth_1 system_auto_pc_3_synth_1 system_led_ip_1_0_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_auto_pc_3
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_led_ip_1_0
[Thu Oct 10 21:18:07 2024] Launched system_auto_pc_0_synth_1, system_auto_pc_1_synth_1, system_auto_pc_2_synth_1, system_auto_pc_3_synth_1, system_led_ip_1_0_synth_1...
Run output will be captured here:
system_auto_pc_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/system_auto_pc_0_synth_1/runme.log
system_auto_pc_1_synth_1: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/system_auto_pc_1_synth_1/runme.log
system_auto_pc_2_synth_1: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/system_auto_pc_2_synth_1/runme.log
system_auto_pc_3_synth_1: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/system_auto_pc_3_synth_1/runme.log
system_led_ip_1_0_synth_1: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/system_led_ip_1_0_synth_1/runme.log
export_simulation -of_objects [get_files E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/sources_1/bd/system/system.bd] -directory E:/8191588/FPGA_mag2.1_lab1/lab4.ip_user_files/sim_scripts -ip_user_files_dir E:/8191588/FPGA_mag2.1_lab1/lab4.ip_user_files -ipstatic_source_dir E:/8191588/FPGA_mag2.1_lab1/lab4.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/8191588/FPGA_mag2.1_lab1/lab4.cache/compile_simlib/modelsim} {questa=E:/8191588/FPGA_mag2.1_lab1/lab4.cache/compile_simlib/questa} {riviera=E:/8191588/FPGA_mag2.1_lab1/lab4.cache/compile_simlib/riviera} {activehdl=E:/8191588/FPGA_mag2.1_lab1/lab4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
INFO: [Vivado 12-8217] Implementation run is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-run implementation and re-generate bitstream/PDI before doing hardware export.
reset_run synth_1
INFO: [Project 1-1161] Replacing file E:/8191588/FPGA_mag2.1_lab1/lab4.srcs/utils_1/imports/synth_1/system_wrapper.dcp with file E:/8191588/FPGA_mag2.1_lab1/lab4.runs/synth_1/system_wrapper.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Oct 10 21:20:29 2024] Launched synth_1...
Run output will be captured here: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/synth_1/runme.log
[Thu Oct 10 21:20:29 2024] Launched impl_1...
Run output will be captured here: E:/8191588/FPGA_mag2.1_lab1/lab4.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa
INFO: [Project 1-1918] Creating Hardware Platform: E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa ...
INFO: [Project 1-1943] The Hardware Platform can be used for Hardware
INFO: [Project 1-1941] Successfully created Hardware Platform: E:/8191588/FPGA_mag2.1_lab1/xsa/system_wrapper.xsa
INFO: [Vivado 12-8231] Launching Vitis
INFO: [Vivado 12-417] Running vitis
INFO: [Vivado 12-8232] Vitis launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 21:44:45 2024...
