{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485263926388 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485263926389 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:18:46 2017 " "Processing started: Tue Jan 24 14:18:46 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485263926389 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485263926389 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel " "Command: quartus_map --read_settings_files=on --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485263926389 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485263927149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ampel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ampel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ampel-behavioral " "Found design unit 1: ampel-behavioral" {  } { { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927557 ""} { "Info" "ISGN_ENTITY_NAME" "1 ampel " "Found entity 1: ampel" {  } { { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485263927557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lamp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lamp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lamp-behavioral " "Found design unit 1: lamp-behavioral" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927560 ""} { "Info" "ISGN_ENTITY_NAME" "1 lamp " "Found entity 1: lamp" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485263927560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 teiler-behave " "Found design unit 1: teiler-behave" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927562 ""} { "Info" "ISGN_ENTITY_NAME" "1 teiler " "Found entity 1: teiler" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485263927562 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ampel " "Elaborating entity \"ampel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1485263927592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lamp lamp:ampel0 " "Elaborating entity \"lamp\" for hierarchy \"lamp:ampel0\"" {  } { { "ampel.vhd" "ampel0" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927595 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "light lamp.vhd(22) " "VHDL Process Statement warning at lamp.vhd(22): inferring latch(es) for signal or variable \"light\", which holds its previous value in one or more paths through the process" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1485263927596 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[0\] lamp.vhd(22) " "Inferred latch for \"light\[0\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485263927596 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[1\] lamp.vhd(22) " "Inferred latch for \"light\[1\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485263927596 "|ampel|lamp:ampel0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "light\[2\] lamp.vhd(22) " "Inferred latch for \"light\[2\]\" at lamp.vhd(22)" {  } { { "lamp.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/lamp.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1485263927596 "|ampel|lamp:ampel0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "teiler teiler:clock " "Elaborating entity \"teiler\" for hierarchy \"teiler:clock\"" {  } { { "ampel.vhd" "clock" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927600 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "q_counter12 teiler.vhd(59) " "VHDL Process Statement warning at teiler.vhd(59): signal \"q_counter12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1485263927603 "|ampel|teiler:clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:clock\|lpm_counter:counter6 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:clock\|lpm_counter:counter6\"" {  } { { "teiler.vhd" "counter6" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:clock\|lpm_counter:counter6 " "Elaborated megafunction instantiation \"teiler:clock\|lpm_counter:counter6\"" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485263927636 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:clock\|lpm_counter:counter6 " "Instantiated megafunction \"teiler:clock\|lpm_counter:counter6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927637 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927637 ""}  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1485263927637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g7i " "Found entity 1: cntr_g7i" {  } { { "db/cntr_g7i.tdf" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/db/cntr_g7i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485263927693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g7i teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated " "Elaborating entity \"cntr_g7i\" for hierarchy \"teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programme/fpga/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter teiler:clock\|lpm_counter:counter12 " "Elaborating entity \"lpm_counter\" for hierarchy \"teiler:clock\|lpm_counter:counter12\"" {  } { { "teiler.vhd" "counter12" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "teiler:clock\|lpm_counter:counter12 " "Elaborated megafunction instantiation \"teiler:clock\|lpm_counter:counter12\"" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485263927713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "teiler:clock\|lpm_counter:counter12 " "Instantiated megafunction \"teiler:clock\|lpm_counter:counter12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DOWN " "Parameter \"LPM_DIRECTION\" = \"DOWN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 99999 " "Parameter \"LPM_SVALUE\" = \"99999\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927713 ""}  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1485263927713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_t1k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_t1k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_t1k " "Found entity 1: cntr_t1k" {  } { { "db/cntr_t1k.tdf" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/db/cntr_t1k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1485263927770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1485263927770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_t1k teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated " "Elaborating entity \"cntr_t1k\" for hierarchy \"teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/programme/fpga/altera/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1485263927772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1485263928510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1485263928913 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1485263928913 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1485263929315 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1485263929315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1485263929315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1485263929315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485263929329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:18:49 2017 " "Processing ended: Tue Jan 24 14:18:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485263929329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485263929329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485263929329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485263929329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485263930748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485263930749 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:18:50 2017 " "Processing started: Tue Jan 24 14:18:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485263930749 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1485263930749 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ampel -c ampel " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1485263930749 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1485263930876 ""}
{ "Info" "0" "" "Project  = ampel" {  } {  } 0 0 "Project  = ampel" 0 0 "Fitter" 0 0 1485263930882 ""}
{ "Info" "0" "" "Revision = ampel" {  } {  } 0 0 "Revision = ampel" 0 0 "Fitter" 0 0 1485263930882 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1485263931003 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "ampel EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design ampel" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1485263931100 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1485263931146 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1485263931146 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1485263931772 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1485263931791 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1485263932169 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1485263932169 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1485263932169 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485263932199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485263932199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485263932199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485263932199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1485263932199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1485263932199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1485263932201 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light0\[0\] " "Pin light0\[0\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light0[0] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 6 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light0\[1\] " "Pin light0\[1\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light0[1] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 6 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light0\[2\] " "Pin light0\[2\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light0[2] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 6 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light1\[0\] " "Pin light1\[0\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light1[0] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 7 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light1\[1\] " "Pin light1\[1\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light1[1] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 7 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light1\[2\] " "Pin light1\[2\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light1[2] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 7 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light2\[0\] " "Pin light2\[0\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light2[0] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 8 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light2\[1\] " "Pin light2\[1\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light2[1] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 8 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light2\[2\] " "Pin light2\[2\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light2[2] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 8 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light3\[0\] " "Pin light3\[0\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light3[0] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 9 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light3\[1\] " "Pin light3\[1\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light3[1] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 9 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "light3\[2\] " "Pin light3\[2\] not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { light3[2] } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 9 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { light3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programme/fpga/altera/quartus/bin64/pin_planner.ppl" { clk } } } { "ampel.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/ampel.vhd" 5 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1485263932501 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1485263932501 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ampel.sdc " "Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1485263932951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1485263932951 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263932953 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1485263932953 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1485263932953 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1485263932954 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1485263932954 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "teiler:clock\|toggler  " "Automatically promoted node teiler:clock\|toggler " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1485263932959 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "teiler:clock\|toggler~0 " "Destination node teiler:clock\|toggler~0" {  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 55 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { teiler:clock|toggler~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1485263932959 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1485263932959 ""}  } { { "teiler.vhd" "" { Text "D:/programmierung/fpga/d5_brommer/ampel/teiler.vhd" 55 0 0 } } { "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programme/fpga/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { teiler:clock|toggler } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1485263932959 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1485263933323 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485263933323 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1485263933323 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485263933324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1485263933324 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1485263933325 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1485263933325 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1485263933325 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1485263933325 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "13 unused 2.5V 1 12 0 " "Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 1 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1485263933327 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1485263933327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1485263933327 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1485263933327 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1485263933327 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1485263933327 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485263933335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1485263934279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485263934329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1485263934336 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1485263934585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485263934586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1485263935560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X22_Y21 X33_Y31 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } { { "loc" "" { Generic "D:/programmierung/fpga/d5_brommer/ampel/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31"} 22 21 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1485263936078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1485263936078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485263936552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1485263936553 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1485263936553 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1485263936559 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485263936657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485263936818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1485263936891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1485263937022 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1485263937379 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/programmierung/fpga/d5_brommer/ampel/output_files/ampel.fit.smsg " "Generated suppressed messages file D:/programmierung/fpga/d5_brommer/ampel/output_files/ampel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1485263937708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "863 " "Peak virtual memory: 863 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485263938027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:18:58 2017 " "Processing ended: Tue Jan 24 14:18:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485263938027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485263938027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485263938027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1485263938027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1485263939549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485263939550 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:18:59 2017 " "Processing started: Tue Jan 24 14:18:59 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485263939550 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1485263939550 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ampel -c ampel " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1485263939550 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1485263940348 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1485263940365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485263940720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:19:00 2017 " "Processing ended: Tue Jan 24 14:19:00 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485263940720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485263940720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485263940720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1485263940720 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1485263941417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1485263942278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:19:01 2017 " "Processing started: Tue Jan 24 14:19:01 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485263942279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1485263942279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ampel -c ampel " "Command: quartus_sta ampel -c ampel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1485263942279 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1485263942418 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1485263942500 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1485263942548 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1485263942548 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ampel.sdc " "Synopsys Design Constraints File file not found: 'ampel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1485263942809 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:clock\|toggler teiler:clock\|toggler " "create_clock -period 1.000 -name teiler:clock\|toggler teiler:clock\|toggler" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " "create_clock -period 1.000 -name teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942810 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1485263942887 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1485263942887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942888 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1485263942889 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1485263942894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1485263942912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1485263942912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.435 " "Worst-case setup slack is -2.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.435       -41.712 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -2.435       -41.712 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637        -2.719 clk  " "   -0.637        -2.719 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204         0.000 teiler:clock\|toggler  " "    0.204         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "    0.260         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263942914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.613 " "Worst-case hold slack is -1.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.613       -18.992 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.613       -18.992 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.251        -5.428 clk  " "   -1.251        -5.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.158        -0.158 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -0.158        -0.158 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 teiler:clock\|toggler  " "    0.382         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263942918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263942920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263942922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.000 clk  " "   -3.000        -9.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 teiler:clock\|toggler  " "   -1.000        -6.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263942924 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1485263942985 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1485263943033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1485263943659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943692 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1485263943692 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943693 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1485263943702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1485263943702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.110 " "Worst-case setup slack is -2.110" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.110       -36.035 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -2.110       -36.035 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -1.810 clk  " "   -0.446        -1.810 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294         0.000 teiler:clock\|toggler  " "    0.294         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.300         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "    0.300         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263943705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.455 " "Worst-case hold slack is -1.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.455       -17.162 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.455       -17.162 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.182        -5.243 clk  " "   -1.182        -5.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.147        -0.147 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -0.147        -0.147 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343         0.000 teiler:clock\|toggler  " "    0.343         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263943710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263943713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263943716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.000 clk  " "   -3.000        -9.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 teiler:clock\|toggler  " "   -1.000        -6.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263943720 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1485263943808 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita1  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita2  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita3  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita4  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout " "Cell: clock\|counter6\|auto_generated\|counter_comb_bita5  from: cin  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1485263944003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944004 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1485263944006 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1485263944006 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.877 " "Worst-case setup slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877       -14.885 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -0.877       -14.885 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.089         0.000 clk  " "    0.089         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "    0.367         0.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553         0.000 teiler:clock\|toggler  " "    0.553         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263944010 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.892 " "Worst-case hold slack is -0.892" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.892       -10.308 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -0.892       -10.308 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.678        -2.930 clk  " "   -0.678        -2.930 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.091        -0.091 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -0.091        -0.091 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201         0.000 teiler:clock\|toggler  " "    0.201         0.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263944015 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263944019 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1485263944023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -9.510 clk  " "   -3.000        -9.510 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\]  " "   -1.000       -18.000 teiler:clock\|lpm_counter:counter6\|cntr_g7i:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -6.000 teiler:clock\|toggler  " "   -1.000        -6.000 teiler:clock\|toggler " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\]  " "   -1.000        -1.000 teiler:clock\|lpm_counter:counter12\|cntr_t1k:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1485263944026 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1485263944573 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1485263944573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "495 " "Peak virtual memory: 495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485263944639 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:19:04 2017 " "Processing ended: Tue Jan 24 14:19:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485263944639 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485263944639 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485263944639 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485263944639 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1485263945265 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1485263962153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1485263962154 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:19:22 2017 " "Processing started: Tue Jan 24 14:19:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1485263962154 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1485263962154 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp ampel -c ampel --netlist_type=sgate " "Command: quartus_rpp ampel -c ampel --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1485263962154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1485263962216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:19:22 2017 " "Processing ended: Tue Jan 24 14:19:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1485263962216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1485263962216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1485263962216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1485263962216 ""}
