{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v " "Source file: /home/haka/Desktop/KyberV11/dut_quartus/MULT3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1704566248242 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1704566248242 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v " "Source file: /home/haka/Desktop/KyberV11/dut_quartus/MULT3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1704566248256 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1704566248256 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v " "Source file: /home/haka/Desktop/KyberV11/dut_quartus/MULT3.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1704566248269 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1704566248269 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1704566249741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566249742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:37:29 2024 " "Processing started: Sun Jan  7 01:37:29 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566249742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566249742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566249742 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566249999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "13 13 " "Parallel compilation is enabled and will use 13 of the 13 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1704566250093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Wrap_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file Wrap_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Wrap_tb " "Found entity 1: Wrap_tb" {  } { { "Wrap_tb.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMIN1.v 1 1 " "Found 1 design units, including 1 entities, in source file ROMIN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROMIN1 " "Found entity 1: ROMIN1" {  } { { "ROMIN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROMIN1.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROM.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/RAM.v" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NTT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file NTT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 NTT_GEN1 " "Found entity 1: NTT_GEN1" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/NTT_GEN1.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_xx2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_xx2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_xx2 " "Found entity 1: mux_xx2" {  } { { "mux_xx2.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/mux_xx2.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode.v 1 1 " "Found 1 design units, including 1 entities, in source file mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode " "Found entity 1: mode" {  } { { "mode.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/mode.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INTT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file INTT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTT_GEN1 " "Found entity 1: INTT_GEN1" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INTT_GEN1.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "INOUT_GEN1.v 1 1 " "Found 1 design units, including 1 entities, in source file INOUT_GEN1.v" { { "Info" "ISGN_ENTITY_NAME" "1 INOUT_GEN1 " "Found entity 1: INOUT_GEN1" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INOUT_GEN1.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GrayCell.v 1 1 " "Found 1 design units, including 1 entities, in source file GrayCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 GrayCell " "Found entity 1: GrayCell" {  } { { "GrayCell.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/GrayCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/control.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "butterfly.v 1 1 " "Found 1 design units, including 1 entities, in source file butterfly.v" { { "Info" "ISGN_ENTITY_NAME" "1 butterfly " "Found entity 1: butterfly" {  } { { "butterfly.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackCell.v 1 1 " "Found 1 design units, including 1 entities, in source file BlackCell.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackCell " "Found entity 1: BlackCell" {  } { { "BlackCell.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BlackCell.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodSUB.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodSUB.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodSUB " "Found entity 1: BKmodSUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodSUB.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256269 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUB " "Found entity 2: xor16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodSUB.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256269 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUB " "Found entity 3: pg16SUB" {  } { { "BKmodSUB.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodSUB.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BKmodADD.v 3 3 " "Found 3 design units, including 3 entities, in source file BKmodADD.v" { { "Info" "ISGN_ENTITY_NAME" "1 BKmodADD " "Found entity 1: BKmodADD" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256270 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor16SUM " "Found entity 2: xor16SUM" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256270 ""} { "Info" "ISGN_ENTITY_NAME" "3 pg16SUM " "Found entity 3: pg16SUM" {  } { { "BKmodADD.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrett.v 1 1 " "Found 1 design units, including 1 entities, in source file barrett.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrett " "Found entity 1: barrett" {  } { { "barrett.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/barrett.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Address_Gen.v 1 1 " "Found 1 design units, including 1 entities, in source file Address_Gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 Address_Gen " "Found entity 1: Address_Gen" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrap " "Found entity 1: wrap" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT3.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT3.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT3 " "Found entity 1: MULT3" {  } { { "MULT3.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MULT6.v 1 1 " "Found 1 design units, including 1 entities, in source file MULT6.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT6 " "Found entity 1: MULT6" {  } { { "MULT6.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/MULT6.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrap " "Elaborating entity \"wrap\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1704566256369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wrap.v(132) " "Verilog HDL assignment warning at wrap.v(132): truncated value with size 32 to match size of target (1)" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256371 "|wrap"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wrap.v(232) " "Verilog HDL assignment warning at wrap.v(232): truncated value with size 32 to match size of target (1)" {  } { { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256371 "|wrap"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INOUT_GEN1 INOUT_GEN1:iINOUT_GEN1 " "Elaborating entity \"INOUT_GEN1\" for hierarchy \"INOUT_GEN1:iINOUT_GEN1\"" {  } { { "wrap.v" "iINOUT_GEN1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256372 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.data_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256373 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.waddr_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256373 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INOUT_GEN1.v(29) " "Net \"mem_ROMWRAP.we_a\" at INOUT_GEN1.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "INOUT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INOUT_GEN1.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256373 "|wrap|INOUT_GEN1:iINOUT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTT_GEN1 INTT_GEN1:iINTT_GEN1 " "Elaborating entity \"INTT_GEN1\" for hierarchy \"INTT_GEN1:iINTT_GEN1\"" {  } { { "wrap.v" "iINTT_GEN1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256373 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.data_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256374 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.waddr_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256374 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 INTT_GEN1.v(51) " "Net \"mem_ROMWRAP.we_a\" at INTT_GEN1.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "INTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INTT_GEN1.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256374 "|wrap|INTT_GEN1:iINTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NTT_GEN1 NTT_GEN1:iNTT_GEN1 " "Elaborating entity \"NTT_GEN1\" for hierarchy \"NTT_GEN1:iNTT_GEN1\"" {  } { { "wrap.v" "iNTT_GEN1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256374 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.data_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.data_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256375 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.waddr_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.waddr_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256375 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROMWRAP.we_a 0 NTT_GEN1.v(30) " "Net \"mem_ROMWRAP.we_a\" at NTT_GEN1.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "NTT_GEN1.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/NTT_GEN1.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256375 "|wrap|NTT_GEN1:iNTT_GEN1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:iRAM2 " "Elaborating entity \"RAM\" for hierarchy \"RAM:iRAM2\"" {  } { { "wrap.v" "iRAM2" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode mode:imode1 " "Elaborating entity \"mode\" for hierarchy \"mode:imode1\"" {  } { { "wrap.v" "imode1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Address_Gen Address_Gen:iAddress_Gen " "Elaborating entity \"Address_Gen\" for hierarchy \"Address_Gen:iAddress_Gen\"" {  } { { "wrap.v" "iAddress_Gen" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256378 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(92) " "Verilog HDL assignment warning at Address_Gen.v(92): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(96) " "Verilog HDL assignment warning at Address_Gen.v(96): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Address_Gen.v(97) " "Verilog HDL assignment warning at Address_Gen.v(97): truncated value with size 32 to match size of target (10)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Address_Gen.v(106) " "Verilog HDL assignment warning at Address_Gen.v(106): truncated value with size 32 to match size of target (8)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Address_Gen.v(107) " "Verilog HDL assignment warning at Address_Gen.v(107): truncated value with size 32 to match size of target (9)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Address_Gen.v(116) " "Verilog HDL assignment warning at Address_Gen.v(116): truncated value with size 32 to match size of target (9)" {  } { { "Address_Gen.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/Address_Gen.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256379 "|wrap|Address_Gen:iAddress_Gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:icontrol " "Elaborating entity \"control\" for hierarchy \"control:icontrol\"" {  } { { "wrap.v" "icontrol" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control.v(74) " "Verilog HDL assignment warning at control.v(74): truncated value with size 32 to match size of target (1)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/control.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256382 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(90) " "Verilog HDL assignment warning at control.v(90): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/control.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256382 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(100) " "Verilog HDL assignment warning at control.v(100): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/control.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256382 "|wrap|control:icontrol"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 control.v(146) " "Verilog HDL assignment warning at control.v(146): truncated value with size 32 to match size of target (4)" {  } { { "control.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/control.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256382 "|wrap|control:icontrol"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:iROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:iROM\"" {  } { { "wrap.v" "iROM" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256382 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.data_a 0 ROM.v(28) " "Net \"mem_ROM.data_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256383 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.waddr_a 0 ROM.v(28) " "Net \"mem_ROM.waddr_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256383 "|wrap|ROM:iROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_ROM.we_a 0 ROM.v(28) " "Net \"mem_ROM.we_a\" at ROM.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "ROM.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROM.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1704566256383 "|wrap|ROM:iROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "butterfly butterfly:ibutterfly1 " "Elaborating entity \"butterfly\" for hierarchy \"butterfly:ibutterfly1\"" {  } { { "wrap.v" "ibutterfly1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT3 butterfly:ibutterfly1\|MULT3:iMULT31 " "Elaborating entity \"MULT3\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\"" {  } { { "butterfly.v" "iMULT31" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "lpm_mult_component" { Text "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\"" {  } { { "MULT3.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 5 " "Parameter \"lpm_pipeline\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 16 " "Parameter \"lpm_widtha\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 16 " "Parameter \"lpm_widthb\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256451 ""}  } { { "MULT3.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/MULT3.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704566256451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jis.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jis.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jis " "Found entity 1: mult_jis" {  } { { "db/mult_jis.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/mult_jis.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_jis butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_jis:auto_generated " "Elaborating entity \"mult_jis\" for hierarchy \"butterfly:ibutterfly1\|MULT3:iMULT31\|lpm_mult:lpm_mult_component\|mult_jis:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256492 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mont_reduce.v 1 1 " "Using design file mont_reduce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mont_reduce " "Found entity 1: mont_reduce" {  } { { "mont_reduce.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/mont_reduce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256505 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704566256505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mont_reduce butterfly:ibutterfly1\|mont_reduce:imont_reduce " "Elaborating entity \"mont_reduce\" for hierarchy \"butterfly:ibutterfly1\|mont_reduce:imont_reduce\"" {  } { { "butterfly.v" "imont_reduce" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256506 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 mont_reduce.v(19) " "Verilog HDL assignment warning at mont_reduce.v(19): truncated value with size 32 to match size of target (16)" {  } { { "mont_reduce.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/mont_reduce.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256506 "|wrap|butterfly:ibutterfly1|mont_reduce:imont_reduce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodADD butterfly:ibutterfly1\|BKmodADD:iBKmodADD " "Elaborating entity \"BKmodADD\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\"" {  } { { "butterfly.v" "iBKmodADD" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1 " "Elaborating entity \"pg16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|pg16SUM:ipg16SUM1\"" {  } { { "BKmodADD.v" "ipg16SUM1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GrayCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1 " "Elaborating entity \"GrayCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|GrayCell:blockr1c1\"" {  } { { "BKmodADD.v" "blockr1c1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackCell butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3 " "Elaborating entity \"BlackCell\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|BlackCell:blockr1c3\"" {  } { { "BKmodADD.v" "blockr1c3" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUM butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1 " "Elaborating entity \"xor16SUM\" for hierarchy \"butterfly:ibutterfly1\|BKmodADD:iBKmodADD\|xor16SUM:ixor16SUM_1\"" {  } { { "BKmodADD.v" "ixor16SUM_1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodADD.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256517 ""}
{ "Warning" "WSGN_SEARCH_FILE" "barret_reduce.v 1 1 " "Using design file barret_reduce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 barret_reduce " "Found entity 1: barret_reduce" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/barret_reduce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256520 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1704566256520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barret_reduce butterfly:ibutterfly1\|barret_reduce:ibarret_reduce " "Elaborating entity \"barret_reduce\" for hierarchy \"butterfly:ibutterfly1\|barret_reduce:ibarret_reduce\"" {  } { { "butterfly.v" "ibarret_reduce" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barret_reduce.v(8) " "Verilog HDL assignment warning at barret_reduce.v(8): truncated value with size 32 to match size of target (16)" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/barret_reduce.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256521 "|wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barret_reduce.v(23) " "Verilog HDL assignment warning at barret_reduce.v(23): truncated value with size 32 to match size of target (16)" {  } { { "barret_reduce.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/barret_reduce.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1704566256521 "|wrap|butterfly:ibutterfly1|barret_reduce:ibarret_reduce"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BKmodSUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB " "Elaborating entity \"BKmodSUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\"" {  } { { "butterfly.v" "iBKmodSUB" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1 " "Elaborating entity \"pg16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|pg16SUB:ipg16SUB1\"" {  } { { "BKmodSUB.v" "ipg16SUB1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodSUB.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xor16SUB butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1 " "Elaborating entity \"xor16SUB\" for hierarchy \"butterfly:ibutterfly1\|BKmodSUB:iBKmodSUB\|xor16SUB:ixor16SUB_1\"" {  } { { "BKmodSUB.v" "ixor16SUB_1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/BKmodSUB.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_xx2 butterfly:ibutterfly1\|mux_xx2:imux_xx21 " "Elaborating entity \"mux_xx2\" for hierarchy \"butterfly:ibutterfly1\|mux_xx2:imux_xx21\"" {  } { { "butterfly.v" "imux_xx21" { Text "/home/haka/Desktop/KyberV11/dut_quartus/butterfly.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:ififo1 " "Elaborating entity \"fifo\" for hierarchy \"fifo:ififo1\"" {  } { { "wrap.v" "ififo1" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo:ififo1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fifo:ififo1\|altsyncram:altsyncram_component\"" {  } { { "fifo.v" "altsyncram_component" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256566 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:ififo1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fifo:ififo1\|altsyncram:altsyncram_component\"" {  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:ififo1\|altsyncram:altsyncram_component " "Instantiated megafunction \"fifo:ififo1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 0 " "Parameter \"numwords_a\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566256568 ""}  } { { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704566256568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r512.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r512.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r512 " "Found entity 1: altsyncram_r512" {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566256617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566256617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r512 fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated " "Elaborating entity \"altsyncram_r512\" for hierarchy \"fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566256617 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ROM:iROM\|mem_ROM " "RAM logic \"ROM:iROM\|mem_ROM\" is uninferred due to inappropriate RAM size" {  } { { "ROM.v" "mem_ROM" { Text "/home/haka/Desktop/KyberV11/dut_quartus/ROM.v" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1704566257329 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP " "RAM logic \"INOUT_GEN1:iINOUT_GEN1\|mem_ROMWRAP\" is uninferred due to inappropriate RAM size" {  } { { "INOUT_GEN1.v" "mem_ROMWRAP" { Text "/home/haka/Desktop/KyberV11/dut_quartus/INOUT_GEN1.v" 29 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1704566257329 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1704566257329 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:iRAM1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:iRAM1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM:iRAM2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM:iRAM2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_A set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter READ_DURING_WRITE_MODE_PORT_B set to NEW_DATA_NO_NBE_READ" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"NTT_GEN1:iNTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"INTT_GEN1:iINTT_GEN1\|mem_ROMWRAP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 896 " "Parameter NUMWORDS_A set to 896" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif " "Parameter INIT_FILE set to db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1704566257781 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1704566257781 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1704566257781 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"RAM:iRAM1\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566257815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:iRAM1\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"RAM:iRAM1\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_B NEW_DATA_NO_NBE_READ " "Parameter \"READ_DURING_WRITE_MODE_PORT_B\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257815 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704566257815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8f2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8f2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8f2 " "Found entity 1: altsyncram_q8f2" {  } { { "db/altsyncram_q8f2.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_q8f2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566257863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566257863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566257876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_NTT_GEN1_acf138fa.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257876 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704566257876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u2d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u2d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u2d1 " "Found entity 1: altsyncram_u2d1" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_u2d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566257923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566257923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Elaborated megafunction instantiation \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566257931 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0 " "Instantiated megafunction \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 896 " "Parameter \"NUMWORDS_A\" = \"896\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif " "Parameter \"INIT_FILE\" = \"db/wrap.ram0_INTT_GEN1_e2b12c36.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1704566257931 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1704566257931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_23d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_23d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_23d1 " "Found entity 1: altsyncram_23d1" {  } { { "db/altsyncram_23d1.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_23d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1704566257978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566257978 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_23d1:auto_generated\|ram_block1a7 " "Synthesized away node \"INTT_GEN1:iINTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_23d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_23d1.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_23d1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704566258096 "|wrap|INTT_GEN1:iINTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_23d1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_u2d1:auto_generated\|ram_block1a7 " "Synthesized away node \"NTT_GEN1:iNTT_GEN1\|altsyncram:mem_ROMWRAP_rtl_0\|altsyncram_u2d1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_u2d1.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_u2d1.tdf" 182 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 107 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1704566258096 "|wrap|NTT_GEN1:iNTT_GEN1|altsyncram:mem_ROMWRAP_rtl_0|altsyncram_u2d1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1704566258096 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1704566258096 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1704566258245 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1704566258965 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1704566260226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1704566260607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1704566260607 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260825 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260826 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260827 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260828 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Analysis & Synthesis" 0 -1 1704566260829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1158 " "Implemented 1158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1704566260907 ""} { "Info" "ICUT_CUT_TM_OPINS" "121 " "Implemented 121 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1704566260907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "866 " "Implemented 866 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1704566260907 ""} { "Info" "ICUT_CUT_TM_RAMS" "110 " "Implemented 110 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1704566260907 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1704566260907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1704566260907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566260924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:37:40 2024 " "Processing ended: Sun Jan  7 01:37:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566260924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566260924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566260924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1704566260924 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1704566263170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566263171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:37:42 2024 " "Processing started: Sun Jan  7 01:37:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566263171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1704566263171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1704566263171 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1704566263223 ""}
{ "Info" "0" "" "Project  = wrap" {  } {  } 0 0 "Project  = wrap" 0 0 "Fitter" 0 0 1704566263224 ""}
{ "Info" "0" "" "Revision = wrap" {  } {  } 0 0 "Revision = wrap" 0 0 "Fitter" 0 0 1704566263224 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1704566263454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "13 13 " "Parallel compilation is enabled and will use 13 of the 13 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1704566263461 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrap 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"wrap\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1704566263479 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704566263545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1704566263545 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a0 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264186 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a1 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264186 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a2 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a3 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a4 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a5 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a6 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a7 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264187 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a8 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a9 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a10 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a11 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a12 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a13 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a14 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264188 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a15 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a16 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a17 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a18 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a19 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a20 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264189 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a21 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a22 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a23 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a24 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a25 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a26 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264190 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a27 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264191 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a28 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264191 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a29 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264191 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a30 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264191 ""}
{ "Critical Warning" "WCUT_CUT_RAM_MIXED_PORT_RDW_OLD_ILLEGAL" "fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 mixed_port_feed_through_mode old " " \"mixed_port_feed_through_mode\" parameter of RAM atom fifo:ififo1\|altsyncram:altsyncram_component\|altsyncram_r512:auto_generated\|ram_block1a31 cannot have value \"old\" when different read and write clocks are used." {  } { { "db/altsyncram_r512.tdf" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/db/altsyncram_r512.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "fifo.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/fifo.v" 197 0 0 } } { "wrap.v" "" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap.v" 250 0 0 } }  } 1 15003 " \"%2!s!\" parameter of RAM atom %1!s! cannot have value \"%3!s!\" when different read and write clocks are used." 0 0 "Fitter" 0 -1 1704566264191 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1704566264200 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1704566264376 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1704566264424 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "177 177 " "No exact pin location assignment(s) for 177 pins of 177 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1704566264697 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1704566279285 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 480 global CLKCTRL_G10 " "clk~inputCLKENA0 with 480 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704566280129 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rd_clk~inputCLKENA0 114 global CLKCTRL_G8 " "rd_clk~inputCLKENA0 with 114 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1704566280129 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1704566280129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566280130 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704566280155 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704566280158 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1704566280164 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704566280168 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1704566281719 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1704566281719 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1704566281744 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1704566281744 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1704566281745 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1704566281745 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566281745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566281745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566281745 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       rd_clk " "   1.000       rd_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1704566281745 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1704566281745 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704566281784 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704566281786 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704566281960 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Block RAM " "Packed 32 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704566281962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "114 DSP block " "Packed 114 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1704566281962 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "22 " "Created 22 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1704566281962 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704566281962 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1704566282031 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566282571 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566282789 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566282793 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 1 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 1 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566283456 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566283457 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566283685 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1704566283688 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1704566283787 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1704566284758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1704566284914 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1704566284922 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1704566284922 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1704566284925 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1704566285117 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1704566285120 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1704566285120 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566285281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1704566291150 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1704566291922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566297462 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1704566303464 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1704566333526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566333526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1704566335862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X22_Y0 X32_Y10 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10" {  } { { "loc" "" { Generic "/home/haka/Desktop/KyberV11/dut_quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X22_Y0 to location X32_Y10"} { { 12 { 0 ""} 22 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1704566343648 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1704566343648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566348869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.80 " "Total time spent on timing analysis during the Fitter is 2.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1704566351947 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704566352065 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704566353201 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1704566353202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1704566354261 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1704566359282 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 35 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2536 " "Peak virtual memory: 2536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566360838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:39:20 2024 " "Processing ended: Sun Jan  7 01:39:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566360838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:38 " "Elapsed time: 00:01:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566360838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:13 " "Total CPU time (on all processors): 00:05:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566360838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1704566360838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1704566363366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566363366 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:39:22 2024 " "Processing started: Sun Jan  7 01:39:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566363366 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1704566363366 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1704566363366 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1704566371033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "542 " "Peak virtual memory: 542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566371467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:39:31 2024 " "Processing ended: Sun Jan  7 01:39:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566371467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566371467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566371467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1704566371467 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1704566372229 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1704566373467 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566373468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:39:32 2024 " "Processing started: Sun Jan  7 01:39:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566373468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1704566373468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrap -c wrap " "Command: quartus_sta wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1704566373468 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1704566373531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "13 13 " "Parallel compilation is enabled and will use 13 of the 13 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1704566374171 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566374236 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566374236 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrap.sdc " "Synopsys Design Constraints File file not found: 'wrap.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1704566375159 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566375160 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704566375165 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rd_clk rd_clk " "create_clock -period 1.000 -name rd_clk rd_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1704566375165 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704566375165 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1704566375172 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704566375173 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1704566375174 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704566375186 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704566375251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704566375251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.440 " "Worst-case setup slack is -19.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.440           -1693.074 clk  " "  -19.440           -1693.074 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.387            -134.301 rd_clk  " "   -2.387            -134.301 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566375252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.295 " "Worst-case hold slack is 0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.295               0.000 clk  " "    0.295               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.334               0.000 rd_clk  " "    0.334               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566375257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566375258 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566375259 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1139.852 clk  " "   -2.636           -1139.852 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -208.765 rd_clk  " "   -2.174            -208.765 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566375260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566375260 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704566375284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704566375346 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704566377388 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704566377541 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704566377555 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704566377555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.637 " "Worst-case setup slack is -19.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.637           -1665.066 clk  " "  -19.637           -1665.066 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377555 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.266            -133.395 rd_clk  " "   -2.266            -133.395 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377555 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566377555 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 rd_clk  " "    0.316               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566377560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566377561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566377562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636           -1152.591 clk  " "   -2.636           -1152.591 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -212.006 rd_clk  " "   -2.174            -212.006 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566377563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566377563 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1704566377586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1704566377826 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1704566379701 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704566379860 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704566379866 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704566379866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.263 " "Worst-case setup slack is -10.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.263            -859.512 clk  " "  -10.263            -859.512 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.060             -39.332 rd_clk  " "   -1.060             -39.332 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566379867 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.159 " "Worst-case hold slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 clk  " "    0.159               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 rd_clk  " "    0.183               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566379872 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566379873 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566379874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -945.871 clk  " "   -2.636            -945.871 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -183.507 rd_clk  " "   -2.174            -183.507 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566379875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566379875 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1704566379898 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1704566380230 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1704566380236 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1704566380236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.615 " "Worst-case setup slack is -9.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.615            -764.683 clk  " "   -9.615            -764.683 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.867             -30.566 rd_clk  " "   -0.867             -30.566 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566380236 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 clk  " "    0.106               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.125               0.000 rd_clk  " "    0.125               0.000 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566380241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566380242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1704566380243 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636            -946.498 clk  " "   -2.636            -946.498 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174            -183.536 rd_clk  " "   -2.174            -183.536 rd_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1704566380245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1704566380245 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704566383216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1704566383219 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566383316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:39:43 2024 " "Processing ended: Sun Jan  7 01:39:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566383316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566383316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566383316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1704566383316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1704566385668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566385668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:39:45 2024 " "Processing started: Sun Jan  7 01:39:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566385668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704566385668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wrap -c wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1704566385668 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wrap.vo /home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/ simulation " "Generated file wrap.vo in folder \"/home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1704566386830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566386890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:39:46 2024 " "Processing ended: Sun Jan  7 01:39:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566386890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566386890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566386890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1704566386890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1704566388269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1704566388269 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  7 01:39:48 2024 " "Processing started: Sun Jan  7 01:39:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1704566388269 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1704566388269 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap " "Command: quartus_sh -t /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui wrap wrap" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1704566388269 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui wrap wrap " "Quartus(args): --block_on_gui wrap wrap" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1704566388269 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1704566388318 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with Questa Intel FPGA software" {  } {  } 0 0 "Info: Starting NativeLink simulation with Questa Intel FPGA software" 0 0 "Shell" 0 0 1704566388412 ""}
{ "Warning" "0" "" "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak7" {  } {  } 0 0 "Warning: File wrap_run_msim_gate_verilog.do already exists - backing up current file as wrap_run_msim_gate_verilog.do.bak7" 0 0 "Shell" 0 0 1704566388502 ""}
{ "Info" "0" "" "Info: Generated Questa Intel FPGA script file /home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" {  } { { "/home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" "0" { Text "/home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated Questa Intel FPGA script file /home/haka/Desktop/KyberV11/dut_quartus/simulation/questa/wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1704566388506 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1704566743871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Questa Intel Starter FPGA Edition-64" 0 0 "Shell" 0 0 1704566743871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Version 2021.2 linux_x86_64 Apr 14 2021" 0 0 "Shell" 0 0 1704566743871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704566743871 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation" {  } {  } 0 0 "Questa Intel FPGA Info: # //  Copyright 1991-2021 Mentor Graphics Corporation" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  All Rights Reserved." {  } {  } 0 0 "Questa Intel FPGA Info: # //  All Rights Reserved." 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" {  } {  } 0 0 "Questa Intel FPGA Info: # //  QuestaSim and its associated documentation contain trade" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" {  } {  } 0 0 "Questa Intel FPGA Info: # //  secrets and commercial or financial information that are the property of" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," {  } {  } 0 0 "Questa Intel FPGA Info: # //  Mentor Graphics Corporation and are privileged, confidential," 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  and exempt from disclosure under the Freedom of Information Act," 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" {  } {  } 0 0 "Questa Intel FPGA Info: # //  5 U.S.C. Section 552. Furthermore, this information" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," {  } {  } 0 0 "Questa Intel FPGA Info: # //  is prohibited from disclosure under the Trade Secrets Act," 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." {  } {  } 0 0 "Questa Intel FPGA Info: # //  18 U.S.C. Section 1905." 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # //" {  } {  } 0 0 "Questa Intel FPGA Info: # //" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do" {  } {  } 0 0 "Questa Intel FPGA Info: # do wrap_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "Questa Intel FPGA Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "Questa Intel FPGA Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # \}" {  } {  } 0 0 "Questa Intel FPGA Info: # \}" 0 0 "Shell" 0 0 1704566743872 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is haka@vmd20." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vdel-134) Unable to remove locked optimized design \"_opt\".  Locker is haka@vmd20." 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlib gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vlib gate_work" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vlib-34) Library already exists at \"gate_work\"." 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 1" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work" {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vmap work gate_work " {  } {  } 0 0 "Questa Intel FPGA Info: # vmap work gate_work " 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Copying /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Modifying modelsim.ini" {  } {  } 0 0 "Questa Intel FPGA Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+. \{wrap.vo\}" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" wrap.vo " 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module wrap" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module wrap" 0 0 "Shell" 0 0 1704566743873 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     wrap" {  } {  } 0 0 "Questa Intel FPGA Info: #     wrap" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 01:39:53 on Jan 07,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 01:39:53 on Jan 07,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV11/dut_quartus \{/home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v\}" {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -vlog01compat -work work +incdir+/home/haka/Desktop/KyberV11/dut_quartus \{/home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v\}" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" {  } {  } 0 0 "Questa Intel FPGA Info: # Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/haka/Desktop/KyberV11/dut_quartus\" /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v " {  } {  } 0 0 "Questa Intel FPGA Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+/home/haka/Desktop/KyberV11/dut_quartus\" /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v " 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # -- Compiling module Wrap_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # -- Compiling module Wrap_tb" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Top level modules:" {  } {  } 0 0 "Questa Intel FPGA Info: # Top level modules:" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #     Wrap_tb" {  } {  } 0 0 "Questa Intel FPGA Info: #     Wrap_tb" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 01:39:53 on Jan 07,2024, Elapsed time: 0:00:00" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 01:39:53 on Jan 07,2024, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1704566743874 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Wrap_tb" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " {  } {  } 0 0 "Questa Intel FPGA Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Wrap_tb " 0 0 "Shell" 0 0 1704566743875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" {  } {  } 0 0 "Questa Intel FPGA Info: # Start time: 01:39:53 on Jan 07,2024" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-3812) Design is being optimized..." 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743875 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: \$MODEL_TECH/../intel/verilog/src/mentor/cyclonev_atoms_ncrypt.v(38): (vopt-2241) Connection width does not match width of port '<protected>'.<protected>" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10." {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=10." 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.Wrap_tb(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.Wrap_tb(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading work.wrap(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading work.wrap(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_obuf(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_clkena(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_clkena(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_io_ibuf(fast__1)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_lcell_comb(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_ver.dffeas(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_ver.dffeas(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading sv_std.std" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.altera_lnsim_functions(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.altera_lnsim_functions(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast)" 0 0 "Shell" 0 0 1704566743876 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__1)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__1)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__1)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__1)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__2)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__2)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__2)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__2)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__2)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__2)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__3)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__3)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__3)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__3)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__3)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__3)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__4)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__4)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__4)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__4)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__4)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__4)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__2)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__2)" 0 0 "Shell" 0 0 1704566743877 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__3)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_register(fast__3)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_pulse_generator(fast__1)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__5)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__5)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__5)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__5)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__5)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__5)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__1)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__1)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__2)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__2)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__6)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__6)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__6)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__6)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__3)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__3)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__4)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_mac(fast__4)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__7)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__7)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__7)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__7)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__6)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.common_28nm_ram_block(fast__6)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__8)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading cyclonev_ver.cyclonev_ram_block(fast__8)" 0 0 "Shell" 0 0 1704566743878 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__8)" {  } {  } 0 0 "Questa Intel FPGA Info: # Loading altera_lnsim_ver.generic_m10k(fast__8)" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|iMULT31\|lpm_mult_component\|auto_generated\|Mult0~mac  File: wrap.vo Line: 15751" 0 0 "Shell" 0 0 1704566743879 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743879 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743880 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743880 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743881 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1704566743881 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult0~mult_llmac  File: wrap.vo Line: 16175" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743882 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1704566743882 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'sub')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'sub')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|imont_reduce\|Mult1~mac  File: wrap.vo Line: 16881" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743883 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743883 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1704566743884 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743884 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'bx')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'bx')." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult0~mac  File: wrap.vo Line: 20852" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743885 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'ax')." 0 0 "Shell" 0 0 1704566743885 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: /opt/intelFPGA/22.1std/questa_fse/linux_x86_64/../intel/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Warning" "0" "" "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'sub')." {  } {  } 0 0 "Questa Intel FPGA Warning: # ** Warning: (vsim-3016) Port type is incompatible with connection (port 'sub')." 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 0 ps  Iteration: 0  Instance: /Wrap_tb/dut/\\ibutterfly1\|ibarret_reduce\|Mult1~mac  File: wrap.vo Line: 20935" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # " {  } {  } 0 0 "Questa Intel FPGA Info: # " 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # add wave *" {  } {  } 0 0 "Questa Intel FPGA Info: # add wave *" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view structure" {  } {  } 0 0 "Questa Intel FPGA Info: # view structure" 0 0 "Shell" 0 0 1704566743886 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # view signals" {  } {  } 0 0 "Questa Intel FPGA Info: # view signals" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "Questa Intel FPGA Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # run -all" {  } {  } 0 0 "Questa Intel FPGA Info: # run -all" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # ** Note: \$finish    : /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v(834)" {  } {  } 0 0 "Questa Intel FPGA Info: # ** Note: \$finish    : /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v(834)" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: #    Time: 205085 ns  Iteration: 7  Instance: /Wrap_tb" {  } {  } 0 0 "Questa Intel FPGA Info: #    Time: 205085 ns  Iteration: 7  Instance: /Wrap_tb" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # 1" {  } {  } 0 0 "Questa Intel FPGA Info: # 1" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Break in Module Wrap_tb at /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v line 834" {  } {  } 0 0 "Questa Intel FPGA Info: # Break in Module Wrap_tb at /home/haka/Desktop/KyberV11/dut_quartus/Wrap_tb.v line 834" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # End time: 01:45:43 on Jan 07,2024, Elapsed time: 0:05:50" {  } {  } 0 0 "Questa Intel FPGA Info: # End time: 01:45:43 on Jan 07,2024, Elapsed time: 0:05:50" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Questa Intel FPGA Info: # Errors: 0, Warnings: 65" {  } {  } 0 0 "Questa Intel FPGA Info: # Errors: 0, Warnings: 65" 0 0 "Shell" 0 0 1704566743887 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1704566743988 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/haka/Desktop/KyberV11/dut_quartus/wrap_nativelink_simulation.rpt" {  } { { "/home/haka/Desktop/KyberV11/dut_quartus/wrap_nativelink_simulation.rpt" "0" { Text "/home/haka/Desktop/KyberV11/dut_quartus/wrap_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/haka/Desktop/KyberV11/dut_quartus/wrap_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1704566743988 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /opt/intelFPGA/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1704566743988 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 68 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1704566743989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  7 01:45:43 2024 " "Processing ended: Sun Jan  7 01:45:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1704566743989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:55 " "Elapsed time: 00:05:55" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1704566743989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1704566743989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1704566743989 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Shell" 0 -1 1704566744644 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 173 s " "Quartus Prime Full Compilation was successful. 0 errors, 173 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1704566744644 ""}
