# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab6_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab6.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:22:26 on Nov 29,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab6.vo 
# -- Compiling module lab6
# -- Compiling module hard_block
# 
# Top level modules:
# 	lab6
# End time: 14:22:26 on Nov 29,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
