library IEEE; 
USE IEEE.STD_LOGIC_1164.all; 
USE IEEE.std_logic_arith.all;
USE IEEE.std_logic_unsigned.all;
USE IEEE.numeric_std.all;

entity thermo is 

port(CLK 		: in std_ulogic;
     RESET		: in std_ulogic;
     Current_temp       : in std_ulogic_vector(6 downto 0); 
     Desired_temp	: in std_ulogic_vector(6 downto 0); 
     Display_sel        : in std_ulogic; 
     COOL		: in std_ulogic;
     HEAT               : in std_ulogic; 
     Furnace_hot	: in std_ulogic; 
     AC_ready		: in std_logic;
     Temp_display	: out std_ulogic_vector(6 downto 0);
     AC_on		: out std_ulogic;
     Furnace_on		: out std_ulogic; 
     FAN_on             : out std_ulogic); 
end thermo;

architecture RTL of thermo is 
signal Current_temp_reg :  std_ulogic_vector(6 downto 0);
signal Desired_temp_reg :  std_ulogic_vector(6 downto 0);
signal Display_sel_reg  :  std_ulogic;
signal COOL_reg         :  std_ulogic;
signal HEAT_reg         :  std_ulogic;
signal Furnace_hot_reg  :  std_ulogic;
signal AC_ready_reg     :  std_ulogic;

type IO_FSM_STATE is(IDLE, HEATON, FURNACE_NOW_HOT, FURNACE_COOL,COOLON, AC_NOW_READY, AC_DONE);
                                             
signal CURRENT_STATE, NEXT_STATE : IO_FSM_STATE; 
signal COUNT                     : integer range 0 to 20;
begin

process(CLK,RESET)
begin
if RESET = '1' then 
CURRENT_STATE <= IDLE; 
elsif CLK'event and CLK = '1' then
CURRENT_STATE <= NEXT_STATE; 
end if; 
end process; 

process(CLK) begin
if CLK'event and CLK = '1' then
Current_temp_reg <= Current_temp;
Desired_temp_reg <= Desired_temp; 
Display_sel_reg <= Display_sel; 
COOL_reg <= COOL; 
HEAT_reg <= HEAT; 
Furnace_hot_reg <= Furnace_hot; 
AC_ready_reg <= AC_ready;
end if; 
end process; 

process(CLK)
begin 
if CLK'event and CLK = '1' then
    if Display_sel_reg = '1' then 
        Temp_display <= Current_temp; 
    else 
        Temp_display <= Desired_temp;
    end if;
end if;
end process;

process(CURRENT_STATE,Current_temp_reg, Desired_temp_reg,HEAT_reg,COOL_reg,Furnace_hot_reg,AC_ready_reg,COUNT)
begin 
case CURRENT_STATE is 
when IDLE => 
if(Current_temp_reg< Desired_temp_reg  and HEAT_reg = '1' and COOL_reg = '0') then 
NEXT_STATE <= HEATON; 
elsif(Current_temp_reg> Desired_temp_reg and HEAT_reg ='0' and COOL_reg = '1') then 
NEXT_STATE <= COOLON; 
else
NEXT_STATE <= IDLE;
end if; 

when HEATON => 
if(Furnace_hot_reg = '1') then 
NEXT_STATE <= FURNACE_NOW_HOT; 
else
NEXT_STATE <= HEATON;
end if; 

when FURNACE_NOW_HOT => 
if (not(Current_temp_reg < Desired_temp_reg  and HEAT_reg = '1' and COOL_reg = '0')) then 
NEXT_STATE <= FURNACE_COOL; 
else 
NEXT_STATE <= FURNACE_NOW_HOT; 
end if; 

when FURNACE_COOL => 
if (not Furnace_hot_reg = '0' and COUNT = 0) then 
NEXT_STATE <= IDLE; 
else 
NEXT_STATE <= FURNACE_COOL; 
end if;  


when COOLON => 
if(AC_ready_reg = '1') then 
NEXT_STATE <= AC_NOW_READY; 
else 
NEXT_STATE <= COOLON; 
end if; 

when AC_NOW_READY => 
if(not(Current_temp_reg> Desired_temp_reg and HEAT_reg ='0' and COOL_reg = '1')) then 
NEXT_STATE <= AC_DONE; 
else 
NEXT_STATE <= AC_NOW_READY; 
end if; 

when AC_DONE => 
if( not AC_ready_reg = '0' and COUNT = 0) then 
NEXT_STATE <= IDLE; 
else 
NEXT_STATE <= AC_DONE; 
end if;

when others => 
NEXT_STATE <= IDLE;  
end case;
end process;


--CURRENT_STATE 
--NEXT_STATE
--HEATON, FURNACE_NOW_HOT, FURNACE_COOL, COOLON, AC_NOW_READY, AC_DONE

process(CLK)
begin
if(CLK'event and CLK = '1') then 
    if NEXT_STATE = HEATON  then --FURNACE_NOW_HOT
    Furnace_on <= '1'; 
    AC_on <= '0';
    FAN_on <= '0'; 
    end if;
     
    if NEXT_STATE = COOLON then -- COOLON -- AC_NOW_READY
    Furnace_on <= '0'; 
    AC_on <= '1';
    FAN_on <= '0';
    end if; 
    
    if  NEXT_STATE = FURNACE_NOW_HOT then 
    Furnace_on <= '1'; 
    AC_on <= '0';
    FAN_on <= '1';
    COUNT <= 10; 
    end if; 
    
    if  NEXT_STATE = AC_NOW_READY then 
    Furnace_on <= '0'; 
    AC_on <= '1';
    FAN_on <= '1';
    COUNT <= 20; 
    end if;
    
    if  NEXT_STATE = FURNACE_COOL then 
    Furnace_on <= '0'; 
    AC_on <= '0';
    FAN_on <= '1';
    COUNT <= COUNT - 1; 
    end if;   
    
    if  NEXT_STATE = AC_DONE then 
    Furnace_on <= '0'; 
    AC_on <= '0';
    FAN_on <= '1';
    COUNT <= COUNT - 1; 
    end if; 
else 
    Furnace_on <= '0'; 
    AC_on <= '0';
    FAN_on <= '0'; 
end if; 
end process;
end RTL;


-- Test bench 

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE IEEE.numeric_std.all;

entity T_thermo is

end T_thermo;



architecture test of T_thermo is



component thermo

port (CLK         : in std_ulogic;
      
      RESET       : in std_ulogic; 
      
      Current_temp : in std_ulogic_vector(6 downto 0);

      Desired_temp : in std_ulogic_vector(6 downto 0);

      Display_sel  : in std_ulogic;
      
      COOL         : in std_ulogic;

      HEAT         : in std_ulogic;
      
      Furnace_hot  : in std_ulogic;
      
      AC_ready		: in std_logic;
      
      Temp_display	: out std_ulogic_vector(6 downto 0);
     
      AC_on        : out std_ulogic;

      Furnace_on	   : out std_ulogic;

      FAN_on           : out std_ulogic);

end component;

signal CLK, RESET: std_ulogic :='0';      

signal Current_temp, Desired_temp : std_ulogic_vector(6 downto 0);

signal Display_sel,COOL,HEAT,Furnace_hot,AC_ready : std_ulogic;

signal Temp_display : std_ulogic_vector(6 downto 0);

signal AC_on,Furnace_on,FAN_on   : std_ulogic;

begin

CLK <= not CLK after 50 ns; 
RESET <= '1', '0' after 100 ns;

UUT: thermo port map ( CLK => CLK,
            
                       RESET => RESET,

             Current_temp => Current_temp,

             Desired_temp => Desired_temp,

             Display_sel => display_sel,

             COOL => COOL,

             HEAT => HEAT,
             
             Furnace_hot => Furnace_hot, 
             
             AC_ready => AC_ready,
             
             Temp_display => Temp_display,
             
             AC_on =>  AC_on,

             Furnace_on => Furnace_on,
             
             FAN_on=> FAN_on );

                 
process -- no sensitivity list
begin
report "Starting the Thermo Simulation"; 
Current_temp <= "0101010"; --"0101010"
Desired_temp <= "1101110"; -- 1101110
COOL <= '0'; 
HEAT <= '0'; 
Furnace_hot <= '0'; 
AC_ready <= '0'; 
Display_sel <= '0'; 
wait for 200 ns;
assert Temp_display = Desired_temp report "Temp display is not equal to desired temp" severity error;  
Display_sel <= '1'; 
wait for 200 ns;
assert Temp_display = Current_temp report "Temp display is not equal to Current temp" severity error;
HEAT <= '1'; 
wait until Furnace_on = '1';
assert NEXT_STATE = HEATON report "Next state is not Heat on" severity error; 
Furnace_hot <= '1';
wait until FAN_on = '1';
assert NEXT_STATE = FURNACE_NOW_HOT report "Furnace is not hot as next state" severity error;
HEAT <= '0';
wait until Furnace_on = '0';
Furnace_hot <= '0';
HEAT <= '0';
wait for 200 ns;
Current_temp <= "1111111";
Desired_temp <= "0010010"; 
wait for 200 ns; 
COOL <= '1';  
wait until AC_on <= '1';
AC_ready <= '1';
wait until FAN_on = '1';
COOL <= '0'; 
AC_ready <= '0';
wait for 200 ns;
wait; 
end process; 
end test;

-- Test Bench 

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- synopsys extension packages for artihmatic operations: legacy packages
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;
 
entity t_temp_ctl is
	--  Port ( );
end t_temp_ctl;
 
architecture test of t_temp_ctl is
 
	component temp_ctl
		port ( current_temp     : in std_logic_vector(6 downto 0);
			 desired_temp       : in std_logic_vector(6 downto 0);
			 display_select     : in std_logic;
			 cool, heat         : in std_logic;
			 clk, reset         : in std_logic;
			 furnace_hot        : in std_logic;
			 ac_ready           : in std_logic;
			 ac_on, furnace_on  : out std_logic;
			 temp_display       : out std_logic_vector(6 downto 0);
			 fan_on             : out std_logic);
	end component;
 
	signal current_temp         : std_logic_vector(6 downto 0);
	signal desired_temp         : std_logic_vector(6 downto 0);
	signal display_select       : std_logic;
	signal cool, heat           : std_logic;
	signal clk                  : std_logic := '1';   -- initial state of clk signal
	signal reset                : std_logic;
	signal ac_ready             : std_logic;
	signal furnace_hot          : std_logic;
 
	signal ac_on, furnace_on    : std_logic;
	signal temp_display         : std_logic_vector(6 downto 0);
	signal fan_on : std_logic;
	
	constant PERIOD     : time := 20ns;
	
begin
 
	clk <= not clk after PERIOD/2;     -- clk is generated with 1 to 0
 
 
	UUT : temp_ctl port map (current_temp => current_temp,
				 desired_temp => desired_temp,
				 display_select => display_select,
				 cool => cool,
				 heat => heat,
				 ac_on => ac_on,
				 furnace_on => furnace_on,
				 clk => clk,
				 reset => reset,
				 ac_ready => ac_ready,
				 furnace_hot => furnace_hot,
				 temp_display => temp_display,
				 fan_on => fan_on);
 
	process
	begin
		reset <= '0';
		current_temp <= "0000000";
		desired_temp <= "0011001";  -- 25 degree
 
		-- check display_select signal
		wait for 5*PERIOD;
		display_select <= '0';  -- desired temp is shown
		wait for 5*PERIOD;
		
		assert temp_display = desired_temp report "Desired temp should be displayed." severity error;
		
		display_select <= '1';  -- current temp is shown
		wait for 5*PERIOD;
 
 		assert temp_display = current_temp report "Current temp should be displayed." severity error;

		-- check furnace_on signal
		heat <= '0';
		wait for 5*PERIOD;
		
		assert furnace_on = '0' report "Furnace-on signal level should be 0." severity error;

		-- heat on state 
		heat <= '1';    
		wait for 5*PERIOD;
		
		assert furnace_on = '1' report "Furnace-on signal level should be 1, @furnace now hot state.." severity error;		
 
		-- check furnace_hot signal: furnace_hot state
		furnace_hot <= '1';
		wait for 5*PERIOD; 

		assert fan_on = '1' report "Fan-on signal level should be 1." severity error;		
		
		-- countdown set and wait for heat off
		heat <= '0';
		-- furnace cool state
		furnace_hot <= '0';       
		-- countdown started, going back to idle state 
		wait for 5*PERIOD; 
		 
 		assert furnace_on = '0' and fan_on = '1' report "Furnace-on signal level should be 0, @furnace cool state." severity error;
		
		wait for 7*PERIOD;	-- going back to idle state when countdown is 0
		
		-- check ac_on signal
		current_temp <= "0101000";  -- 40 degree
		cool <= '0';
		wait for 5*PERIOD;
		cool <= '1';
		-- cool on state
		wait for 5*PERIOD;
		
 		assert ac_on = '1' report "AC-on signal level should be 1, @cool on state" severity error;		

		-- check ac_ready signal : ac now ready state
		ac_ready <= '1';
		wait for 5*PERIOD;

		assert fan_on = '1' report "Fan-on signal level should be 1." severity error;			
		
		-- countdown set and wait for cool off
		cool <= '0';
		-- ac done state
		ac_ready <= '0';
		-- countdown started, going back to idle state 
		wait for 10*PERIOD;

 		assert ac_on = '0' and fan_on = '1' report "AC-on signal level should be 0, @ac done state." severity error;

		wait for 20*PERIOD;
		
 		assert ac_on = '0' and fan_on = '0' report "AC-on signal level should be 0, @idle state." severity error;
		
		-- check reset signal
		-- cool on state 
		cool <= '1';    
		wait for 2*PERIOD;
		-- check ac_ready signal : ac now ready state
		ac_ready <= '1';
		wait for 2*PERIOD;
		reset <= '1';
		wait for 2*PERIOD;
 		
  		assert furnace_on = '0' and ac_on = '0' and fan_on = '0' report "It should be in idle state." severity error;
		
		wait;
 		
	end process;
end test;
