<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MTB CAT1 Peripheral driver library: cy_stc_i3c_config_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_style.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="http://www.cypress.com/"><img alt="Logo" src="IFXCYP_one-line.png"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MTB CAT1 Peripheral driver library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structcy__stc__i3c__config__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">cy_stc_i3c_config_t Struct Reference<div class="ingroups"><a class="el" href="group__group__cy__i3c.html">I3C          (I3C)</a> &raquo; <a class="el" href="group__group__i3c__data__structures.html">Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<div class="textblock"><p>I3C bus configuration structure. </p>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a9cbc763cbe50ad84095c8295b1ac46dc"><td class="memItemLeft" align="right" valign="top"><a id="a9cbc763cbe50ad84095c8295b1ac46dc"></a>
<a class="el" href="group__group__i3c__enums.html#ga47ea2f82804359412b9baee7b88a82ae">cy_en_i3c_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a9cbc763cbe50ad84095c8295b1ac46dc">i3cMode</a></td></tr>
<tr class="memdesc:a9cbc763cbe50ad84095c8295b1ac46dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the mode of I3C controller operation. <br /></td></tr>
<tr class="separator:a9cbc763cbe50ad84095c8295b1ac46dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3d633742a0748a145c4e9fb30d9a10"><td class="memItemLeft" align="right" valign="top"><a id="a1a3d633742a0748a145c4e9fb30d9a10"></a>
<a class="el" href="group__group__i3c__enums.html#gad6dd085bdea432d61e49d6531b66c13c">cy_en_i3c_bus_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a1a3d633742a0748a145c4e9fb30d9a10">i3cBusMode</a></td></tr>
<tr class="memdesc:a1a3d633742a0748a145c4e9fb30d9a10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the mode of I3C bus operation. <br /></td></tr>
<tr class="separator:a1a3d633742a0748a145c4e9fb30d9a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a332cfa2cf776999489aef3b16fd4ae"><td class="memItemLeft" align="right" valign="top"><a id="a1a332cfa2cf776999489aef3b16fd4ae"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a1a332cfa2cf776999489aef3b16fd4ae">useDma</a></td></tr>
<tr class="memdesc:a1a332cfa2cf776999489aef3b16fd4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Use the SDMA for Rx/Tx. <br /></td></tr>
<tr class="separator:a1a332cfa2cf776999489aef3b16fd4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62884f1d29f87e8fbea0d93667e76d5"><td class="memItemLeft" align="right" valign="top"><a id="aa62884f1d29f87e8fbea0d93667e76d5"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#aa62884f1d29f87e8fbea0d93667e76d5">manualDataRate</a></td></tr>
<tr class="memdesc:aa62884f1d29f87e8fbea0d93667e76d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">True - Enables the user to configure data rate related parameters for Controller Mode. <br /></td></tr>
<tr class="separator:aa62884f1d29f87e8fbea0d93667e76d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3365081fc3c062a66de6be266c1cb333"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a3365081fc3c062a66de6be266c1cb333">i3cClockHz</a></td></tr>
<tr class="memdesc:a3365081fc3c062a66de6be266c1cb333"><td class="mdescLeft">&#160;</td><td class="mdescRight">The frequency of the clock connected to the I3C block in Hz.  <a href="#a3365081fc3c062a66de6be266c1cb333">More...</a><br /></td></tr>
<tr class="separator:a3365081fc3c062a66de6be266c1cb333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cdeb69dd4b053de309240ae8aa8f803"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a9cdeb69dd4b053de309240ae8aa8f803">i3cSclRate</a></td></tr>
<tr class="memdesc:a9cdeb69dd4b053de309240ae8aa8f803"><td class="mdescLeft">&#160;</td><td class="mdescRight">The desired I3C data Rate in Hz.  <a href="#a9cdeb69dd4b053de309240ae8aa8f803">More...</a><br /></td></tr>
<tr class="separator:a9cdeb69dd4b053de309240ae8aa8f803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abfdb059bf5d40692bb16678643baa3e9"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#abfdb059bf5d40692bb16678643baa3e9">openDrainSclRate</a></td></tr>
<tr class="memdesc:abfdb059bf5d40692bb16678643baa3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Opendrain data rate in Hz.  <a href="#abfdb059bf5d40692bb16678643baa3e9">More...</a><br /></td></tr>
<tr class="separator:abfdb059bf5d40692bb16678643baa3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b2ad8c0ea49b305af46dd7aa58e294f"><td class="memItemLeft" align="right" valign="top"><a id="a6b2ad8c0ea49b305af46dd7aa58e294f"></a>
<a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a6b2ad8c0ea49b305af46dd7aa58e294f">txEmptyBufThld</a></td></tr>
<tr class="memdesc:a6b2ad8c0ea49b305af46dd7aa58e294f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of empty locations(or above) in the Transmit FIFO that triggers the Transmit Buffer Threshold Status interrupt. <br /></td></tr>
<tr class="separator:a6b2ad8c0ea49b305af46dd7aa58e294f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c894f5e59ee06effa83ed06e222e27f"><td class="memItemLeft" align="right" valign="top"><a id="a5c894f5e59ee06effa83ed06e222e27f"></a>
<a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a5c894f5e59ee06effa83ed06e222e27f">rxBufThld</a></td></tr>
<tr class="memdesc:a5c894f5e59ee06effa83ed06e222e27f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of entries (or above) in the Receive FIFO that triggers the Receive Buffer Threshold Status interrupt. <br /></td></tr>
<tr class="separator:a5c894f5e59ee06effa83ed06e222e27f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac654b9298436de52e09add9d1b81dbe8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ac654b9298436de52e09add9d1b81dbe8">txBufStartThld</a></td></tr>
<tr class="memdesc:ac654b9298436de52e09add9d1b81dbe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Mode : Specifies the number of Transmit FIFO filled locations count that triggers the transmission.  <a href="#ac654b9298436de52e09add9d1b81dbe8">More...</a><br /></td></tr>
<tr class="separator:ac654b9298436de52e09add9d1b81dbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38d56aa9fd645605c9ac3a78de443ccd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a38d56aa9fd645605c9ac3a78de443ccd">rxBufStartThld</a></td></tr>
<tr class="memdesc:a38d56aa9fd645605c9ac3a78de443ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Controller Mode : Specifies the number of empty locations count in the Receive FIFO that triggers the reception.  <a href="#a38d56aa9fd645605c9ac3a78de443ccd">More...</a><br /></td></tr>
<tr class="separator:a38d56aa9fd645605c9ac3a78de443ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27a9047b2ef04cbc3eaa5384ae8866a4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a27a9047b2ef04cbc3eaa5384ae8866a4">ibaInclude</a></td></tr>
<tr class="memdesc:a27a9047b2ef04cbc3eaa5384ae8866a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Below members are only applicable for the Controller mode.  <a href="#a27a9047b2ef04cbc3eaa5384ae8866a4">More...</a><br /></td></tr>
<tr class="separator:a27a9047b2ef04cbc3eaa5384ae8866a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79fecb51b1bd617ecce4d08df2475023"><td class="memItemLeft" align="right" valign="top"><a id="a79fecb51b1bd617ecce4d08df2475023"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a79fecb51b1bd617ecce4d08df2475023">hotJoinCtrl</a></td></tr>
<tr class="memdesc:a79fecb51b1bd617ecce4d08df2475023"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies whether the Controller ACK/NACK the Hot-Join request from Target. <br /></td></tr>
<tr class="separator:a79fecb51b1bd617ecce4d08df2475023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34113cbc942ef306a4a0053fd9b82c29"><td class="memItemLeft" align="right" valign="top"><a id="a34113cbc942ef306a4a0053fd9b82c29"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a34113cbc942ef306a4a0053fd9b82c29">dynamicAddr</a></td></tr>
<tr class="memdesc:a34113cbc942ef306a4a0053fd9b82c29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the device Dynamic Address. <br /></td></tr>
<tr class="separator:a34113cbc942ef306a4a0053fd9b82c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3cdb2aed32d6c33d25941acb237033c"><td class="memItemLeft" align="right" valign="top"><a id="af3cdb2aed32d6c33d25941acb237033c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#af3cdb2aed32d6c33d25941acb237033c">cmdQueueEmptyThld</a></td></tr>
<tr class="memdesc:af3cdb2aed32d6c33d25941acb237033c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of empty locations(or greater) in the Command Queue that triggers the Command Queue Ready Status interrupt. <br /></td></tr>
<tr class="separator:af3cdb2aed32d6c33d25941acb237033c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07fef16de362ed642402216a55c617a2"><td class="memItemLeft" align="right" valign="top"><a id="a07fef16de362ed642402216a55c617a2"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a07fef16de362ed642402216a55c617a2">respQueueThld</a></td></tr>
<tr class="memdesc:a07fef16de362ed642402216a55c617a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of entries(or greater) in the Response Queue that triggers the Response Queue Ready Status interrupt. <br /></td></tr>
<tr class="separator:a07fef16de362ed642402216a55c617a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3c73b3c7c7c0b6e1022435507d681af"><td class="memItemLeft" align="right" valign="top"><a id="ae3c73b3c7c7c0b6e1022435507d681af"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ae3c73b3c7c7c0b6e1022435507d681af">ibiQueueThld</a></td></tr>
<tr class="memdesc:ae3c73b3c7c7c0b6e1022435507d681af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of IBI status entries(or greater) in the IBI Queue that triggers the IBI Buffer Threshold Status interrupt. <br /></td></tr>
<tr class="separator:ae3c73b3c7c7c0b6e1022435507d681af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac52731513b915e7349494e3ca7db107d"><td class="memItemLeft" align="right" valign="top"><a id="ac52731513b915e7349494e3ca7db107d"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ac52731513b915e7349494e3ca7db107d">sdaHoldTime</a></td></tr>
<tr class="memdesc:ac52731513b915e7349494e3ca7db107d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDA hold time (in terms of number of I3C block clock cycles) of the transmit data with respect to the SCL edge in FM, FM+, SDR and DDR speed mode of operations. <br /></td></tr>
<tr class="separator:ac52731513b915e7349494e3ca7db107d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebc65e6ea1be66382f638d57832f0f6b"><td class="memItemLeft" align="right" valign="top"><a id="aebc65e6ea1be66382f638d57832f0f6b"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#aebc65e6ea1be66382f638d57832f0f6b">busFreeTime</a></td></tr>
<tr class="memdesc:aebc65e6ea1be66382f638d57832f0f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the I3C bus free count value. <br /></td></tr>
<tr class="separator:aebc65e6ea1be66382f638d57832f0f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52cba413b76e971820e5fa6136fea625"><td class="memItemLeft" align="right" valign="top"><a id="a52cba413b76e971820e5fa6136fea625"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a52cba413b76e971820e5fa6136fea625">openDrainLowCnt</a></td></tr>
<tr class="memdesc:a52cba413b76e971820e5fa6136fea625"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Open Drain low count value. <br /></td></tr>
<tr class="separator:a52cba413b76e971820e5fa6136fea625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a399177aca74fdec041e02cfe84117820"><td class="memItemLeft" align="right" valign="top"><a id="a399177aca74fdec041e02cfe84117820"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a399177aca74fdec041e02cfe84117820">openDrainHighCnt</a></td></tr>
<tr class="memdesc:a399177aca74fdec041e02cfe84117820"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Open Drain high count value. <br /></td></tr>
<tr class="separator:a399177aca74fdec041e02cfe84117820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b56e725f0ad4a6b49f1583d2190f32"><td class="memItemLeft" align="right" valign="top"><a id="a72b56e725f0ad4a6b49f1583d2190f32"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a72b56e725f0ad4a6b49f1583d2190f32">pushPullLowCnt</a></td></tr>
<tr class="memdesc:a72b56e725f0ad4a6b49f1583d2190f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Push Pull low count value. <br /></td></tr>
<tr class="separator:a72b56e725f0ad4a6b49f1583d2190f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cc325a732941f44e381a9096ae6dfd2"><td class="memItemLeft" align="right" valign="top"><a id="a7cc325a732941f44e381a9096ae6dfd2"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a7cc325a732941f44e381a9096ae6dfd2">pushPullHighCnt</a></td></tr>
<tr class="memdesc:a7cc325a732941f44e381a9096ae6dfd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Push Pull high count value. <br /></td></tr>
<tr class="separator:a7cc325a732941f44e381a9096ae6dfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab55bb1ed6ab273c578e5a6262ff5e424"><td class="memItemLeft" align="right" valign="top"><a id="ab55bb1ed6ab273c578e5a6262ff5e424"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ab55bb1ed6ab273c578e5a6262ff5e424">i2cFMLowCnt</a></td></tr>
<tr class="memdesc:ab55bb1ed6ab273c578e5a6262ff5e424"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C FM Mode low count value. <br /></td></tr>
<tr class="separator:ab55bb1ed6ab273c578e5a6262ff5e424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45196a7c95b2164f83dc669e0687b7e9"><td class="memItemLeft" align="right" valign="top"><a id="a45196a7c95b2164f83dc669e0687b7e9"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a45196a7c95b2164f83dc669e0687b7e9">i2cFMHighCnt</a></td></tr>
<tr class="memdesc:a45196a7c95b2164f83dc669e0687b7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C FM Mode high count value. <br /></td></tr>
<tr class="separator:a45196a7c95b2164f83dc669e0687b7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f88f32f7d3327d469db37839ce5b27d"><td class="memItemLeft" align="right" valign="top"><a id="a4f88f32f7d3327d469db37839ce5b27d"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a4f88f32f7d3327d469db37839ce5b27d">i2cFMPlusLowCnt</a></td></tr>
<tr class="memdesc:a4f88f32f7d3327d469db37839ce5b27d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C FM Plus Mode low count value. <br /></td></tr>
<tr class="separator:a4f88f32f7d3327d469db37839ce5b27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab56bcdfac0f989f56f85f4042eda0d49"><td class="memItemLeft" align="right" valign="top"><a id="ab56bcdfac0f989f56f85f4042eda0d49"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ab56bcdfac0f989f56f85f4042eda0d49">i2cFMPlusHighCnt</a></td></tr>
<tr class="memdesc:ab56bcdfac0f989f56f85f4042eda0d49"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C FM Plus Mode high count value. <br /></td></tr>
<tr class="separator:ab56bcdfac0f989f56f85f4042eda0d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb416e38de2b6124eeb37dcee8247158"><td class="memItemLeft" align="right" valign="top"><a id="acb416e38de2b6124eeb37dcee8247158"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#acb416e38de2b6124eeb37dcee8247158">extLowCnt1</a></td></tr>
<tr class="memdesc:acb416e38de2b6124eeb37dcee8247158"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Extended Low Count for SDR1 Mode. <br /></td></tr>
<tr class="separator:acb416e38de2b6124eeb37dcee8247158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ba35e1bdf9bc1949a9736f3ddc3ba6"><td class="memItemLeft" align="right" valign="top"><a id="aa1ba35e1bdf9bc1949a9736f3ddc3ba6"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#aa1ba35e1bdf9bc1949a9736f3ddc3ba6">extLowCnt2</a></td></tr>
<tr class="memdesc:aa1ba35e1bdf9bc1949a9736f3ddc3ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Extended Low Count for SDR2 Mode. <br /></td></tr>
<tr class="separator:aa1ba35e1bdf9bc1949a9736f3ddc3ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c11904371db2ecd7e4602ba1db9183"><td class="memItemLeft" align="right" valign="top"><a id="ad9c11904371db2ecd7e4602ba1db9183"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ad9c11904371db2ecd7e4602ba1db9183">extLowCnt3</a></td></tr>
<tr class="memdesc:ad9c11904371db2ecd7e4602ba1db9183"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Extended Low Count for SDR3 Mode. <br /></td></tr>
<tr class="separator:ad9c11904371db2ecd7e4602ba1db9183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae841e52890cf81e9550794c891dff0f0"><td class="memItemLeft" align="right" valign="top"><a id="ae841e52890cf81e9550794c891dff0f0"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ae841e52890cf81e9550794c891dff0f0">extLowCnt4</a></td></tr>
<tr class="memdesc:ae841e52890cf81e9550794c891dff0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Extended Low Count for SDR4 Mode. <br /></td></tr>
<tr class="separator:ae841e52890cf81e9550794c891dff0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa0e39e0aca94768ee017230dcc2774"><td class="memItemLeft" align="right" valign="top"><a id="a2fa0e39e0aca94768ee017230dcc2774"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a2fa0e39e0aca94768ee017230dcc2774">extTerminationLowCnt</a></td></tr>
<tr class="memdesc:a2fa0e39e0aca94768ee017230dcc2774"><td class="mdescLeft">&#160;</td><td class="mdescRight">I3C Read Termination Bit Low count. <br /></td></tr>
<tr class="separator:a2fa0e39e0aca94768ee017230dcc2774"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08986c2ec0b62138d1049b1dd08d1d56"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a08986c2ec0b62138d1049b1dd08d1d56">adaptiveI2CI3C</a></td></tr>
<tr class="memdesc:a08986c2ec0b62138d1049b1dd08d1d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Below members are only applicable for the Target mode.  <a href="#a08986c2ec0b62138d1049b1dd08d1d56">More...</a><br /></td></tr>
<tr class="separator:a08986c2ec0b62138d1049b1dd08d1d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8160115cc090a9efbde44abcd23832d"><td class="memItemLeft" align="right" valign="top"><a id="aa8160115cc090a9efbde44abcd23832d"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#aa8160115cc090a9efbde44abcd23832d">staticAddress</a></td></tr>
<tr class="memdesc:aa8160115cc090a9efbde44abcd23832d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The static address of the I3C Target Device, if present. <br /></td></tr>
<tr class="separator:aa8160115cc090a9efbde44abcd23832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9d325b897ea0fb2e1013266a87d2aef"><td class="memItemLeft" align="right" valign="top"><a id="af9d325b897ea0fb2e1013266a87d2aef"></a>
uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#af9d325b897ea0fb2e1013266a87d2aef">pid</a></td></tr>
<tr class="memdesc:af9d325b897ea0fb2e1013266a87d2aef"><td class="mdescLeft">&#160;</td><td class="mdescRight">The Provisional ID of the I3C Target Device. <br /></td></tr>
<tr class="separator:af9d325b897ea0fb2e1013266a87d2aef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af32b3f67a4011bb59ea5b5991578d33d"><td class="memItemLeft" align="right" valign="top"><a id="af32b3f67a4011bb59ea5b5991578d33d"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#af32b3f67a4011bb59ea5b5991578d33d">dcr</a></td></tr>
<tr class="memdesc:af32b3f67a4011bb59ea5b5991578d33d"><td class="mdescLeft">&#160;</td><td class="mdescRight">The device characteristic value of the I3C Target Device. <br /></td></tr>
<tr class="separator:af32b3f67a4011bb59ea5b5991578d33d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7719fc6095464eda42c87809a0ce4ad"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#ae7719fc6095464eda42c87809a0ce4ad">speedLimit</a></td></tr>
<tr class="memdesc:ae7719fc6095464eda42c87809a0ce4ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max data speed limitation.  <a href="#ae7719fc6095464eda42c87809a0ce4ad">More...</a><br /></td></tr>
<tr class="separator:ae7719fc6095464eda42c87809a0ce4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005441689f134b6dceeb962c0ac8dc7d"><td class="memItemLeft" align="right" valign="top"><a id="a005441689f134b6dceeb962c0ac8dc7d"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a005441689f134b6dceeb962c0ac8dc7d">hdrCapable</a></td></tr>
<tr class="memdesc:a005441689f134b6dceeb962c0ac8dc7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SDR only or SDR and HDR capable True: SDR and HDR False: SDR only. <br /></td></tr>
<tr class="separator:a005441689f134b6dceeb962c0ac8dc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a957e6bb1f04a84ccd1b02df6b17e55a8"><td class="memItemLeft" align="right" valign="top"><a id="a957e6bb1f04a84ccd1b02df6b17e55a8"></a>
<a class="el" href="group__group__i3c__enums.html#ga47ea2f82804359412b9baee7b88a82ae">cy_en_i3c_mode_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a957e6bb1f04a84ccd1b02df6b17e55a8">deviceRoleCap</a></td></tr>
<tr class="memdesc:a957e6bb1f04a84ccd1b02df6b17e55a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the Device Role field in Bus Characteristic Register. <br /></td></tr>
<tr class="separator:a957e6bb1f04a84ccd1b02df6b17e55a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e409a16b0e1cb25ad89acd0322abe4f"><td class="memItemLeft" align="right" valign="top"><a id="a3e409a16b0e1cb25ad89acd0322abe4f"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a3e409a16b0e1cb25ad89acd0322abe4f">hotjoinEnable</a></td></tr>
<tr class="memdesc:a3e409a16b0e1cb25ad89acd0322abe4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies whether the Hot-Join Request Interrupts are allowed on the I3C bus or not When disabled the Target will not initiate Hot-Join and will take part in Address Assignment without initiating Hot-Join. <br /></td></tr>
<tr class="separator:a3e409a16b0e1cb25ad89acd0322abe4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbd7afdffa3713dc518b3ce6dd7f619e"><td class="memItemLeft" align="right" valign="top"><a id="afbd7afdffa3713dc518b3ce6dd7f619e"></a>
uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#afbd7afdffa3713dc518b3ce6dd7f619e">busAvailTime</a></td></tr>
<tr class="memdesc:afbd7afdffa3713dc518b3ce6dd7f619e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the I3C bus available count value. <br /></td></tr>
<tr class="separator:afbd7afdffa3713dc518b3ce6dd7f619e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76beadbe1f2f6e1f8a961cab0aee5e9d"><td class="memItemLeft" align="right" valign="top"><a id="a76beadbe1f2f6e1f8a961cab0aee5e9d"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structcy__stc__i3c__config__t.html#a76beadbe1f2f6e1f8a961cab0aee5e9d">busIdleTime</a></td></tr>
<tr class="memdesc:a76beadbe1f2f6e1f8a961cab0aee5e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the I3C bus idle count value. <br /></td></tr>
<tr class="separator:a76beadbe1f2f6e1f8a961cab0aee5e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Field Documentation</h2>
<a id="a3365081fc3c062a66de6be266c1cb333"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3365081fc3c062a66de6be266c1cb333">&#9670;&nbsp;</a></span>i3cClockHz</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_i3c_config_t::i3cClockHz</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The frequency of the clock connected to the I3C block in Hz. </p>

</div>
</div>
<a id="a9cdeb69dd4b053de309240ae8aa8f803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9cdeb69dd4b053de309240ae8aa8f803">&#9670;&nbsp;</a></span>i3cSclRate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_i3c_config_t::i3cSclRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The desired I3C data Rate in Hz. </p>

</div>
</div>
<a id="abfdb059bf5d40692bb16678643baa3e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abfdb059bf5d40692bb16678643baa3e9">&#9670;&nbsp;</a></span>openDrainSclRate</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t cy_stc_i3c_config_t::openDrainSclRate</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Opendrain data rate in Hz. </p>

</div>
</div>
<a id="ac654b9298436de52e09add9d1b81dbe8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac654b9298436de52e09add9d1b81dbe8">&#9670;&nbsp;</a></span>txBufStartThld</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a> cy_stc_i3c_config_t::txBufStartThld</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Mode : Specifies the number of Transmit FIFO filled locations count that triggers the transmission. </p>
<p>Target Mode : Specifies the number of Transmit FIFO filled locations count that triggers the transmission. </p>

</div>
</div>
<a id="a38d56aa9fd645605c9ac3a78de443ccd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38d56aa9fd645605c9ac3a78de443ccd">&#9670;&nbsp;</a></span>rxBufStartThld</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__group__i3c__enums.html#gafaca58d175e1f72e4f8f895ad4139031">cy_en_i3c_buffer_depth_t</a> cy_stc_i3c_config_t::rxBufStartThld</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Controller Mode : Specifies the number of empty locations count in the Receive FIFO that triggers the reception. </p>
<p>Target Mode : Specifies the number of empty locations count in the Receive FIFO that triggers the transmission. </p>

</div>
</div>
<a id="a27a9047b2ef04cbc3eaa5384ae8866a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27a9047b2ef04cbc3eaa5384ae8866a4">&#9670;&nbsp;</a></span>ibaInclude</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_i3c_config_t::ibaInclude</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Below members are only applicable for the Controller mode. </p>
<p>True - I3C broadcast address (0x7E) is used for private transfer </p>

</div>
</div>
<a id="a08986c2ec0b62138d1049b1dd08d1d56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08986c2ec0b62138d1049b1dd08d1d56">&#9670;&nbsp;</a></span>adaptiveI2CI3C</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_i3c_config_t::adaptiveI2CI3C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Below members are only applicable for the Target mode. </p>
<p>Specifies whether the target uses adaptive I2C I3C mode. It is required to be set only if the device is not aware of the type of the bus to which the target controller is connected </p>

</div>
</div>
<a id="ae7719fc6095464eda42c87809a0ce4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7719fc6095464eda42c87809a0ce4ad">&#9670;&nbsp;</a></span>speedLimit</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool cy_stc_i3c_config_t::speedLimit</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Max data speed limitation. </p>
<p>True: Limitation on max data speed. maxReadDs, maxWriteDs, maxReadTurnaround members for the device are valid False: No limitation on max data speed </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part
<div id="nav-path" class="navpath">
    <ul>
        <li class="footer">
            Generated for <b>MTB CAT1 Peripheral driver library</b> by <b>Cypress Semiconductor Corporation</b>.
            All rights reserved.
        </li>
    </ul>
</div>
-->
</body>
</html>
