
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/cnt/cnt.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 06 1d 	bl      18006c0 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 09 00 	lbz     r0,2304(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 08 bc 	addi    r28,r28,2236
 18000f0:	3b bd 08 c0 	addi    r29,r29,2240
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 09 04 	lwz     r9,2308(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 09 04 	addi    r30,r30,2308
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 07 ac 	addi    r3,r3,1964
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 09 00 	stb     r0,2304(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 07 ac 	addi    r3,r3,1964
 18001c0:	38 84 09 08 	addi    r4,r4,2312
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 08 c4 	lwz     r0,2244(r3)
 18001d0:	38 63 08 c4 	addi    r3,r3,2244
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <main>:
 1800220:	94 21 ff e0 	stwu    r1,-32(r1)
 1800224:	7c 08 02 a6 	mflr    r0
 1800228:	90 01 00 24 	stw     r0,36(r1)
 180022c:	93 e1 00 1c 	stw     r31,28(r1)
 1800230:	7c 3f 0b 78 	mr      r31,r1
 1800234:	48 00 03 d9 	bl      180060c <__eabi>
 1800238:	38 00 05 dc 	li      r0,1500
 180023c:	90 1f 00 08 	stw     r0,8(r31)
 1800240:	48 00 00 20 	b       1800260 <main+0x40>
 1800244:	48 00 01 91 	bl      18003d4 <InitSeed>
 1800248:	3c 00 01 81 	lis     r0,385
 180024c:	30 60 09 20 	addic   r3,r0,2336
 1800250:	48 00 00 3d 	bl      180028c <Test>
 1800254:	80 1f 00 08 	lwz     r0,8(r31)
 1800258:	30 00 ff ff 	addic   r0,r0,-1
 180025c:	90 1f 00 08 	stw     r0,8(r31)
 1800260:	80 1f 00 08 	lwz     r0,8(r31)
 1800264:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800268:	40 9e ff dc 	bne+    cr7,1800244 <main+0x24>
 180026c:	38 00 00 01 	li      r0,1
 1800270:	7c 03 03 78 	mr      r3,r0
 1800274:	39 7f 00 20 	addi    r11,r31,32
 1800278:	80 0b 00 04 	lwz     r0,4(r11)
 180027c:	7c 08 03 a6 	mtlr    r0
 1800280:	83 eb ff fc 	lwz     r31,-4(r11)
 1800284:	7d 61 5b 78 	mr      r1,r11
 1800288:	4e 80 00 20 	blr

0180028c <Test>:
 180028c:	94 21 ff d0 	stwu    r1,-48(r1)
 1800290:	7c 08 02 a6 	mflr    r0
 1800294:	90 01 00 34 	stw     r0,52(r1)
 1800298:	93 e1 00 2c 	stw     r31,44(r1)
 180029c:	7c 3f 0b 78 	mr      r31,r1
 18002a0:	90 7f 00 18 	stw     r3,24(r31)
 18002a4:	80 7f 00 18 	lwz     r3,24(r31)
 18002a8:	48 00 00 81 	bl      1800328 <Initialize>
 18002ac:	38 00 03 e8 	li      r0,1000
 18002b0:	90 1f 00 10 	stw     r0,16(r31)
 18002b4:	80 7f 00 18 	lwz     r3,24(r31)
 18002b8:	48 00 01 51 	bl      1800408 <Sum>
 18002bc:	38 00 05 dc 	li      r0,1500
 18002c0:	90 1f 00 0c 	stw     r0,12(r31)
 18002c4:	81 3f 00 0c 	lwz     r9,12(r31)
 18002c8:	80 1f 00 10 	lwz     r0,16(r31)
 18002cc:	7d 20 48 50 	subf    r9,r0,r9
 18002d0:	3c 00 43 30 	lis     r0,17200
 18002d4:	3d 60 01 80 	lis     r11,384
 18002d8:	c8 0b 07 50 	lfd     f0,1872(r11)
 18002dc:	6d 29 80 00 	xoris   r9,r9,32768
 18002e0:	91 3f 00 24 	stw     r9,36(r31)
 18002e4:	90 1f 00 20 	stw     r0,32(r31)
 18002e8:	c9 bf 00 20 	lfd     f13,32(r31)
 18002ec:	fd ad 00 28 	fsub    f13,f13,f0
 18002f0:	3c 00 01 80 	lis     r0,384
 18002f4:	7c 09 03 78 	mr      r9,r0
 18002f8:	c8 09 07 58 	lfd     f0,1880(r9)
 18002fc:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800300:	fc 00 00 18 	frsp    f0,f0
 1800304:	d0 1f 00 08 	stfs    f0,8(r31)
 1800308:	38 00 00 00 	li      r0,0
 180030c:	7c 03 03 78 	mr      r3,r0
 1800310:	39 7f 00 30 	addi    r11,r31,48
 1800314:	80 0b 00 04 	lwz     r0,4(r11)
 1800318:	7c 08 03 a6 	mtlr    r0
 180031c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800320:	7d 61 5b 78 	mr      r1,r11
 1800324:	4e 80 00 20 	blr

01800328 <Initialize>:
 1800328:	94 21 ff d8 	stwu    r1,-40(r1)
 180032c:	7c 08 02 a6 	mflr    r0
 1800330:	90 01 00 2c 	stw     r0,44(r1)
 1800334:	93 61 00 14 	stw     r27,20(r1)
 1800338:	93 81 00 18 	stw     r28,24(r1)
 180033c:	93 a1 00 1c 	stw     r29,28(r1)
 1800340:	93 c1 00 20 	stw     r30,32(r1)
 1800344:	93 e1 00 24 	stw     r31,36(r1)
 1800348:	7c 3f 0b 78 	mr      r31,r1
 180034c:	90 7f 00 08 	stw     r3,8(r31)
 1800350:	3b c0 00 00 	li      r30,0
 1800354:	48 00 00 48 	b       180039c <Initialize+0x74>
 1800358:	3b a0 00 00 	li      r29,0
 180035c:	48 00 00 34 	b       1800390 <Initialize+0x68>
 1800360:	7f c0 f3 78 	mr      r0,r30
 1800364:	1c 00 00 28 	mulli   r0,r0,40
 1800368:	81 3f 00 08 	lwz     r9,8(r31)
 180036c:	7f 89 02 14 	add     r28,r9,r0
 1800370:	7f bb eb 78 	mr      r27,r29
 1800374:	48 00 01 f5 	bl      1800568 <RandomInteger>
 1800378:	7c 69 1b 78 	mr      r9,r3
 180037c:	57 60 10 3a 	rlwinm  r0,r27,2,0,29
 1800380:	7c 1c 02 14 	add     r0,r28,r0
 1800384:	7c 0b 03 78 	mr      r11,r0
 1800388:	91 2b 00 00 	stw     r9,0(r11)
 180038c:	3b bd 00 01 	addi    r29,r29,1
 1800390:	2f 9d 00 09 	cmpwi   cr7,r29,9
 1800394:	40 9d ff cc 	ble+    cr7,1800360 <Initialize+0x38>
 1800398:	3b de 00 01 	addi    r30,r30,1
 180039c:	2f 9e 00 09 	cmpwi   cr7,r30,9
 18003a0:	40 9d ff b8 	ble+    cr7,1800358 <Initialize+0x30>
 18003a4:	38 00 00 00 	li      r0,0
 18003a8:	7c 03 03 78 	mr      r3,r0
 18003ac:	39 7f 00 28 	addi    r11,r31,40
 18003b0:	80 0b 00 04 	lwz     r0,4(r11)
 18003b4:	7c 08 03 a6 	mtlr    r0
 18003b8:	83 6b ff ec 	lwz     r27,-20(r11)
 18003bc:	83 8b ff f0 	lwz     r28,-16(r11)
 18003c0:	83 ab ff f4 	lwz     r29,-12(r11)
 18003c4:	83 cb ff f8 	lwz     r30,-8(r11)
 18003c8:	83 eb ff fc 	lwz     r31,-4(r11)
 18003cc:	7d 61 5b 78 	mr      r1,r11
 18003d0:	4e 80 00 20 	blr

018003d4 <InitSeed>:
 18003d4:	94 21 ff f0 	stwu    r1,-16(r1)
 18003d8:	93 e1 00 0c 	stw     r31,12(r1)
 18003dc:	7c 3f 0b 78 	mr      r31,r1
 18003e0:	3c 00 01 81 	lis     r0,385
 18003e4:	39 20 00 00 	li      r9,0
 18003e8:	7c 0b 03 78 	mr      r11,r0
 18003ec:	91 2b 08 ec 	stw     r9,2284(r11)
 18003f0:	38 00 00 00 	li      r0,0
 18003f4:	7c 03 03 78 	mr      r3,r0
 18003f8:	39 7f 00 10 	addi    r11,r31,16
 18003fc:	83 eb ff fc 	lwz     r31,-4(r11)
 1800400:	7d 61 5b 78 	mr      r1,r11
 1800404:	4e 80 00 20 	blr

01800408 <Sum>:
 1800408:	94 21 ff d0 	stwu    r1,-48(r1)
 180040c:	93 a1 00 24 	stw     r29,36(r1)
 1800410:	93 c1 00 28 	stw     r30,40(r1)
 1800414:	93 e1 00 2c 	stw     r31,44(r1)
 1800418:	7c 3f 0b 78 	mr      r31,r1
 180041c:	90 7f 00 18 	stw     r3,24(r31)
 1800420:	38 00 00 00 	li      r0,0
 1800424:	90 1f 00 14 	stw     r0,20(r31)
 1800428:	38 00 00 00 	li      r0,0
 180042c:	90 1f 00 10 	stw     r0,16(r31)
 1800430:	38 00 00 00 	li      r0,0
 1800434:	90 1f 00 0c 	stw     r0,12(r31)
 1800438:	38 00 00 00 	li      r0,0
 180043c:	90 1f 00 08 	stw     r0,8(r31)
 1800440:	3b c0 00 00 	li      r30,0
 1800444:	48 00 00 c4 	b       1800508 <Sum+0x100>
 1800448:	3b a0 00 00 	li      r29,0
 180044c:	48 00 00 b0 	b       18004fc <Sum+0xf4>
 1800450:	7f c0 f3 78 	mr      r0,r30
 1800454:	1c 00 00 28 	mulli   r0,r0,40
 1800458:	81 3f 00 18 	lwz     r9,24(r31)
 180045c:	7d 29 02 14 	add     r9,r9,r0
 1800460:	7f a0 eb 78 	mr      r0,r29
 1800464:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800468:	7c 09 02 14 	add     r0,r9,r0
 180046c:	7c 09 03 78 	mr      r9,r0
 1800470:	80 09 00 00 	lwz     r0,0(r9)
 1800474:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800478:	40 9c 00 44 	bge-    cr7,18004bc <Sum+0xb4>
 180047c:	7f c0 f3 78 	mr      r0,r30
 1800480:	1c 00 00 28 	mulli   r0,r0,40
 1800484:	81 3f 00 18 	lwz     r9,24(r31)
 1800488:	7d 29 02 14 	add     r9,r9,r0
 180048c:	7f a0 eb 78 	mr      r0,r29
 1800490:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800494:	7c 09 02 14 	add     r0,r9,r0
 1800498:	7c 0b 03 78 	mr      r11,r0
 180049c:	80 0b 00 00 	lwz     r0,0(r11)
 18004a0:	81 3f 00 14 	lwz     r9,20(r31)
 18004a4:	7c 09 02 14 	add     r0,r9,r0
 18004a8:	90 1f 00 14 	stw     r0,20(r31)
 18004ac:	80 1f 00 0c 	lwz     r0,12(r31)
 18004b0:	30 00 00 01 	addic   r0,r0,1
 18004b4:	90 1f 00 0c 	stw     r0,12(r31)
 18004b8:	48 00 00 40 	b       18004f8 <Sum+0xf0>
 18004bc:	7f c0 f3 78 	mr      r0,r30
 18004c0:	1c 00 00 28 	mulli   r0,r0,40
 18004c4:	81 3f 00 18 	lwz     r9,24(r31)
 18004c8:	7d 29 02 14 	add     r9,r9,r0
 18004cc:	7f a0 eb 78 	mr      r0,r29
 18004d0:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 18004d4:	7c 09 02 14 	add     r0,r9,r0
 18004d8:	7c 09 03 78 	mr      r9,r0
 18004dc:	80 09 00 00 	lwz     r0,0(r9)
 18004e0:	81 3f 00 10 	lwz     r9,16(r31)
 18004e4:	7c 09 02 14 	add     r0,r9,r0
 18004e8:	90 1f 00 10 	stw     r0,16(r31)
 18004ec:	80 1f 00 08 	lwz     r0,8(r31)
 18004f0:	30 00 00 01 	addic   r0,r0,1
 18004f4:	90 1f 00 08 	stw     r0,8(r31)
 18004f8:	3b bd 00 01 	addi    r29,r29,1
 18004fc:	2f 9d 00 09 	cmpwi   cr7,r29,9
 1800500:	40 9d ff 50 	ble+    cr7,1800450 <Sum+0x48>
 1800504:	3b de 00 01 	addi    r30,r30,1
 1800508:	2f 9e 00 09 	cmpwi   cr7,r30,9
 180050c:	40 9d ff 3c 	ble+    cr7,1800448 <Sum+0x40>
 1800510:	3c 00 01 81 	lis     r0,385
 1800514:	81 3f 00 14 	lwz     r9,20(r31)
 1800518:	7c 0b 03 78 	mr      r11,r0
 180051c:	91 2b 08 f0 	stw     r9,2288(r11)
 1800520:	3c 00 01 81 	lis     r0,385
 1800524:	81 3f 00 0c 	lwz     r9,12(r31)
 1800528:	7c 0b 03 78 	mr      r11,r0
 180052c:	91 2b 08 fc 	stw     r9,2300(r11)
 1800530:	3c 00 01 81 	lis     r0,385
 1800534:	81 3f 00 10 	lwz     r9,16(r31)
 1800538:	7c 0b 03 78 	mr      r11,r0
 180053c:	91 2b 08 f4 	stw     r9,2292(r11)
 1800540:	3c 00 01 81 	lis     r0,385
 1800544:	81 3f 00 08 	lwz     r9,8(r31)
 1800548:	7c 0b 03 78 	mr      r11,r0
 180054c:	91 2b 08 f8 	stw     r9,2296(r11)
 1800550:	39 7f 00 30 	addi    r11,r31,48
 1800554:	83 ab ff f4 	lwz     r29,-12(r11)
 1800558:	83 cb ff f8 	lwz     r30,-8(r11)
 180055c:	83 eb ff fc 	lwz     r31,-4(r11)
 1800560:	7d 61 5b 78 	mr      r1,r11
 1800564:	4e 80 00 20 	blr

01800568 <RandomInteger>:
 1800568:	94 21 ff f0 	stwu    r1,-16(r1)
 180056c:	93 e1 00 0c 	stw     r31,12(r1)
 1800570:	7c 3f 0b 78 	mr      r31,r1
 1800574:	3c 00 01 81 	lis     r0,385
 1800578:	7c 09 03 78 	mr      r9,r0
 180057c:	80 09 08 ec 	lwz     r0,2284(r9)
 1800580:	1c 00 00 85 	mulli   r0,r0,133
 1800584:	31 20 00 51 	addic   r9,r0,81
 1800588:	3c 00 10 31 	lis     r0,4145
 180058c:	60 00 14 c7 	ori     r0,r0,5319
 1800590:	7c 09 00 96 	mulhw   r0,r9,r0
 1800594:	7c 0b 4e 70 	srawi   r11,r0,9
 1800598:	7d 20 fe 70 	srawi   r0,r9,31
 180059c:	7c 00 58 50 	subf    r0,r0,r11
 18005a0:	1c 00 1f 9f 	mulli   r0,r0,8095
 18005a4:	7c 00 48 50 	subf    r0,r0,r9
 18005a8:	3d 20 01 81 	lis     r9,385
 18005ac:	90 09 08 ec 	stw     r0,2284(r9)
 18005b0:	3c 00 01 81 	lis     r0,385
 18005b4:	7c 09 03 78 	mr      r9,r0
 18005b8:	80 09 08 ec 	lwz     r0,2284(r9)
 18005bc:	7c 03 03 78 	mr      r3,r0
 18005c0:	39 7f 00 10 	addi    r11,r31,16
 18005c4:	83 eb ff fc 	lwz     r31,-4(r11)
 18005c8:	7d 61 5b 78 	mr      r1,r11
 18005cc:	4e 80 00 20 	blr

018005d0 <_exit>:
 18005d0:	94 21 ff e8 	stwu    r1,-24(r1)
 18005d4:	93 e1 00 14 	stw     r31,20(r1)
 18005d8:	7c 3f 0b 78 	mr      r31,r1
 18005dc:	90 7f 00 08 	stw     r3,8(r31)
 18005e0:	48 00 00 00 	b       18005e0 <_exit+0x10>

018005e4 <_start>:
 18005e4:	94 21 ff f0 	stwu    r1,-16(r1)
 18005e8:	7c 08 02 a6 	mflr    r0
 18005ec:	90 01 00 14 	stw     r0,20(r1)
 18005f0:	93 e1 00 0c 	stw     r31,12(r1)
 18005f4:	7c 3f 0b 78 	mr      r31,r1
 18005f8:	38 60 00 00 	li      r3,0
 18005fc:	38 80 00 00 	li      r4,0
 1800600:	4b ff fc 21 	bl      1800220 <main>
 1800604:	38 60 00 00 	li      r3,0
 1800608:	4b ff ff c9 	bl      18005d0 <_exit>

0180060c <__eabi>:
 180060c:	3d 40 01 81 	lis     r10,385
 1800610:	3d 60 01 81 	lis     r11,385
 1800614:	81 2a 08 e8 	lwz     r9,2280(r10)
 1800618:	39 6b 08 c8 	addi    r11,r11,2248
 180061c:	29 09 00 00 	cmplwi  cr2,r9,0
 1800620:	4c 8a 00 20 	bnelr   cr2
 1800624:	90 2a 08 e8 	stw     r1,2280(r10)
 1800628:	80 6b 00 08 	lwz     r3,8(r11)
 180062c:	80 8b 00 0c 	lwz     r4,12(r11)
 1800630:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800634:	41 86 00 08 	beq-    cr1,180063c <__eabi+0x30>
 1800638:	81 ab 00 04 	lwz     r13,4(r11)
 180063c:	80 6b 00 14 	lwz     r3,20(r11)
 1800640:	80 8b 00 18 	lwz     r4,24(r11)
 1800644:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800648:	41 a6 00 08 	beq+    cr1,1800650 <__eabi+0x44>
 180064c:	80 4b 00 10 	lwz     r2,16(r11)
 1800650:	4b ff fa 44 	b       1800094 <__init>

01800654 <__eabi_convert>:
 1800654:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800658:	7c a3 20 50 	subf    r5,r3,r4
 180065c:	4c 84 00 20 	bgelr   cr1
 1800660:	7c a5 16 70 	srawi   r5,r5,2
 1800664:	38 63 ff fc 	addi    r3,r3,-4
 1800668:	7c a9 03 a6 	mtctr   r5
 180066c:	84 c3 00 04 	lwzu    r6,4(r3)
 1800670:	2c 06 00 00 	cmpwi   r6,0
 1800674:	41 82 00 0c 	beq-    1800680 <__eabi_convert+0x2c>
 1800678:	7c c6 62 14 	add     r6,r6,r12
 180067c:	90 c3 00 00 	stw     r6,0(r3)
 1800680:	42 00 ff ec 	bdnz+   180066c <__eabi_convert+0x18>
 1800684:	4e 80 00 20 	blr

01800688 <__eabi_uconvert>:
 1800688:	7c 83 20 40 	cmplw   cr1,r3,r4
 180068c:	7c a3 20 50 	subf    r5,r3,r4
 1800690:	4c 84 00 20 	bgelr   cr1
 1800694:	7c a5 16 70 	srawi   r5,r5,2
 1800698:	38 63 ff fc 	addi    r3,r3,-4
 180069c:	7c a9 03 a6 	mtctr   r5
 18006a0:	84 c3 00 04 	lwzu    r6,4(r3)
 18006a4:	7c c6 62 14 	add     r6,r6,r12
 18006a8:	80 e6 00 00 	lwz     r7,0(r6)
 18006ac:	90 c3 00 00 	stw     r6,0(r3)
 18006b0:	7c e7 62 14 	add     r7,r7,r12
 18006b4:	90 e6 00 00 	stw     r7,0(r6)
 18006b8:	42 00 ff e8 	bdnz+   18006a0 <__eabi_uconvert+0x18>
 18006bc:	4e 80 00 20 	blr

018006c0 <__do_global_ctors_aux>:
 18006c0:	7c 08 02 a6 	mflr    r0
 18006c4:	94 21 ff f0 	stwu    r1,-16(r1)
 18006c8:	93 e1 00 0c 	stw     r31,12(r1)
 18006cc:	3f e0 01 81 	lis     r31,385
 18006d0:	90 01 00 14 	stw     r0,20(r1)
 18006d4:	3b ff 08 b8 	addi    r31,r31,2232
 18006d8:	80 1f ff fc 	lwz     r0,-4(r31)
 18006dc:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 18006e0:	41 9e 00 1c 	beq-    cr7,18006fc <__do_global_ctors_aux+0x3c>
 18006e4:	3b ff ff fc 	addi    r31,r31,-4
 18006e8:	7c 09 03 a6 	mtctr   r0
 18006ec:	4e 80 04 21 	bctrl
 18006f0:	84 1f ff fc 	lwzu    r0,-4(r31)
 18006f4:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 18006f8:	40 9e ff f0 	bne+    cr7,18006e8 <__do_global_ctors_aux+0x28>
 18006fc:	80 01 00 14 	lwz     r0,20(r1)
 1800700:	83 e1 00 0c 	lwz     r31,12(r1)
 1800704:	38 21 00 10 	addi    r1,r1,16
 1800708:	7c 08 03 a6 	mtlr    r0
 180070c:	4e 80 00 20 	blr

01800710 <call___do_global_ctors_aux>:
 1800710:	7c 08 02 a6 	mflr    r0
 1800714:	94 21 ff f8 	stwu    r1,-8(r1)
 1800718:	90 01 00 0c 	stw     r0,12(r1)
 180071c:	80 01 00 0c 	lwz     r0,12(r1)
 1800720:	38 21 00 08 	addi    r1,r1,8
 1800724:	7c 08 03 a6 	mtlr    r0
 1800728:	4e 80 00 20 	blr

Disassembly of section .fini:

0180072c <__fini>:
 180072c:	94 21 ff f0 	stwu    r1,-16(r1)
 1800730:	7c 08 02 a6 	mflr    r0
 1800734:	90 01 00 14 	stw     r0,20(r1)
 1800738:	4b ff f9 81 	bl      18000b8 <__do_global_dtors_aux>
 180073c:	80 01 00 14 	lwz     r0,20(r1)
 1800740:	7c 08 03 a6 	mtlr    r0
 1800744:	38 21 00 10 	addi    r1,r1,16
 1800748:	4e 80 00 20 	blr
