--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml IDS_Lab04_2to4DecEnable.twx IDS_Lab04_2to4DecEnable.ncd -o
IDS_Lab04_2to4DecEnable.twr IDS_Lab04_2to4DecEnable.pcf -ucf
IDS_Lab04_2to4DecEnable.ucf

Design file:              IDS_Lab04_2to4DecEnable.ncd
Physical constraint file: IDS_Lab04_2to4DecEnable.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A0             |D0             |    6.429|
A0             |D1             |    6.991|
A0             |D2             |    6.898|
A0             |D3             |    6.833|
A1             |D0             |    6.605|
A1             |D1             |    7.174|
A1             |D2             |    7.238|
A1             |D3             |    7.198|
E              |D0             |    6.813|
E              |D1             |    7.440|
E              |D2             |    7.337|
E              |D3             |    7.337|
---------------+---------------+---------+


Analysis completed Thu Oct 13 10:36:23 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 150 MB



