Classic Timing Analyzer report for lab2_3
Thu Jun 18 11:06:33 2020
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                      ; To                                                                                         ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 2.200 ns                         ; enable                                                                                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 28.400 ns                        ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                         ; seg7_out[6]                                                                                ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.900 ns                         ; enable                                                                                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 75.19 MHz ( period = 13.300 ns ) ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                           ;                                                                                            ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPF10K30ATC144-3   ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                       ; To                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 75.19 MHz ( period = 13.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 11.200 ns               ;
; N/A                                     ; 77.52 MHz ( period = 12.900 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.800 ns               ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.400 ns               ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 10.300 ns               ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 10.000 ns               ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 83.33 MHz ( period = 12.000 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.900 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 86.21 MHz ( period = 11.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.500 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 89.29 MHz ( period = 11.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 9.100 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 92.59 MHz ( period = 10.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.700 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 96.15 MHz ( period = 10.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 97.09 MHz ( period = 10.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 8.200 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.900 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.800 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 104.17 MHz ( period = 9.600 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.500 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 105.26 MHz ( period = 9.500 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.400 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 108.70 MHz ( period = 9.200 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 7.100 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 109.89 MHz ( period = 9.100 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 7.000 ns                ;
; N/A                                     ; 112.36 MHz ( period = 8.900 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 6.800 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[1]                                          ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 113.64 MHz ( period = 8.800 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.700 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 114.94 MHz ( period = 8.700 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.600 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 119.05 MHz ( period = 8.400 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 6.300 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 120.48 MHz ( period = 8.300 ns )                    ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                          ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[2]                                          ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 123.46 MHz ( period = 8.100 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 6.000 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[1]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[2]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[1]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[2]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[2]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[1]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[1]                                          ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.400 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[3]                                          ; clk        ; clk      ; None                        ; None                      ; 5.300 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_5|count_out[0]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; clk        ; clk      ; None                        ; None                      ; 4.700 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_5|count_out[3]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_5|count_out[1]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; count_00_99:comb_12|count_0_9:comb_5|count_out[2]                                          ; count_00_99:comb_12|count_0_9:comb_6|count_out[0]                                          ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]  ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]  ; clk        ; clk      ; None                        ; None                      ; 4.600 ns                ;
; N/A                                     ; Restricted to 125.00 MHz ( period = 8.000 ns )      ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12] ; freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19] ; clk        ; clk      ; None                        ; None                      ; 4.500 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                            ;                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                       ;
+-------+--------------+------------+--------+---------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                                ; To Clock ;
+-------+--------------+------------+--------+---------------------------------------------------+----------+
; N/A   ; None         ; 2.200 ns   ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; clk      ;
; N/A   ; None         ; 2.200 ns   ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; clk      ;
; N/A   ; None         ; 2.200 ns   ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; clk      ;
; N/A   ; None         ; 2.200 ns   ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; clk      ;
+-------+--------------+------------+--------+---------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+---------------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                              ; To          ; From Clock ;
+-------+--------------+------------+---------------------------------------------------+-------------+------------+
; N/A   ; None         ; 28.400 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 28.300 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 28.300 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 28.300 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 28.200 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 28.200 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 28.200 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 28.200 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 27.100 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; carry_out   ; clk        ;
; N/A   ; None         ; 27.100 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; carry_out   ; clk        ;
; N/A   ; None         ; 27.100 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 27.100 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; carry_out   ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; carry_out   ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; carry_out   ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 27.000 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.900 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 26.800 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.300 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[6] ; clk        ;
; N/A   ; None         ; 26.200 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[0] ; clk        ;
; N/A   ; None         ; 26.100 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[1] ; clk        ;
; N/A   ; None         ; 25.700 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[1] ; carry_out   ; clk        ;
; N/A   ; None         ; 25.700 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; carry_out   ; clk        ;
; N/A   ; None         ; 25.700 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; carry_out   ; clk        ;
; N/A   ; None         ; 25.600 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.600 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.600 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.600 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 25.500 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[2] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 25.400 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 25.400 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 25.400 ns  ; count_00_99:comb_12|count_0_9:comb_6|count_out[3] ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 25.400 ns  ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 24.800 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[5] ; clk        ;
; N/A   ; None         ; 24.800 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[3] ; clk        ;
; N/A   ; None         ; 24.700 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[4] ; clk        ;
; N/A   ; None         ; 24.700 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_out[2] ; clk        ;
; N/A   ; None         ; 14.800 ns  ; seg7_select:comb_14|seg7_sel[1]                   ; seg7_sel[1] ; clk        ;
; N/A   ; None         ; 14.300 ns  ; seg7_select:comb_14|seg7_sel[0]                   ; seg7_sel[0] ; clk        ;
+-------+--------------+------------+---------------------------------------------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------+
; th                                                                                                              ;
+---------------+-------------+-----------+--------+---------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                                ; To Clock ;
+---------------+-------------+-----------+--------+---------------------------------------------------+----------+
; N/A           ; None        ; 0.900 ns  ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[0] ; clk      ;
; N/A           ; None        ; 0.900 ns  ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[3] ; clk      ;
; N/A           ; None        ; 0.900 ns  ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[1] ; clk      ;
; N/A           ; None        ; 0.900 ns  ; enable ; count_00_99:comb_12|count_0_9:comb_5|count_out[2] ; clk      ;
+---------------+-------------+-----------+--------+---------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 18 11:06:30 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab2_3 -c lab2_3
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]" as buffer
    Info: Detected ripple clock "freq_div:comb_11|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[16]" as buffer
Info: Clock "clk" has Internal fmax of 75.19 MHz between source register "freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]" and destination register "freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]" (period= 13.3 ns)
    Info: + Longest register to register delay is 11.200 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_E24; Fanout = 2; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
        Info: 2: + IC(0.000 ns) + CELL(1.000 ns) = 1.000 ns; Loc. = LC5_E24; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]~COUT'
        Info: 3: + IC(0.000 ns) + CELL(0.400 ns) = 1.400 ns; Loc. = LC6_E24; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[1]~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.400 ns) = 1.800 ns; Loc. = LC7_E24; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[2]~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.400 ns) = 2.200 ns; Loc. = LC8_E24; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[3]~COUT'
        Info: 6: + IC(0.500 ns) + CELL(0.400 ns) = 3.100 ns; Loc. = LC1_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[4]~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.400 ns) = 3.500 ns; Loc. = LC2_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[5]~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.400 ns) = 3.900 ns; Loc. = LC3_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[6]~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.400 ns) = 4.300 ns; Loc. = LC4_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[7]~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.400 ns) = 4.700 ns; Loc. = LC5_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[8]~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.400 ns) = 5.100 ns; Loc. = LC6_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[9]~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.400 ns) = 5.500 ns; Loc. = LC7_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[10]~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.400 ns) = 5.900 ns; Loc. = LC8_E26; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[11]~COUT'
        Info: 14: + IC(0.500 ns) + CELL(0.400 ns) = 6.800 ns; Loc. = LC1_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[12]~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.400 ns) = 7.200 ns; Loc. = LC2_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[13]~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.400 ns) = 7.600 ns; Loc. = LC3_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[14]~COUT'
        Info: 17: + IC(0.000 ns) + CELL(0.400 ns) = 8.000 ns; Loc. = LC4_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[15]~COUT'
        Info: 18: + IC(0.000 ns) + CELL(0.400 ns) = 8.400 ns; Loc. = LC5_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[16]~COUT'
        Info: 19: + IC(0.000 ns) + CELL(0.400 ns) = 8.800 ns; Loc. = LC6_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[17]~COUT'
        Info: 20: + IC(0.000 ns) + CELL(0.400 ns) = 9.200 ns; Loc. = LC7_E28; Fanout = 2; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[18]~COUT'
        Info: 21: + IC(0.000 ns) + CELL(0.400 ns) = 9.600 ns; Loc. = LC8_E28; Fanout = 1; COMB Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[19]~COUT'
        Info: 22: + IC(0.500 ns) + CELL(1.100 ns) = 11.200 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]'
        Info: Total cell delay = 9.700 ns ( 86.61 % )
        Info: Total interconnect delay = 1.500 ns ( 13.39 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.600 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]'
            Info: Total cell delay = 1.400 ns ( 38.89 % )
            Info: Total interconnect delay = 2.200 ns ( 61.11 % )
        Info: - Longest clock path from clock "clk" to source register is 3.600 ns
            Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'
            Info: 2: + IC(2.200 ns) + CELL(0.000 ns) = 3.600 ns; Loc. = LC5_E24; Fanout = 2; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[0]'
            Info: Total cell delay = 1.400 ns ( 38.89 % )
            Info: Total interconnect delay = 2.200 ns ( 61.11 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Micro setup delay of destination is 1.400 ns
Info: tsu for register "count_00_99:comb_12|count_0_9:comb_5|count_out[0]" (data pin = "enable", clock pin = "clk") is 2.200 ns
    Info: + Longest pin to register delay is 11.200 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'
        Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 11.200 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12|count_0_9:comb_5|count_out[0]'
        Info: Total cell delay = 7.900 ns ( 70.54 % )
        Info: Total interconnect delay = 3.300 ns ( 29.46 % )
    Info: + Micro setup delay of destination is 1.400 ns
    Info: - Shortest clock path from clock "clk" to destination register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12|count_0_9:comb_5|count_out[0]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
Info: tco from clock "clk" to destination pin "seg7_out[6]" through register "count_00_99:comb_12|count_0_9:comb_6|count_out[1]" is 28.400 ns
    Info: + Longest clock path from clock "clk" to source register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E19; Fanout = 5; REG Node = 'count_00_99:comb_12|count_0_9:comb_6|count_out[1]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro clock to output delay of source is 0.700 ns
    Info: + Longest register to pin delay is 17.300 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_E19; Fanout = 5; REG Node = 'count_00_99:comb_12|count_0_9:comb_6|count_out[1]'
        Info: 2: + IC(1.600 ns) + CELL(2.200 ns) = 3.800 ns; Loc. = LC7_E20; Fanout = 7; COMB Node = 'count_out[1]~5'
        Info: 3: + IC(2.100 ns) + CELL(2.200 ns) = 8.100 ns; Loc. = LC7_E31; Fanout = 1; COMB Node = 'bcd_to_seg7_1:comb_13|WideOr0~0'
        Info: 4: + IC(2.900 ns) + CELL(6.300 ns) = 17.300 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'seg7_out[6]'
        Info: Total cell delay = 10.700 ns ( 61.85 % )
        Info: Total interconnect delay = 6.600 ns ( 38.15 % )
Info: th for register "count_00_99:comb_12|count_0_9:comb_5|count_out[0]" (data pin = "enable", clock pin = "clk") is 0.900 ns
    Info: + Longest clock path from clock "clk" to destination register is 10.400 ns
        Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 38; CLK Node = 'clk'
        Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC1_E30; Fanout = 9; REG Node = 'freq_div:comb_10|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[20]'
        Info: 3: + IC(6.100 ns) + CELL(0.000 ns) = 10.400 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12|count_0_9:comb_5|count_out[0]'
        Info: Total cell delay = 2.100 ns ( 20.19 % )
        Info: Total interconnect delay = 8.300 ns ( 79.81 % )
    Info: + Micro hold delay of destination is 1.700 ns
    Info: - Shortest pin to register delay is 11.200 ns
        Info: 1: + IC(0.000 ns) + CELL(5.900 ns) = 5.900 ns; Loc. = PIN_47; Fanout = 4; PIN Node = 'enable'
        Info: 2: + IC(3.300 ns) + CELL(2.000 ns) = 11.200 ns; Loc. = LC4_E20; Fanout = 6; REG Node = 'count_00_99:comb_12|count_0_9:comb_5|count_out[0]'
        Info: Total cell delay = 7.900 ns ( 70.54 % )
        Info: Total interconnect delay = 3.300 ns ( 29.46 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 187 megabytes
    Info: Processing ended: Thu Jun 18 11:06:33 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


