-- generated by newgenasym Thu Jul 29 12:29:58 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity erni64785 is
    port (    
	A:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1);    
	B:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1);    
	C:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1);    
	D:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1);    
	E:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1);    
	F:         INOUT  STD_LOGIC_VECTOR (22 DOWNTO 1));
end erni64785;
