// Seed: 3380101634
module module_0 #(
    parameter id_1 = 32'd79
) ();
  wire  _id_1;
  logic id_2 = id_2[1==id_1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire id_5;
  logic [1 'b0 -  -1 'd0 : 1] id_6 = -1;
endmodule
module module_2 #(
    parameter id_10 = 32'd87,
    parameter id_8  = 32'd25
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  inout wire id_9;
  input wire _id_8;
  output wire id_7;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire id_6;
  output logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5[id_8<!id_10] = -1;
  logic id_11;
  wire id_12;
  logic [-1 : -1 'b0] id_13;
endmodule
