Intentionally use usb and fpga to create a opensource logic analyzer.The initial project is create with xilinx. But probably, we will use both altera & xilinx as the core. The Verilog HDL will be used.Will need PC(windows) GUI and USB device driver.

使用USB与FPGA制作开源的逻辑分析仪。最初的工程是基于XILINX的，很有可能会改成兼容ALTERA与XILINX，要涉及PC端的界面与USB驱动。

Chinese developers please join our QQ Group(23211519).