
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 200000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Secure Berti: OFF
Berti: OFF
Berti Fill: OFF
On commit prefetching: OFF
L2 LLC Bypass speculative loads: OFF
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs /home/sumon/secure_berti/Berti_Baseline/../../traces/spec/649.fotonik3d_s-1176B.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
L1I has LRU replacement policy
CPU 0 L1D IP-based stride prefetcher
L1D has LRU replacement policy
L2C has LRU replacement policy
LLC has LRU replacement policy
Heartbeat CPU 0 instructions: 10000000 cycles: 2902840 heartbeat IPC: 3.4449 cumulative IPC: 3.4449 (Simulation time: 0 hr 0 min 18 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5805575 heartbeat IPC: 3.44503 cumulative IPC: 3.44496 (Simulation time: 0 hr 0 min 36 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8708321 heartbeat IPC: 3.44501 cumulative IPC: 3.44498 (Simulation time: 0 hr 0 min 54 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 11611072 heartbeat IPC: 3.44501 cumulative IPC: 3.44499 (Simulation time: 0 hr 1 min 12 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 14513817 heartbeat IPC: 3.44501 cumulative IPC: 3.44499 (Simulation time: 0 hr 1 min 30 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 14513817 (Simulation time: 0 hr 1 min 30 sec) 

Heartbeat CPU 0 instructions: 60000003 cycles: 24508056 heartbeat IPC: 1.00058 cumulative IPC: 1.00058 (Simulation time: 0 hr 1 min 50 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 34503226 heartbeat IPC: 1.00048 cumulative IPC: 1.00053 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 44501895 heartbeat IPC: 1.00013 cumulative IPC: 1.0004 (Simulation time: 0 hr 2 min 29 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 54497266 heartbeat IPC: 1.00046 cumulative IPC: 1.00041 (Simulation time: 0 hr 2 min 48 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 64495203 heartbeat IPC: 1.00021 cumulative IPC: 1.00037 (Simulation time: 0 hr 3 min 8 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 74489666 heartbeat IPC: 1.00055 cumulative IPC: 1.0004 (Simulation time: 0 hr 3 min 27 sec) 
Heartbeat CPU 0 instructions: 120000001 cycles: 84486381 heartbeat IPC: 1.00033 cumulative IPC: 1.00039 (Simulation time: 0 hr 3 min 47 sec) 
Heartbeat CPU 0 instructions: 130000002 cycles: 94480844 heartbeat IPC: 1.00055 cumulative IPC: 1.00041 (Simulation time: 0 hr 4 min 6 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 104478842 heartbeat IPC: 1.0002 cumulative IPC: 1.00039 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 150000000 cycles: 114471692 heartbeat IPC: 1.00072 cumulative IPC: 1.00042 (Simulation time: 0 hr 4 min 45 sec) 
Heartbeat CPU 0 instructions: 160000000 cycles: 124468556 heartbeat IPC: 1.00031 cumulative IPC: 1.00041 (Simulation time: 0 hr 5 min 4 sec) 
Heartbeat CPU 0 instructions: 170000000 cycles: 134465237 heartbeat IPC: 1.00033 cumulative IPC: 1.0004 (Simulation time: 0 hr 5 min 24 sec) 
Heartbeat CPU 0 instructions: 180000001 cycles: 144458773 heartbeat IPC: 1.00065 cumulative IPC: 1.00042 (Simulation time: 0 hr 5 min 43 sec) 
Heartbeat CPU 0 instructions: 190000002 cycles: 154456480 heartbeat IPC: 1.00023 cumulative IPC: 1.00041 (Simulation time: 0 hr 6 min 2 sec) 
Heartbeat CPU 0 instructions: 200000003 cycles: 164451420 heartbeat IPC: 1.00051 cumulative IPC: 1.00042 (Simulation time: 0 hr 6 min 21 sec) 
Heartbeat CPU 0 instructions: 210000000 cycles: 174449477 heartbeat IPC: 1.00019 cumulative IPC: 1.0004 (Simulation time: 0 hr 6 min 40 sec) 
Heartbeat CPU 0 instructions: 220000000 cycles: 184445929 heartbeat IPC: 1.00035 cumulative IPC: 1.0004 (Simulation time: 0 hr 6 min 58 sec) 
Heartbeat CPU 0 instructions: 230000002 cycles: 194443070 heartbeat IPC: 1.00029 cumulative IPC: 1.00039 (Simulation time: 0 hr 7 min 17 sec) 
Heartbeat CPU 0 instructions: 240000000 cycles: 204438817 heartbeat IPC: 1.00043 cumulative IPC: 1.00039 (Simulation time: 0 hr 7 min 36 sec) 
Heartbeat CPU 0 instructions: 250000002 cycles: 214434899 heartbeat IPC: 1.00039 cumulative IPC: 1.00039 (Simulation time: 0 hr 7 min 55 sec) 
Finished CPU 0 instructions: 200000001 cycles: 199921082 cumulative IPC: 1.00039 (Simulation time: 0 hr 7 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.00039 instructions: 200000001 cycles: 199921082
ITLB TOTAL     ACCESS:   28071913  HIT:   28071913  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB Test counter:          0
ITLB LOAD TRANSLATION ACCESS:   28071913  HIT:   28071913  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
ITLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
ITLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
ITLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
ITLB COMMIT LATE MSHR PREFETCHES: 0
ITLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: -nan cycles
ITLB AVERAGE MISS LATENCY LOAD: -nan cycles
ITLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
ITLB AVERAGE MSHR OCCUPANCY: 0
ITLB MSHR FULL: 0
ITLB RQ	ACCESS:   35092188	FORWARD:          0	MERGED:    7020276	TO_CACHE:   28071912

DTLB TOTAL     ACCESS:   32257005  HIT:   32210035  MISS:      46970  HIT %:    99.8544  MISS %:   0.145612   MPKI: 0.23485
DTLB Test counter:          0
DTLB LOAD TRANSLATION ACCESS:   32257005  HIT:   32210035  MISS:      46970  HIT %:    99.8544  MISS %:   0.145612   MPKI: 0.23485
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
DTLB COMMIT LATE MSHR PREFETCHES: 0
DTLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 89.0755 cycles
DTLB AVERAGE MISS LATENCY LOAD: -nan cycles
DTLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
DTLB AVERAGE MSHR OCCUPANCY: 0.00424911
DTLB MSHR FULL: 0
DTLB RQ	ACCESS:   49974652	FORWARD:          0	MERGED:   17714458	TO_CACHE:   32260194

STLB TOTAL     ACCESS:    4120181  HIT:    4092735  MISS:      27446  HIT %:    99.3339  MISS %:   0.666136   MPKI: 0.13723
STLB Test counter:          0
STLB LOAD TRANSLATION ACCESS:      46970  HIT:      19524  MISS:      27446  HIT %:     41.567  MISS %:     58.433   MPKI: 0.13723
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:    4073211  HIT:    4073211  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
STLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
STLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
STLB COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
STLB COMMIT LATE MSHR PREFETCHES: 0
STLB MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 136.768 cycles
STLB AVERAGE MISS LATENCY LOAD: -nan cycles
STLB AVERAGE MISS LATENCY PREFETCH: -nan cycles
STLB AVERAGE MSHR OCCUPANCY: 0.000896805
STLB MSHR FULL: 0
STLB RQ	ACCESS:   12039359	FORWARD:          0	MERGED:    7919178	TO_CACHE:    4120181

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   57929771  HIT:   55276967  MISS:    2652804  HIT %:    95.4207  MISS %:    4.57934   MPKI: 13.264
L1D Test counter:          0
L1D LOAD      ACCESS:   35702915  HIT:   35376183  MISS:     557369  HIT %:    99.0849  MISS %:   0.915141   MPKI: 1.63366
L1D RFO       ACCESS:   14035532  HIT:   14032466  MISS:       3066  HIT %:    99.9782  MISS %:  0.0218446   MPKI: 0.01533
L1D PREFETCH  ACCESS:    8191324  HIT:    5868318  MISS:    2323006  HIT %:    71.6407  MISS %:    28.3593   MPKI: 11.615
L1D PREFETCH  REQUESTED:   24285212  ISSUED:   24285212  USEFUL:    2316951  USELESS:       6067
L1D USEFUL LOAD PREFETCHES:    2316951 PREFETCH ISSUED TO LOWER LEVEL:    2581830  ACCURACY: 89.7406
L1D TIMELY PREFETCHES:    2316951 LATE PREFETCHES: 258744 DROPPED PREFETCHES: 0
L1D COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 1355 UNCOVERED: 0
L1D COMMIT LATE MSHR PREFETCHES: 0
L1D MPKI TOTAL: 2.78684 MSHR LATE: 1.29372 PQ LATE: 0.006775 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 2581752 DIFFERENT FILL-ORIGIN LEVEL: 78
L1D AVERAGE MISS LATENCY: 122.717 cycles
L1D AVERAGE MISS LATENCY LOAD: 26.8935 cycles
L1D AVERAGE MISS LATENCY PREFETCH: 136.336 cycles
L1D AVERAGE MSHR OCCUPANCY: 1.88199
L1D MSHR FULL: 0
L1D RQ	ACCESS:   70165928	FORWARD:          0	MERGED:   34231929	TO_CACHE:   35933554
L1D WQ	ACCESS:   14041098	FORWARD:        445	MERGED:          0	TO_CACHE:   14041098
L1D PQ	ACCESS:   12292823	FORWARD:          0	MERGED:     300434	TO_CACHE:   11992389

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 16565525
L1D ROI Sum of L1D PQ occupancy: 161822113
L1D PREFETCHES PUSHED FROM L2C: 0
404bb2: 55
40452b: 55
404533: 55
405c2a: 104
404b43: 137
405d70: 277
405cd4: 438
405bd6: 438
404a26: 438
404561: 438
404a74: 438
405b8e: 438
405bdd: 438
404b33: 438
404bb7: 438
404580: 438
404bfc: 438
40450c: 438
4043c6: 438
404552: 438
405ac3: 438
404578: 438
404375: 438
405bc0: 438
40451c: 438
405b0d: 438
404be8: 438
405e1a: 438
405d16: 438
405acd: 438
405d1d: 438
405b23: 438
405ce0: 438
405d00: 438
404ba3: 438
405d6a: 545
405c30: 686
405d32: 6572
405bf2: 8333
405dec: 70568
405cac: 71215
405df2: 77305
405cb2: 78123
L1I TOTAL     ACCESS:   35092188  HIT:   35092188  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I Test counter:          0
L1I LOAD      ACCESS:   35092188  HIT:   35092188  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1I TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1I COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L1I COMMIT LATE MSHR PREFETCHES: 0
L1I MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: -nan cycles
L1I AVERAGE MISS LATENCY LOAD: -nan cycles
L1I AVERAGE MISS LATENCY PREFETCH: -nan cycles
L1I AVERAGE MSHR OCCUPANCY: 0
L1I MSHR FULL: 0
L1I RQ	ACCESS:   45636639	FORWARD:          0	MERGED:   10544451	TO_CACHE:   35092188

BTB TOTAL     ACCESS:    3509175  HIT:    3509166  MISS:          9  HIT %:    99.9997  MISS %: 0.000256471   MPKI: 4.5e-05
BTB Test counter:          0
BTB BRANCH_DIRECT_JUMP	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_CONDITIONAL	ACCESS:    3506547  HIT:    3506544  MISS:          3
BTB BRANCH_DIRECT_CALL	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_INDIRECT_CALL	ACCESS:          0  HIT:          0  MISS:          0
BTB BRANCH_RETURN	ACCESS:        876  HIT:        874  MISS:          2
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    4437303  HIT:    2677177  MISS:    1760126  HIT %:    60.3334  MISS %:    39.6666   MPKI: 8.80063
L2C Test counter:          0
L2C LOAD      ACCESS:      67988  HIT:      28899  MISS:      39089  HIT %:     42.506  MISS %:     57.494   MPKI: 0.195445
L2C DATA LOAD MPKI: 0.195445
L2C INSTRUCTION LOAD MPKI: 0
L2C RFO       ACCESS:       3066  HIT:       3048  MISS:         18  HIT %:    99.4129  MISS %:   0.587084   MPKI: 9e-05
L2C PREFETCH  ACCESS:    2581818  HIT:     864338  MISS:    1717480  HIT %:    33.4779  MISS %:    66.5221   MPKI: 8.5874
L2C DATA PREFETCH MPKI: 8.5874
L2C INSTRUCTION PREFETCH MPKI: 0
L2C WRITEBACK ACCESS:    1756977  HIT:    1756977  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
L2C LOAD TRANSLATION ACCESS:      27454  HIT:      23915  MISS:       3539  HIT %:    87.1093  MISS %:    12.8907   MPKI: 0.017695
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       1889  USELESS:    1715622
L2C USEFUL LOAD PREFETCHES:       1889 PREFETCH ISSUED TO LOWER LEVEL:    1717482  ACCURACY: 0.109987
L2C TIMELY PREFETCHES:       1889 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L2C COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
L2C COMMIT LATE MSHR PREFETCHES: 0
L2C MPKI TOTAL: 0.195445 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 30 DIFFERENT FILL-ORIGIN LEVEL: 0
L2C AVERAGE MISS LATENCY: 194.449 cycles
L2C AVERAGE MISS LATENCY LOAD: 198.537 cycles
L2C AVERAGE MISS LATENCY PREFETCH: 194.349 cycles
L2C AVERAGE MSHR OCCUPANCY: 0.537652
L2C MSHR FULL: 0
L2C RQ	ACCESS:      98508	FORWARD:          0	MERGED:          0	TO_CACHE:      98508
L2C WQ	ACCESS:    1756977	FORWARD:          0	MERGED:          0	TO_CACHE:    1756977
L2C PQ	ACCESS:    2581830	FORWARD:          0	MERGED:          0	TO_CACHE:    2581830

L2C Instructions Evicting Data 0
L2C Translations Evicting Data 3531
L2C Data Evicting Data 1753053
L2C Instructions Evicting Instructions 0
L2C Translations Evicting Instructions 0
L2C Data Evicting Instructions 0
L2C Instructions Evicting Translations 0
L2C Translations Evicting Translations 8
L2C Data Evicting Translations 3534
L2C Dense regions hint from L2: 0
405d32: 1
404375: 1
405b0d: 3
405e1a: 3
405ac3: 3
405b23: 3
404a26: 3
405d00: 4
404a74: 4
405d16: 4
405bd6: 4
405acd: 5
405d1d: 5
405bc0: 5
405bdd: 5
4043c6: 5
404ba3: 10
405bf2: 12
40451c: 13
40450c: 13
405c2a: 21
405d6a: 33
404533: 55
404b43: 55
404bb2: 55
40452b: 55
405d70: 57
404b33: 62
404580: 65
404be8: 68
405c30: 69
404bfc: 69
404561: 69
404552: 80
404578: 87
405df2: 9107
405cb2: 9464
405dec: 9728
405cac: 9784
PSCL5 TOTAL     ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 Test counter:          0
PSCL5 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL5 COMMIT LATE MSHR PREFETCHES: 0
PSCL5 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 Test counter:          0
PSCL4 LOAD TRANSLATION ACCESS:      27446  HIT:      27446  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL4 COMMIT LATE MSHR PREFETCHES: 0
PSCL4 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:      27383  HIT:      27378  MISS:          5  HIT %:    99.9817  MISS %:  0.0182595   MPKI: 2.5e-05
PSCL3 Test counter:          0
PSCL3 LOAD TRANSLATION ACCESS:      27383  HIT:      27378  MISS:          5  HIT %:    99.9817  MISS %:  0.0182595   MPKI: 2.5e-05
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL3 COMMIT LATE MSHR PREFETCHES: 0
PSCL3 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:      27446  HIT:      27353  MISS:         93  HIT %:    99.6612  MISS %:   0.338847   MPKI: 0.000465
PSCL2 Test counter:          0
PSCL2 LOAD TRANSLATION ACCESS:      27446  HIT:      27353  MISS:         93  HIT %:    99.6612  MISS %:   0.338847   MPKI: 0.000465
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
PSCL2 COMMIT LATE MSHR PREFETCHES: 0
PSCL2 MPKI TOTAL: 0 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:    3513193  HIT:    1754104  MISS:    1759089  HIT %:    49.9291  MISS %:    50.0709   MPKI: 8.79544
LLC Test counter:          0
LLC LOAD      ACCESS:      39089  HIT:        348  MISS:      38741  HIT %:   0.890276  MISS %:    99.1097   MPKI: 0.193705
LLC RFO       ACCESS:         18  HIT:         18  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
LLC PREFETCH  ACCESS:    1717480  HIT:        689  MISS:    1716791  HIT %:  0.0401169  MISS %:    99.9599   MPKI: 8.58395
LLC WRITEBACK ACCESS:    1753067  HIT:    1753049  MISS:         18  HIT %:     99.999  MISS %: 0.00102677   MPKI: 9e-05
LLC LOAD TRANSLATION ACCESS:       3539  HIT:          0  MISS:       3539  HIT %:          0  MISS %:        100   MPKI: 0.017695
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        269  USELESS:    1716738
LLC USEFUL LOAD PREFETCHES:        269 PREFETCH ISSUED TO LOWER LEVEL:    1716792  ACCURACY: 0.0156688
LLC TIMELY PREFETCHES:        269 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC COMMIT LATE PREFETCHES: 0 MISSED OPPORTUNITY: 0 LATE IN PQ: 0 UNCOVERED: 0
LLC COMMIT LATE MSHR PREFETCHES: 0
LLC MPKI TOTAL: 0.193705 MSHR LATE: 0 PQ LATE: 0 COMMIT LATE: 0 MISSED OPPORTUNITY: 0 UNCOVERED: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 164.542 cycles
LLC AVERAGE MISS LATENCY LOAD: 169.979 cycles
LLC AVERAGE MISS LATENCY PREFETCH: 164.412 cycles
LLC AVERAGE MSHR OCCUPANCY: 0.19554
LLC MSHR FULL: 0
LLC RQ	ACCESS:      42646	FORWARD:          0	MERGED:          0	TO_CACHE:      42646
LLC WQ	ACCESS:    1753067	FORWARD:          0	MERGED:          0	TO_CACHE:    1753067
LLC PQ	ACCESS:    1717482	FORWARD:          0	MERGED:          0	TO_CACHE:    1717482

LLC Dense regions hint to LLC: 0
405d32: 1
404375: 1
404b33: 1
404a26: 2
4043c6: 2
404b43: 2
405b0d: 3
405e1a: 3
405ac3: 3
405d00: 3
404a74: 3
405b23: 3
405d1d: 4
405d16: 4
405bd6: 4
405bdd: 4
405acd: 5
405bc0: 5
40450c: 9
404ba3: 9
40451c: 9
405bf2: 12
405c2a: 21
404533: 32
405d6a: 33
40452b: 35
404bb2: 38
404561: 44
404be8: 47
404bfc: 47
404580: 47
404552: 48
404578: 48
405d70: 57
405c30: 69
405df2: 9107
405cb2: 9464
405dec: 9728
405cac: 9784

RAW hits: 3188
Loads Generated: 70169114
Loads sent to L1D: 70165928
Stores Generated: 14041092
Stores sent to L1D: 14041098
Major fault: 0 Minor fault: 34498
Allocated PAGES: 34498
Total Load insts: 87706985
Total Non-spec loads: 8462180
Percentage of speculative loads: 90.3518
L1D response latency: 129.243 cycles
Load retirement latency: 216.292 cycles

CPU 0 L1D PC-based stride prefetcher final stats
Degree: 3

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     107477  ROW_BUFFER_MISS:    1651594
 DBUS_CONGESTED:         51
 WQ ROW_BUFFER_HIT:    1171334  ROW_BUFFER_MISS:     581607  FULL:          0

 AVG_CONGESTED_CYCLE: 5
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 2864182
0banks busy for write cycles: 31470
1banks busy for read cycles: 79092764
1banks busy for write cycles: 1729145
2banks busy for read cycles: 54107119
2banks busy for write cycles: 1705861
3banks busy for read cycles: 14553038
3banks busy for write cycles: 1669538
4banks busy for read cycles: 4517526
4banks busy for write cycles: 3314639
5banks busy for read cycles: 711641
5banks busy for write cycles: 2428873
6banks busy for read cycles: 71974
6banks busy for write cycles: 2981598
7banks busy for read cycles: 6991
7banks busy for write cycles: 4288434
8banks busy for read cycles: 5626
8banks busy for write cycles: 25840664

CPU 0 Branch Prediction Accuracy: 99.9751% MPKI: 0.00438 Average ROB Occupancy at Mispredict: 57.2683
Branch types
NOT_BRANCH: 196487519 98.2438%
BRANCH_DIRECT_JUMP: 876 0.000438%
BRANCH_INDIRECT: 0 0%
BRANCH_CONDITIONAL: 3509613 1.75481%
BRANCH_DIRECT_CALL: 876 0.000438%
BRANCH_INDIRECT_CALL: 0 0%
BRANCH_RETURN: 876 0.000438%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 34498
