INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'memory16384_16b' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'memory16384_16b'...
WARNING:sim - A core named 'memory16384_16b' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'memory16384_16b'...
Delivering associated files for 'memory16384_16b'...
Delivering EJava files for 'memory16384_16b'...
Generating implementation netlist for 'memory16384_16b'...
INFO:sim - Pre-processing HDL files for 'memory16384_16b'...
Running synthesis for 'memory16384_16b'
Running ngcbuild...
Writing VEO instantiation template for 'memory16384_16b'...
Writing Verilog behavioral simulation model for 'memory16384_16b'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memory16384_16b'...
Generating metadata file...
Generating ISE project...
XCO file found: memory16384_16b.xco
XMDF file found: memory16384_16b_xmdf.tcl
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt -view all -origin_type
imported
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/memory16384_16b.asy -view all -origin_type imported
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/memory16384_16b.ngc -view all -origin_type created
Checking file
"C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/P
rocessor/ipcore_dir/tmp/_cg/memory16384_16b.ngc" for project device match ...
File
"C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/P
rocessor/ipcore_dir/tmp/_cg/memory16384_16b.ngc" device information matches
project device.
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/memory16384_16b.sym -view all -origin_type imported
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/memory16384_16b.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementatio
   n/Processor/ipcore_dir/tmp/_cg/memory16384_16b.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/hilliara/Documents/School/CSSE/CSSE232/Processor/Repo/Implementation/Pr
ocessor/ipcore_dir/tmp/_cg/memory16384_16b.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memory16384_16b"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memory16384_16b'.
