vendor_name = ModelSim
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.qip
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reset_circuit.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/upper_zero_extender.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register32.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register1.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reducer.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux4to1.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux2to1.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/lower_zero_extender.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder1.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/data_memory.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd
source_file = 1, datapath.vwf
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_constraints.sdc
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/RV32I.cbx.xml
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_04d1.tdf
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.mif
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_s8j1.tdf
source_file = 1, C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/rv32i.ram0_data_memory_8ae84398.hdl.mif
design_name = cpu_test_sim
instance = comp, \outA[0]~output\, outA[0]~output, cpu_test_sim, 1
instance = comp, \outA[1]~output\, outA[1]~output, cpu_test_sim, 1
instance = comp, \outA[2]~output\, outA[2]~output, cpu_test_sim, 1
instance = comp, \outA[3]~output\, outA[3]~output, cpu_test_sim, 1
instance = comp, \outA[4]~output\, outA[4]~output, cpu_test_sim, 1
instance = comp, \outA[5]~output\, outA[5]~output, cpu_test_sim, 1
instance = comp, \outA[6]~output\, outA[6]~output, cpu_test_sim, 1
instance = comp, \outA[7]~output\, outA[7]~output, cpu_test_sim, 1
instance = comp, \outA[8]~output\, outA[8]~output, cpu_test_sim, 1
instance = comp, \outA[9]~output\, outA[9]~output, cpu_test_sim, 1
instance = comp, \outA[10]~output\, outA[10]~output, cpu_test_sim, 1
instance = comp, \outA[11]~output\, outA[11]~output, cpu_test_sim, 1
instance = comp, \outA[12]~output\, outA[12]~output, cpu_test_sim, 1
instance = comp, \outA[13]~output\, outA[13]~output, cpu_test_sim, 1
instance = comp, \outA[14]~output\, outA[14]~output, cpu_test_sim, 1
instance = comp, \outA[15]~output\, outA[15]~output, cpu_test_sim, 1
instance = comp, \outA[16]~output\, outA[16]~output, cpu_test_sim, 1
instance = comp, \outA[17]~output\, outA[17]~output, cpu_test_sim, 1
instance = comp, \outA[18]~output\, outA[18]~output, cpu_test_sim, 1
instance = comp, \outA[19]~output\, outA[19]~output, cpu_test_sim, 1
instance = comp, \outA[20]~output\, outA[20]~output, cpu_test_sim, 1
instance = comp, \outA[21]~output\, outA[21]~output, cpu_test_sim, 1
instance = comp, \outA[22]~output\, outA[22]~output, cpu_test_sim, 1
instance = comp, \outA[23]~output\, outA[23]~output, cpu_test_sim, 1
instance = comp, \outA[24]~output\, outA[24]~output, cpu_test_sim, 1
instance = comp, \outA[25]~output\, outA[25]~output, cpu_test_sim, 1
instance = comp, \outA[26]~output\, outA[26]~output, cpu_test_sim, 1
instance = comp, \outA[27]~output\, outA[27]~output, cpu_test_sim, 1
instance = comp, \outA[28]~output\, outA[28]~output, cpu_test_sim, 1
instance = comp, \outA[29]~output\, outA[29]~output, cpu_test_sim, 1
instance = comp, \outA[30]~output\, outA[30]~output, cpu_test_sim, 1
instance = comp, \outA[31]~output\, outA[31]~output, cpu_test_sim, 1
instance = comp, \outB[0]~output\, outB[0]~output, cpu_test_sim, 1
instance = comp, \outB[1]~output\, outB[1]~output, cpu_test_sim, 1
instance = comp, \outB[2]~output\, outB[2]~output, cpu_test_sim, 1
instance = comp, \outB[3]~output\, outB[3]~output, cpu_test_sim, 1
instance = comp, \outB[4]~output\, outB[4]~output, cpu_test_sim, 1
instance = comp, \outB[5]~output\, outB[5]~output, cpu_test_sim, 1
instance = comp, \outB[6]~output\, outB[6]~output, cpu_test_sim, 1
instance = comp, \outB[7]~output\, outB[7]~output, cpu_test_sim, 1
instance = comp, \outB[8]~output\, outB[8]~output, cpu_test_sim, 1
instance = comp, \outB[9]~output\, outB[9]~output, cpu_test_sim, 1
instance = comp, \outB[10]~output\, outB[10]~output, cpu_test_sim, 1
instance = comp, \outB[11]~output\, outB[11]~output, cpu_test_sim, 1
instance = comp, \outB[12]~output\, outB[12]~output, cpu_test_sim, 1
instance = comp, \outB[13]~output\, outB[13]~output, cpu_test_sim, 1
instance = comp, \outB[14]~output\, outB[14]~output, cpu_test_sim, 1
instance = comp, \outB[15]~output\, outB[15]~output, cpu_test_sim, 1
instance = comp, \outB[16]~output\, outB[16]~output, cpu_test_sim, 1
instance = comp, \outB[17]~output\, outB[17]~output, cpu_test_sim, 1
instance = comp, \outB[18]~output\, outB[18]~output, cpu_test_sim, 1
instance = comp, \outB[19]~output\, outB[19]~output, cpu_test_sim, 1
instance = comp, \outB[20]~output\, outB[20]~output, cpu_test_sim, 1
instance = comp, \outB[21]~output\, outB[21]~output, cpu_test_sim, 1
instance = comp, \outB[22]~output\, outB[22]~output, cpu_test_sim, 1
instance = comp, \outB[23]~output\, outB[23]~output, cpu_test_sim, 1
instance = comp, \outB[24]~output\, outB[24]~output, cpu_test_sim, 1
instance = comp, \outB[25]~output\, outB[25]~output, cpu_test_sim, 1
instance = comp, \outB[26]~output\, outB[26]~output, cpu_test_sim, 1
instance = comp, \outB[27]~output\, outB[27]~output, cpu_test_sim, 1
instance = comp, \outB[28]~output\, outB[28]~output, cpu_test_sim, 1
instance = comp, \outB[29]~output\, outB[29]~output, cpu_test_sim, 1
instance = comp, \outB[30]~output\, outB[30]~output, cpu_test_sim, 1
instance = comp, \outB[31]~output\, outB[31]~output, cpu_test_sim, 1
instance = comp, \outC~output\, outC~output, cpu_test_sim, 1
instance = comp, \outZ~output\, outZ~output, cpu_test_sim, 1
instance = comp, \outIR[0]~output\, outIR[0]~output, cpu_test_sim, 1
instance = comp, \outIR[1]~output\, outIR[1]~output, cpu_test_sim, 1
instance = comp, \outIR[2]~output\, outIR[2]~output, cpu_test_sim, 1
instance = comp, \outIR[3]~output\, outIR[3]~output, cpu_test_sim, 1
instance = comp, \outIR[4]~output\, outIR[4]~output, cpu_test_sim, 1
instance = comp, \outIR[5]~output\, outIR[5]~output, cpu_test_sim, 1
instance = comp, \outIR[6]~output\, outIR[6]~output, cpu_test_sim, 1
instance = comp, \outIR[7]~output\, outIR[7]~output, cpu_test_sim, 1
instance = comp, \outIR[8]~output\, outIR[8]~output, cpu_test_sim, 1
instance = comp, \outIR[9]~output\, outIR[9]~output, cpu_test_sim, 1
instance = comp, \outIR[10]~output\, outIR[10]~output, cpu_test_sim, 1
instance = comp, \outIR[11]~output\, outIR[11]~output, cpu_test_sim, 1
instance = comp, \outIR[12]~output\, outIR[12]~output, cpu_test_sim, 1
instance = comp, \outIR[13]~output\, outIR[13]~output, cpu_test_sim, 1
instance = comp, \outIR[14]~output\, outIR[14]~output, cpu_test_sim, 1
instance = comp, \outIR[15]~output\, outIR[15]~output, cpu_test_sim, 1
instance = comp, \outIR[16]~output\, outIR[16]~output, cpu_test_sim, 1
instance = comp, \outIR[17]~output\, outIR[17]~output, cpu_test_sim, 1
instance = comp, \outIR[18]~output\, outIR[18]~output, cpu_test_sim, 1
instance = comp, \outIR[19]~output\, outIR[19]~output, cpu_test_sim, 1
instance = comp, \outIR[20]~output\, outIR[20]~output, cpu_test_sim, 1
instance = comp, \outIR[21]~output\, outIR[21]~output, cpu_test_sim, 1
instance = comp, \outIR[22]~output\, outIR[22]~output, cpu_test_sim, 1
instance = comp, \outIR[23]~output\, outIR[23]~output, cpu_test_sim, 1
instance = comp, \outIR[24]~output\, outIR[24]~output, cpu_test_sim, 1
instance = comp, \outIR[25]~output\, outIR[25]~output, cpu_test_sim, 1
instance = comp, \outIR[26]~output\, outIR[26]~output, cpu_test_sim, 1
instance = comp, \outIR[27]~output\, outIR[27]~output, cpu_test_sim, 1
instance = comp, \outIR[28]~output\, outIR[28]~output, cpu_test_sim, 1
instance = comp, \outIR[29]~output\, outIR[29]~output, cpu_test_sim, 1
instance = comp, \outIR[30]~output\, outIR[30]~output, cpu_test_sim, 1
instance = comp, \outIR[31]~output\, outIR[31]~output, cpu_test_sim, 1
instance = comp, \outPC[0]~output\, outPC[0]~output, cpu_test_sim, 1
instance = comp, \outPC[1]~output\, outPC[1]~output, cpu_test_sim, 1
instance = comp, \outPC[2]~output\, outPC[2]~output, cpu_test_sim, 1
instance = comp, \outPC[3]~output\, outPC[3]~output, cpu_test_sim, 1
instance = comp, \outPC[4]~output\, outPC[4]~output, cpu_test_sim, 1
instance = comp, \outPC[5]~output\, outPC[5]~output, cpu_test_sim, 1
instance = comp, \outPC[6]~output\, outPC[6]~output, cpu_test_sim, 1
instance = comp, \outPC[7]~output\, outPC[7]~output, cpu_test_sim, 1
instance = comp, \outPC[8]~output\, outPC[8]~output, cpu_test_sim, 1
instance = comp, \outPC[9]~output\, outPC[9]~output, cpu_test_sim, 1
instance = comp, \outPC[10]~output\, outPC[10]~output, cpu_test_sim, 1
instance = comp, \outPC[11]~output\, outPC[11]~output, cpu_test_sim, 1
instance = comp, \outPC[12]~output\, outPC[12]~output, cpu_test_sim, 1
instance = comp, \outPC[13]~output\, outPC[13]~output, cpu_test_sim, 1
instance = comp, \outPC[14]~output\, outPC[14]~output, cpu_test_sim, 1
instance = comp, \outPC[15]~output\, outPC[15]~output, cpu_test_sim, 1
instance = comp, \outPC[16]~output\, outPC[16]~output, cpu_test_sim, 1
instance = comp, \outPC[17]~output\, outPC[17]~output, cpu_test_sim, 1
instance = comp, \outPC[18]~output\, outPC[18]~output, cpu_test_sim, 1
instance = comp, \outPC[19]~output\, outPC[19]~output, cpu_test_sim, 1
instance = comp, \outPC[20]~output\, outPC[20]~output, cpu_test_sim, 1
instance = comp, \outPC[21]~output\, outPC[21]~output, cpu_test_sim, 1
instance = comp, \outPC[22]~output\, outPC[22]~output, cpu_test_sim, 1
instance = comp, \outPC[23]~output\, outPC[23]~output, cpu_test_sim, 1
instance = comp, \outPC[24]~output\, outPC[24]~output, cpu_test_sim, 1
instance = comp, \outPC[25]~output\, outPC[25]~output, cpu_test_sim, 1
instance = comp, \outPC[26]~output\, outPC[26]~output, cpu_test_sim, 1
instance = comp, \outPC[27]~output\, outPC[27]~output, cpu_test_sim, 1
instance = comp, \outPC[28]~output\, outPC[28]~output, cpu_test_sim, 1
instance = comp, \outPC[29]~output\, outPC[29]~output, cpu_test_sim, 1
instance = comp, \outPC[30]~output\, outPC[30]~output, cpu_test_sim, 1
instance = comp, \outPC[31]~output\, outPC[31]~output, cpu_test_sim, 1
instance = comp, \addrOut[0]~output\, addrOut[0]~output, cpu_test_sim, 1
instance = comp, \addrOut[1]~output\, addrOut[1]~output, cpu_test_sim, 1
instance = comp, \addrOut[2]~output\, addrOut[2]~output, cpu_test_sim, 1
instance = comp, \addrOut[3]~output\, addrOut[3]~output, cpu_test_sim, 1
instance = comp, \addrOut[4]~output\, addrOut[4]~output, cpu_test_sim, 1
instance = comp, \addrOut[5]~output\, addrOut[5]~output, cpu_test_sim, 1
instance = comp, \wEn~output\, wEn~output, cpu_test_sim, 1
instance = comp, \memDataOut[0]~output\, memDataOut[0]~output, cpu_test_sim, 1
instance = comp, \memDataOut[1]~output\, memDataOut[1]~output, cpu_test_sim, 1
instance = comp, \memDataOut[2]~output\, memDataOut[2]~output, cpu_test_sim, 1
instance = comp, \memDataOut[3]~output\, memDataOut[3]~output, cpu_test_sim, 1
instance = comp, \memDataOut[4]~output\, memDataOut[4]~output, cpu_test_sim, 1
instance = comp, \memDataOut[5]~output\, memDataOut[5]~output, cpu_test_sim, 1
instance = comp, \memDataOut[6]~output\, memDataOut[6]~output, cpu_test_sim, 1
instance = comp, \memDataOut[7]~output\, memDataOut[7]~output, cpu_test_sim, 1
instance = comp, \memDataOut[8]~output\, memDataOut[8]~output, cpu_test_sim, 1
instance = comp, \memDataOut[9]~output\, memDataOut[9]~output, cpu_test_sim, 1
instance = comp, \memDataOut[10]~output\, memDataOut[10]~output, cpu_test_sim, 1
instance = comp, \memDataOut[11]~output\, memDataOut[11]~output, cpu_test_sim, 1
instance = comp, \memDataOut[12]~output\, memDataOut[12]~output, cpu_test_sim, 1
instance = comp, \memDataOut[13]~output\, memDataOut[13]~output, cpu_test_sim, 1
instance = comp, \memDataOut[14]~output\, memDataOut[14]~output, cpu_test_sim, 1
instance = comp, \memDataOut[15]~output\, memDataOut[15]~output, cpu_test_sim, 1
instance = comp, \memDataOut[16]~output\, memDataOut[16]~output, cpu_test_sim, 1
instance = comp, \memDataOut[17]~output\, memDataOut[17]~output, cpu_test_sim, 1
instance = comp, \memDataOut[18]~output\, memDataOut[18]~output, cpu_test_sim, 1
instance = comp, \memDataOut[19]~output\, memDataOut[19]~output, cpu_test_sim, 1
instance = comp, \memDataOut[20]~output\, memDataOut[20]~output, cpu_test_sim, 1
instance = comp, \memDataOut[21]~output\, memDataOut[21]~output, cpu_test_sim, 1
instance = comp, \memDataOut[22]~output\, memDataOut[22]~output, cpu_test_sim, 1
instance = comp, \memDataOut[23]~output\, memDataOut[23]~output, cpu_test_sim, 1
instance = comp, \memDataOut[24]~output\, memDataOut[24]~output, cpu_test_sim, 1
instance = comp, \memDataOut[25]~output\, memDataOut[25]~output, cpu_test_sim, 1
instance = comp, \memDataOut[26]~output\, memDataOut[26]~output, cpu_test_sim, 1
instance = comp, \memDataOut[27]~output\, memDataOut[27]~output, cpu_test_sim, 1
instance = comp, \memDataOut[28]~output\, memDataOut[28]~output, cpu_test_sim, 1
instance = comp, \memDataOut[29]~output\, memDataOut[29]~output, cpu_test_sim, 1
instance = comp, \memDataOut[30]~output\, memDataOut[30]~output, cpu_test_sim, 1
instance = comp, \memDataOut[31]~output\, memDataOut[31]~output, cpu_test_sim, 1
instance = comp, \memDataIn[0]~output\, memDataIn[0]~output, cpu_test_sim, 1
instance = comp, \memDataIn[1]~output\, memDataIn[1]~output, cpu_test_sim, 1
instance = comp, \memDataIn[2]~output\, memDataIn[2]~output, cpu_test_sim, 1
instance = comp, \memDataIn[3]~output\, memDataIn[3]~output, cpu_test_sim, 1
instance = comp, \memDataIn[4]~output\, memDataIn[4]~output, cpu_test_sim, 1
instance = comp, \memDataIn[5]~output\, memDataIn[5]~output, cpu_test_sim, 1
instance = comp, \memDataIn[6]~output\, memDataIn[6]~output, cpu_test_sim, 1
instance = comp, \memDataIn[7]~output\, memDataIn[7]~output, cpu_test_sim, 1
instance = comp, \memDataIn[8]~output\, memDataIn[8]~output, cpu_test_sim, 1
instance = comp, \memDataIn[9]~output\, memDataIn[9]~output, cpu_test_sim, 1
instance = comp, \memDataIn[10]~output\, memDataIn[10]~output, cpu_test_sim, 1
instance = comp, \memDataIn[11]~output\, memDataIn[11]~output, cpu_test_sim, 1
instance = comp, \memDataIn[12]~output\, memDataIn[12]~output, cpu_test_sim, 1
instance = comp, \memDataIn[13]~output\, memDataIn[13]~output, cpu_test_sim, 1
instance = comp, \memDataIn[14]~output\, memDataIn[14]~output, cpu_test_sim, 1
instance = comp, \memDataIn[15]~output\, memDataIn[15]~output, cpu_test_sim, 1
instance = comp, \memDataIn[16]~output\, memDataIn[16]~output, cpu_test_sim, 1
instance = comp, \memDataIn[17]~output\, memDataIn[17]~output, cpu_test_sim, 1
instance = comp, \memDataIn[18]~output\, memDataIn[18]~output, cpu_test_sim, 1
instance = comp, \memDataIn[19]~output\, memDataIn[19]~output, cpu_test_sim, 1
instance = comp, \memDataIn[20]~output\, memDataIn[20]~output, cpu_test_sim, 1
instance = comp, \memDataIn[21]~output\, memDataIn[21]~output, cpu_test_sim, 1
instance = comp, \memDataIn[22]~output\, memDataIn[22]~output, cpu_test_sim, 1
instance = comp, \memDataIn[23]~output\, memDataIn[23]~output, cpu_test_sim, 1
instance = comp, \memDataIn[24]~output\, memDataIn[24]~output, cpu_test_sim, 1
instance = comp, \memDataIn[25]~output\, memDataIn[25]~output, cpu_test_sim, 1
instance = comp, \memDataIn[26]~output\, memDataIn[26]~output, cpu_test_sim, 1
instance = comp, \memDataIn[27]~output\, memDataIn[27]~output, cpu_test_sim, 1
instance = comp, \memDataIn[28]~output\, memDataIn[28]~output, cpu_test_sim, 1
instance = comp, \memDataIn[29]~output\, memDataIn[29]~output, cpu_test_sim, 1
instance = comp, \memDataIn[30]~output\, memDataIn[30]~output, cpu_test_sim, 1
instance = comp, \memDataIn[31]~output\, memDataIn[31]~output, cpu_test_sim, 1
instance = comp, \T_Info[0]~output\, T_Info[0]~output, cpu_test_sim, 1
instance = comp, \T_Info[1]~output\, T_Info[1]~output, cpu_test_sim, 1
instance = comp, \T_Info[2]~output\, T_Info[2]~output, cpu_test_sim, 1
instance = comp, \wen_mem~output\, wen_mem~output, cpu_test_sim, 1
instance = comp, \en_mem~output\, en_mem~output, cpu_test_sim, 1
instance = comp, \cpuClk~input\, cpuClk~input, cpu_test_sim, 1
instance = comp, \cpuClk~inputclkctrl\, cpuClk~inputclkctrl, cpu_test_sim, 1
instance = comp, \memClk~input\, memClk~input, cpu_test_sim, 1
instance = comp, \memClk~inputclkctrl\, memClk~inputclkctrl, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|current_state.T0~0\, main_processor|control_unit|current_state.T0~0, cpu_test_sim, 1
instance = comp, \rst~input\, rst~input, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk.clk0~0\, main_processor|reset|current_clk.clk0~0, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk.clk0\, main_processor|reset|current_clk.clk0, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk~9\, main_processor|reset|current_clk~9, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk.clk1\, main_processor|reset|current_clk.clk1, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk~8\, main_processor|reset|current_clk~8, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk.clk2\, main_processor|reset|current_clk.clk2, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk~6\, main_processor|reset|current_clk~6, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk~7\, main_processor|reset|current_clk~7, cpu_test_sim, 1
instance = comp, \main_processor|reset|current_clk.clk3\, main_processor|reset|current_clk.clk3, cpu_test_sim, 1
instance = comp, \main_processor|reset|enable_PD~4\, main_processor|reset|enable_PD~4, cpu_test_sim, 1
instance = comp, \main_processor|reset|enable_PD\, main_processor|reset|enable_PD, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|current_state.T0\, main_processor|control_unit|current_state.T0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|current_state.T1~0\, main_processor|control_unit|current_state.T1~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|current_state.T1\, main_processor|control_unit|current_state.T1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|current_state.T2\, main_processor|control_unit|current_state.T2, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Reg_Mux~0\, main_processor|control_unit|Reg_Mux~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|wen~2\, main_processor|control_unit|wen~2, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|wen~1\, main_processor|control_unit|wen~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|wen\, main_processor|control_unit|wen, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_IR~0\, main_processor|control_unit|Ld_IR~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_IR~0_wirecell\, main_processor|control_unit|Ld_IR~0_wirecell, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|memory_rtl_0|auto_generated|ram_block1a0~RAM_ENABLE_AND\, main_processor|dat|DataMemory|memory_rtl_0|auto_generated|ram_block1a0~RAM_ENABLE_AND, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~7\, main_processor|control_unit|ALU_op[0]~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[0]~32\, main_processor|dat|ProgramCounter|q_reg[0]~32, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2\, main_processor|control_unit|ALU_op[0]~2, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~8\, main_processor|control_unit|ALU_op[0]~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[0]~0\, main_processor|dat|MuxIm1|f[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~2\, main_processor|control_unit|Im_Mux2[1]~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[1]~34\, main_processor|dat|ProgramCounter|q_reg[1]~34, cpu_test_sim, 1
instance = comp, \main_processor|reset|clr_PC~0\, main_processor|reset|clr_PC~0, cpu_test_sim, 1
instance = comp, \main_processor|reset|clr_PC\, main_processor|reset|clr_PC, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~5\, main_processor|control_unit|ALU_op[0]~5, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_Z~0\, main_processor|control_unit|Clr_Z~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux31~2\, main_processor|dat|MuxData|Mux31~2, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|B_Mux~1\, main_processor|control_unit|B_Mux~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[2]~36\, main_processor|dat|ProgramCounter|q_reg[2]~36, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_C~0\, main_processor|control_unit|Clr_C~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux1~0\, main_processor|control_unit|Im_Mux1~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~6\, main_processor|control_unit|ALU_op[0]~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[3]~38\, main_processor|dat|ProgramCounter|q_reg[3]~38, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[3]~3\, main_processor|dat|MuxIm1|f[3]~3, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2_Duplicate_16\, main_processor|control_unit|ALU_op[0]~2_Duplicate_16, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[4]~40\, main_processor|dat|ProgramCounter|q_reg[4]~40, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux1~1\, main_processor|control_unit|Im_Mux1~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_PC~1\, main_processor|control_unit|Ld_PC~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_PC~0\, main_processor|control_unit|Ld_PC~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_PC~2\, main_processor|control_unit|Ld_PC~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[4]\, main_processor|dat|ProgramCounter|q_reg[4], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[5]~42\, main_processor|dat|ProgramCounter|q_reg[5]~42, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2_Duplicate\, main_processor|control_unit|ALU_op[0]~2_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[6]\, main_processor|dat|IR|q[6], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~3_Duplicate_9\, main_processor|control_unit|Im_Mux2[1]~3_Duplicate_9, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux7~0\, main_processor|control_unit|Mux7~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[0]~0\, main_processor|control_unit|Im_Mux2[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~3\, main_processor|control_unit|Im_Mux2[1]~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux24~2_Duplicate\, main_processor|dat|MuxIm2|Mux24~2_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux24~2\, main_processor|dat|ALU0|Mux24~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[6]~6\, main_processor|dat|MuxB|f[6]~6, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_B~0\, main_processor|control_unit|Clr_B~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_B~1\, main_processor|control_unit|Clr_B~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_B~0\, main_processor|control_unit|Ld_B~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_B~1\, main_processor|control_unit|Ld_B~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_B~2\, main_processor|control_unit|Ld_B~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[6]\, main_processor|dat|B|q[6], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux25~0_Duplicate\, main_processor|dat|MuxIm2|Mux25~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux27~2\, main_processor|dat|MuxIm2|Mux27~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[9]~feeder\, main_processor|dat|IR|q[9]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[9]\, main_processor|dat|IR|q[9], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[10]~feeder\, main_processor|dat|IR|q[10]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[10]\, main_processor|dat|IR|q[10], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[11]~feeder\, main_processor|dat|IR|q[11]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[11]\, main_processor|dat|IR|q[11], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[12]~feeder\, main_processor|dat|IR|q[12]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[12]\, main_processor|dat|IR|q[12], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2_Duplicate_13\, main_processor|control_unit|ALU_op[0]~2_Duplicate_13, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[13]\, main_processor|dat|IR|q[13], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[2]~2\, main_processor|dat|MuxA|f[2]~2, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_A~0\, main_processor|control_unit|Clr_A~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_A~0\, main_processor|control_unit|Ld_A~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_A~1\, main_processor|control_unit|Ld_A~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_A~2\, main_processor|control_unit|Ld_A~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[2]\, main_processor|dat|A|q[2], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Reg_Mux~1\, main_processor|control_unit|Reg_Mux~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[2]~2\, main_processor|dat|MuxReg|f[2]~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[3]~3\, main_processor|dat|MuxReg|f[3]~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[4]~4\, main_processor|dat|MuxReg|f[4]~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[5]~5\, main_processor|dat|MuxReg|f[5]~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[6]~6\, main_processor|dat|MuxReg|f[6]~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[7]~7\, main_processor|dat|MuxReg|f[7]~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[9]~9\, main_processor|dat|MuxIm1|f[9]~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[8]~feeder\, main_processor|dat|IR|q[8]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[8]\, main_processor|dat|IR|q[8], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[8]~8\, main_processor|dat|MuxB|f[8]~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[8]\, main_processor|dat|B|q[8], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux23~0\, main_processor|dat|MuxIm2|Mux23~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[8]~8\, main_processor|dat|MuxIm1|f[8]~8, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux7~0_Duplicate_3\, main_processor|control_unit|Mux7~0_Duplicate_3, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~5_Duplicate\, main_processor|control_unit|ALU_op[0]~5_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux24~1\, main_processor|dat|MuxIm2|Mux24~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~1\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux25~0\, main_processor|dat|MuxIm2|Mux25~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux26~0\, main_processor|dat|MuxIm2|Mux26~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux28~0\, main_processor|dat|MuxIm2|Mux28~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux27~1\, main_processor|dat|MuxIm2|Mux27~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~1\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux7~0_Duplicate\, main_processor|control_unit|Mux7~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux30~0\, main_processor|dat|MuxIm2|Mux30~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux30~1\, main_processor|dat|MuxIm2|Mux30~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~3_Duplicate_7\, main_processor|control_unit|Im_Mux2[1]~3_Duplicate_7, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[2]~1\, main_processor|dat|MuxIm1|f[2]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~1\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~2\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~2\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~2\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle0|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|s~0\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|s\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux21~0\, main_processor|dat|ALU0|Mux21~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux21~1\, main_processor|dat|ALU0|Mux21~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux21~2\, main_processor|dat|MuxData|Mux21~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[10]~10\, main_processor|dat|MuxA|f[10]~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[10]\, main_processor|dat|A|q[10], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[10]~10\, main_processor|dat|MuxIm1|f[10]~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle1|s\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux22~0\, main_processor|dat|ALU0|Mux22~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux22~1\, main_processor|dat|ALU0|Mux22~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux22~2\, main_processor|dat|MuxData|Mux22~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[9]~9\, main_processor|dat|MuxA|f[9]~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[9]\, main_processor|dat|A|q[9], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[9]~9\, main_processor|dat|MuxReg|f[9]~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[10]~10\, main_processor|dat|MuxReg|f[10]~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[11]~11\, main_processor|dat|MuxReg|f[11]~11, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~1\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~2\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle2|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle3|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux19~0\, main_processor|dat|MuxIm2|Mux19~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|s~0\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|s\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux18~0\, main_processor|dat|ALU0|Mux18~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[14]\, main_processor|dat|IR|q[14], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[13]~13\, main_processor|dat|MuxReg|f[13]~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[14]~14\, main_processor|dat|MuxB|f[14]~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[14]\, main_processor|dat|B|q[14], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[14]~14\, main_processor|dat|MuxReg|f[14]~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[18]~18\, main_processor|dat|MuxIm1|f[18]~18, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[15]\, main_processor|dat|IR|q[15], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux17~0\, main_processor|dat|MuxIm2|Mux17~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~1\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~2\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle1|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle3|s\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux16~0\, main_processor|dat|ALU0|Mux16~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[16]~16\, main_processor|dat|MuxIm1|f[16]~16, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[15]~15\, main_processor|dat|MuxIm1|f[15]~15, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux16~1\, main_processor|dat|ALU0|Mux16~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux16~2\, main_processor|dat|MuxData|Mux16~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[15]~15\, main_processor|dat|MuxB|f[15]~15, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[15]\, main_processor|dat|B|q[15], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux16~0\, main_processor|dat|MuxIm2|Mux16~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux16~2\, main_processor|dat|ALU0|Mux16~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle3|s\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux16~3\, main_processor|dat|ALU0|Mux16~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux16~4\, main_processor|dat|ALU0|Mux16~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux16~1\, main_processor|dat|MuxData|Mux16~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~1\, main_processor|control_unit|Im_Mux2[1]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[16]~16\, main_processor|dat|MuxB|f[16]~16, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[16]\, main_processor|dat|B|q[16], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux15~0\, main_processor|dat|MuxIm2|Mux15~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux15~2\, main_processor|dat|ALU0|Mux15~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux15~3\, main_processor|dat|ALU0|Mux15~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[17]~17\, main_processor|dat|MuxIm1|f[17]~17, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|s\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux15~0\, main_processor|dat|ALU0|Mux15~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux15~1\, main_processor|dat|ALU0|Mux15~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux15~4\, main_processor|dat|ALU0|Mux15~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux15~1\, main_processor|dat|MuxData|Mux15~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[17]~17\, main_processor|dat|MuxB|f[17]~17, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[17]\, main_processor|dat|B|q[17], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux14~0\, main_processor|dat|MuxIm2|Mux14~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux14~2\, main_processor|dat|ALU0|Mux14~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|s\, main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux14~3\, main_processor|dat|ALU0|Mux14~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~1\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~2\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle0|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|s\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux14~0\, main_processor|dat|ALU0|Mux14~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux14~1\, main_processor|dat|ALU0|Mux14~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux14~4\, main_processor|dat|ALU0|Mux14~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux14~1\, main_processor|dat|MuxData|Mux14~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[18]~18\, main_processor|dat|MuxB|f[18]~18, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[18]\, main_processor|dat|B|q[18], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux13~0\, main_processor|dat|MuxIm2|Mux13~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[19]~19\, main_processor|dat|MuxB|f[19]~19, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[19]\, main_processor|dat|B|q[19], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux12~0\, main_processor|dat|MuxIm2|Mux12~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|s\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux12~0\, main_processor|dat|ALU0|Mux12~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[20]~20\, main_processor|dat|MuxB|f[20]~20, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[20]\, main_processor|dat|B|q[20], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux11~0\, main_processor|dat|MuxIm2|Mux11~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux11~2\, main_processor|dat|ALU0|Mux11~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~1\, main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~2\, main_processor|dat|ALU0|add|cycle1|cycle0|cycle1|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle0|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle0|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|s\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux11~3\, main_processor|dat|ALU0|Mux11~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[19]~19\, main_processor|dat|MuxReg|f[19]~19, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[20]~20\, main_processor|dat|MuxReg|f[20]~20, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[21]~21\, main_processor|dat|MuxReg|f[21]~21, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux10~1\, main_processor|dat|MuxData|Mux10~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[23]~23\, main_processor|dat|MuxA|f[23]~23, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[23]\, main_processor|dat|A|q[23], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[23]~23\, main_processor|dat|MuxIm1|f[23]~23, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[22]~22\, main_processor|dat|MuxIm1|f[22]~22, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[22]~22\, main_processor|dat|MuxB|f[22]~22, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[22]\, main_processor|dat|B|q[22], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux9~0\, main_processor|dat|MuxIm2|Mux9~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~1\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~2\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle3|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|s\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux9~0\, main_processor|dat|ALU0|Mux9~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux9~1\, main_processor|dat|ALU0|Mux9~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~1\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~2\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle0|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux9~2\, main_processor|dat|ALU0|Mux9~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux9~3\, main_processor|dat|ALU0|Mux9~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux9~4\, main_processor|dat|ALU0|Mux9~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux9~1\, main_processor|dat|MuxData|Mux9~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux8~1\, main_processor|dat|MuxData|Mux8~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[29]~29\, main_processor|dat|MuxA|f[29]~29, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[29]\, main_processor|dat|A|q[29], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[29]~29\, main_processor|dat|MuxIm1|f[29]~29, cpu_test_sim, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a14\, main_memory|altsyncram_component|auto_generated|ram_block1a14, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[23]~23\, main_processor|dat|MuxReg|f[23]~23, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux7~0\, main_processor|dat|MuxIm2|Mux7~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[24]~24\, main_processor|dat|MuxA|f[24]~24, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[24]\, main_processor|dat|A|q[24], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[24]~24\, main_processor|dat|MuxIm1|f[24]~24, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~1\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~2\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux7~2\, main_processor|dat|ALU0|Mux7~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux7~3\, main_processor|dat|ALU0|Mux7~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[25]~25\, main_processor|dat|MuxB|f[25]~25, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[25]\, main_processor|dat|B|q[25], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[25]~25\, main_processor|dat|MuxReg|f[25]~25, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux5~0\, main_processor|dat|MuxIm2|Mux5~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~2\, main_processor|dat|ALU0|Mux5~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux6~0\, main_processor|dat|MuxIm2|Mux6~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|s\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~3\, main_processor|dat|ALU0|Mux5~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[27]~27\, main_processor|dat|MuxB|f[27]~27, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[27]\, main_processor|dat|B|q[27], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux4~0\, main_processor|dat|MuxIm2|Mux4~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~1\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~2\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle2|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~2\, main_processor|dat|ALU0|Mux4~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~3\, main_processor|dat|ALU0|Mux4~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[28]~28\, main_processor|dat|MuxB|f[28]~28, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[28]\, main_processor|dat|B|q[28], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux3~0\, main_processor|dat|MuxIm2|Mux3~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~2\, main_processor|dat|ALU0|Mux3~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~3\, main_processor|dat|ALU0|Mux3~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~1\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~1\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~2\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle2|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~2\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|s\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~0\, main_processor|dat|ALU0|Mux3~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~1\, main_processor|dat|ALU0|Mux3~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~4_Duplicate\, main_processor|dat|ALU0|Mux3~4_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[28]~28\, main_processor|dat|MuxA|f[28]~28, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[28]\, main_processor|dat|A|q[28], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[28]~28\, main_processor|dat|MuxIm1|f[28]~28, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle3|s\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~0\, main_processor|dat|ALU0|Mux4~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~1\, main_processor|dat|ALU0|Mux4~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~4_Duplicate\, main_processor|dat|ALU0|Mux4~4_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[27]~27\, main_processor|dat|MuxA|f[27]~27, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[27]\, main_processor|dat|A|q[27], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[27]~27\, main_processor|dat|MuxIm1|f[27]~27, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|s\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~0\, main_processor|dat|ALU0|Mux5~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~1\, main_processor|dat|ALU0|Mux5~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~4_Duplicate_Duplicate\, main_processor|dat|ALU0|Mux5~4_Duplicate_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[26]~26\, main_processor|dat|MuxB|f[26]~26, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[26]\, main_processor|dat|B|q[26], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[26]~26\, main_processor|dat|MuxReg|f[26]~26, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[27]~27\, main_processor|dat|MuxReg|f[27]~27, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[28]~28\, main_processor|dat|MuxReg|f[28]~28, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[29]~29\, main_processor|dat|MuxB|f[29]~29, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[29]\, main_processor|dat|B|q[29], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[29]~29\, main_processor|dat|MuxReg|f[29]~29, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux1~0\, main_processor|dat|MuxIm2|Mux1~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux2~0\, main_processor|dat|MuxIm2|Mux2~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~1\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~2\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~2\, main_processor|dat|ALU0|Mux1~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~3\, main_processor|dat|ALU0|Mux1~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~9\, main_processor|dat|ALU0|Mux31~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~7\, main_processor|dat|ALU0|Mux31~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle2|Cout~0_Duplicate\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle2|Cout~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~8\, main_processor|dat|ALU0|Mux31~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux0~0\, main_processor|dat|ALU0|Mux0~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux0~1_Duplicate_Duplicate\, main_processor|dat|ALU0|Mux0~1_Duplicate_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[31]~31\, main_processor|dat|MuxB|f[31]~31, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[31]\, main_processor|dat|B|q[31], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux0~0\, main_processor|dat|MuxIm2|Mux0~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle3|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle3|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~1\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~2\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle0|Cout~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle2|Cout~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~6_Duplicate\, main_processor|dat|ALU0|Mux31~6_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux0~1_Duplicate\, main_processor|dat|ALU0|Mux0~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[31]~31\, main_processor|dat|MuxA|f[31]~31, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[31]\, main_processor|dat|A|q[31], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[31]~31\, main_processor|dat|MuxIm1|f[31]~31, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle2|s\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~0\, main_processor|dat|ALU0|Mux1~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~1\, main_processor|dat|ALU0|Mux1~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~4_Duplicate\, main_processor|dat|ALU0|Mux1~4_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[30]~30\, main_processor|dat|MuxB|f[30]~30, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[30]\, main_processor|dat|B|q[30], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[30]~30\, main_processor|dat|MuxReg|f[30]~30, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[31]~31\, main_processor|dat|MuxReg|f[31]~31, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|memory_rtl_0|auto_generated|ram_block1a0\, main_processor|dat|DataMemory|memory_rtl_0|auto_generated|ram_block1a0, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~26\, main_processor|dat|DataMemory|data_out~26, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[26]\, main_processor|dat|DataMemory|data_out[26], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux5~0\, main_processor|dat|MuxData|Mux5~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~4_Duplicate\, main_processor|dat|ALU0|Mux5~4_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[26]~26\, main_processor|dat|MuxA|f[26]~26, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[26]\, main_processor|dat|A|q[26], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[26]~26\, main_processor|dat|MuxIm1|f[26]~26, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|s\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~0\, main_processor|dat|ALU0|Mux6~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~1\, main_processor|dat|ALU0|Mux6~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle2|cycle0|Cout~0_Duplicate\, main_processor|dat|ALU0|add|cycle1|cycle2|cycle0|Cout~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~2\, main_processor|dat|ALU0|Mux6~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~3\, main_processor|dat|ALU0|Mux6~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~4\, main_processor|dat|ALU0|Mux6~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[25]~25\, main_processor|dat|MuxA|f[25]~25, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[25]\, main_processor|dat|A|q[25], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[25]~25\, main_processor|dat|MuxIm1|f[25]~25, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle2|cycle0|s\, main_processor|dat|ALU0|sub|cycle1|cycle2|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux7~0\, main_processor|dat|ALU0|Mux7~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux7~1\, main_processor|dat|ALU0|Mux7~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux7~4\, main_processor|dat|ALU0|Mux7~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[24]~24\, main_processor|dat|MuxB|f[24]~24, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[24]\, main_processor|dat|B|q[24], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[24]~24\, main_processor|dat|MuxReg|f[24]~24, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~30\, main_processor|dat|DataMemory|data_out~30, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[30]\, main_processor|dat|DataMemory|data_out[30], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux1~0\, main_processor|dat|MuxData|Mux1~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[30]~30\, main_processor|dat|MuxA|f[30]~30, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[30]\, main_processor|dat|A|q[30], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[30]~30\, main_processor|dat|MuxIm1|f[30]~30, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|s\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~0\, main_processor|dat|ALU0|Mux2~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~1\, main_processor|dat|ALU0|Mux2~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~2\, main_processor|dat|ALU0|Mux2~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle3|cycle1|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|s\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~3\, main_processor|dat|ALU0|Mux2~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~4_Duplicate\, main_processor|dat|ALU0|Mux2~4_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux2~1_Duplicate_4\, main_processor|dat|MuxData|Mux2~1_Duplicate_4, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~22\, main_processor|dat|DataMemory|data_out~22, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[22]\, main_processor|dat|DataMemory|data_out[22], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux9~0\, main_processor|dat|MuxData|Mux9~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[22]~22\, main_processor|dat|MuxA|f[22]~22, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[22]\, main_processor|dat|A|q[22], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[22]~22\, main_processor|dat|MuxReg|f[22]~22, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~21\, main_processor|dat|DataMemory|data_out~21, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[21]\, main_processor|dat|DataMemory|data_out[21], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux10~0\, main_processor|dat|MuxData|Mux10~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[21]~21\, main_processor|dat|MuxB|f[21]~21, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[21]\, main_processor|dat|B|q[21], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux10~0\, main_processor|dat|MuxIm2|Mux10~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle1|s\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux10~0\, main_processor|dat|ALU0|Mux10~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux10~1\, main_processor|dat|ALU0|Mux10~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux10~2\, main_processor|dat|ALU0|Mux10~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux10~3\, main_processor|dat|ALU0|Mux10~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux10~4\, main_processor|dat|ALU0|Mux10~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[21]~21\, main_processor|dat|MuxA|f[21]~21, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[21]\, main_processor|dat|A|q[21], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[21]~21\, main_processor|dat|MuxIm1|f[21]~21, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|s\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux11~0\, main_processor|dat|ALU0|Mux11~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux11~1\, main_processor|dat|ALU0|Mux11~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux11~4\, main_processor|dat|ALU0|Mux11~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux11~1\, main_processor|dat|MuxData|Mux11~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~20\, main_processor|dat|DataMemory|data_out~20, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[20]\, main_processor|dat|DataMemory|data_out[20], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux11~0\, main_processor|dat|MuxData|Mux11~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[20]~20\, main_processor|dat|MuxA|f[20]~20, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[20]\, main_processor|dat|A|q[20], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[20]~20\, main_processor|dat|MuxIm1|f[20]~20, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux12~1\, main_processor|dat|ALU0|Mux12~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux12~2\, main_processor|dat|ALU0|Mux12~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux12~3\, main_processor|dat|ALU0|Mux12~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux12~4\, main_processor|dat|ALU0|Mux12~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux12~1\, main_processor|dat|MuxData|Mux12~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~18\, main_processor|dat|DataMemory|data_out~18, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[18]\, main_processor|dat|DataMemory|data_out[18], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux13~0\, main_processor|dat|MuxData|Mux13~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux13~1\, main_processor|dat|MuxData|Mux13~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~19\, main_processor|dat|DataMemory|data_out~19, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[19]\, main_processor|dat|DataMemory|data_out[19], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux12~0\, main_processor|dat|MuxData|Mux12~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[19]~19\, main_processor|dat|MuxA|f[19]~19, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[19]\, main_processor|dat|A|q[19], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[19]~19\, main_processor|dat|MuxIm1|f[19]~19, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle0|cycle2|s\, main_processor|dat|ALU0|sub|cycle1|cycle0|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux13~0\, main_processor|dat|ALU0|Mux13~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux13~1\, main_processor|dat|ALU0|Mux13~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux13~2\, main_processor|dat|ALU0|Mux13~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux13~3\, main_processor|dat|ALU0|Mux13~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux13~4\, main_processor|dat|ALU0|Mux13~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[18]~18\, main_processor|dat|MuxA|f[18]~18, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[18]\, main_processor|dat|A|q[18], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[18]~18\, main_processor|dat|MuxReg|f[18]~18, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~17\, main_processor|dat|DataMemory|data_out~17, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[17]\, main_processor|dat|DataMemory|data_out[17], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux14~0\, main_processor|dat|MuxData|Mux14~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[17]~17\, main_processor|dat|MuxA|f[17]~17, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[17]\, main_processor|dat|A|q[17], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[17]~17\, main_processor|dat|MuxReg|f[17]~17, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~16\, main_processor|dat|DataMemory|data_out~16, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[16]\, main_processor|dat|DataMemory|data_out[16], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux15~0\, main_processor|dat|MuxData|Mux15~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[16]~16\, main_processor|dat|MuxA|f[16]~16, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[16]\, main_processor|dat|A|q[16], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[16]~16\, main_processor|dat|MuxReg|f[16]~16, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~15\, main_processor|dat|DataMemory|data_out~15, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[15]\, main_processor|dat|DataMemory|data_out[15], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux16~0\, main_processor|dat|MuxData|Mux16~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[15]~15\, main_processor|dat|MuxA|f[15]~15, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[15]\, main_processor|dat|A|q[15], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[15]~15\, main_processor|dat|MuxReg|f[15]~15, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~14\, main_processor|dat|DataMemory|data_out~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[14]\, main_processor|dat|DataMemory|data_out[14], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux17~1\, main_processor|dat|MuxData|Mux17~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[14]~14\, main_processor|dat|MuxA|f[14]~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[14]\, main_processor|dat|A|q[14], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[14]~14\, main_processor|dat|MuxIm1|f[14]~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux18~1\, main_processor|dat|ALU0|Mux18~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux18~2\, main_processor|dat|MuxData|Mux18~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[13]~13\, main_processor|dat|MuxA|f[13]~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[13]\, main_processor|dat|A|q[13], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[13]~13\, main_processor|dat|MuxIm1|f[13]~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle0|s\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux19~0\, main_processor|dat|ALU0|Mux19~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux19~1\, main_processor|dat|ALU0|Mux19~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux19~2\, main_processor|dat|MuxData|Mux19~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[12]~12\, main_processor|dat|MuxB|f[12]~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[12]\, main_processor|dat|B|q[12], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[12]~12\, main_processor|dat|MuxReg|f[12]~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~8\, main_processor|dat|DataMemory|data_out~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[8]\, main_processor|dat|DataMemory|data_out[8], cpu_test_sim, 1
instance = comp, \main_memory|altsyncram_component|auto_generated|ram_block1a0\, main_memory|altsyncram_component|auto_generated|ram_block1a0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux23~1\, main_processor|dat|MuxData|Mux23~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[8]~8\, main_processor|dat|MuxA|f[8]~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[8]\, main_processor|dat|A|q[8], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[8]~8\, main_processor|dat|MuxReg|f[8]~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~13\, main_processor|dat|DataMemory|data_out~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[13]\, main_processor|dat|DataMemory|data_out[13], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux18~0\, main_processor|dat|MuxData|Mux18~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[13]~13\, main_processor|dat|MuxB|f[13]~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[13]\, main_processor|dat|B|q[13], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux18~0\, main_processor|dat|MuxIm2|Mux18~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux18~2\, main_processor|dat|ALU0|Mux18~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle1|s\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux18~3\, main_processor|dat|ALU0|Mux18~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux18~4\, main_processor|dat|ALU0|Mux18~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux18~1\, main_processor|dat|MuxData|Mux18~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~1\, main_processor|dat|DataMemory|data_out~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[1]\, main_processor|dat|DataMemory|data_out[1], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux30~0\, main_processor|dat|MuxData|Mux30~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[1]~1\, main_processor|dat|MuxA|f[1]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[1]\, main_processor|dat|A|q[1], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[1]~2\, main_processor|dat|MuxIm1|f[1]~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|s~0\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|s\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux30~0\, main_processor|dat|ALU0|Mux30~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux30~1\, main_processor|dat|ALU0|Mux30~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux30~2\, main_processor|dat|MuxData|Mux30~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[1]~1\, main_processor|dat|MuxB|f[1]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[1]\, main_processor|dat|B|q[1], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[1]~1\, main_processor|dat|MuxReg|f[1]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~12\, main_processor|dat|DataMemory|data_out~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[12]\, main_processor|dat|DataMemory|data_out[12], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux19~0\, main_processor|dat|MuxData|Mux19~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[12]~12\, main_processor|dat|MuxA|f[12]~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[12]\, main_processor|dat|A|q[12], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[12]~12\, main_processor|dat|MuxIm1|f[12]~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux19~2\, main_processor|dat|ALU0|Mux19~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle0|s\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux19~3\, main_processor|dat|ALU0|Mux19~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux19~4\, main_processor|dat|ALU0|Mux19~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux19~1\, main_processor|dat|MuxData|Mux19~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~11\, main_processor|dat|DataMemory|data_out~11, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[11]\, main_processor|dat|DataMemory|data_out[11], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux20~0\, main_processor|dat|MuxData|Mux20~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[11]~11\, main_processor|dat|MuxB|f[11]~11, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[11]\, main_processor|dat|B|q[11], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux20~0\, main_processor|dat|MuxIm2|Mux20~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux20~2\, main_processor|dat|ALU0|Mux20~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle3|s\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux20~3\, main_processor|dat|ALU0|Mux20~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux20~2\, main_processor|dat|MuxData|Mux20~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[11]~11\, main_processor|dat|MuxA|f[11]~11, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[11]\, main_processor|dat|A|q[11], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[11]~11\, main_processor|dat|MuxIm1|f[11]~11, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle3|s\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux20~0\, main_processor|dat|ALU0|Mux20~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux20~1\, main_processor|dat|ALU0|Mux20~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux20~4\, main_processor|dat|ALU0|Mux20~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux20~1\, main_processor|dat|MuxData|Mux20~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~10\, main_processor|dat|DataMemory|data_out~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[10]\, main_processor|dat|DataMemory|data_out[10], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux21~0\, main_processor|dat|MuxData|Mux21~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[10]~10\, main_processor|dat|MuxB|f[10]~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[10]\, main_processor|dat|B|q[10], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux21~0\, main_processor|dat|MuxIm2|Mux21~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux21~2\, main_processor|dat|ALU0|Mux21~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle2|s\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux21~3\, main_processor|dat|ALU0|Mux21~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux21~4\, main_processor|dat|ALU0|Mux21~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux21~1\, main_processor|dat|MuxData|Mux21~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~9\, main_processor|dat|DataMemory|data_out~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[9]\, main_processor|dat|DataMemory|data_out[9], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux22~0\, main_processor|dat|MuxData|Mux22~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[9]~9\, main_processor|dat|MuxB|f[9]~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[9]\, main_processor|dat|B|q[9], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux22~0\, main_processor|dat|MuxIm2|Mux22~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux22~2\, main_processor|dat|ALU0|Mux22~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle1|s\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux22~3\, main_processor|dat|ALU0|Mux22~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux22~4\, main_processor|dat|ALU0|Mux22~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux22~1\, main_processor|dat|MuxData|Mux22~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~3\, main_processor|dat|DataMemory|data_out~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[3]\, main_processor|dat|DataMemory|data_out[3], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux28~0\, main_processor|dat|MuxData|Mux28~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[3]~3\, main_processor|dat|MuxB|f[3]~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[3]\, main_processor|dat|B|q[3], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux28~0_Duplicate\, main_processor|dat|MuxIm2|Mux28~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux30~2\, main_processor|dat|MuxIm2|Mux30~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle3|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle0|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle0|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle1|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle1|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle3|s\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux24~3\, main_processor|dat|ALU0|Mux24~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux24~2\, main_processor|dat|MuxData|Mux24~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[7]~7\, main_processor|dat|MuxB|f[7]~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[7]\, main_processor|dat|B|q[7], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux24~0\, main_processor|dat|MuxIm2|Mux24~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~0\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle2|cycle0|s\, main_processor|dat|ALU0|sub|cycle0|cycle2|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux23~0\, main_processor|dat|ALU0|Mux23~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux23~1\, main_processor|dat|ALU0|Mux23~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux23~2\, main_processor|dat|ALU0|Mux23~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle2|cycle0|s\, main_processor|dat|ALU0|add|cycle0|cycle2|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux23~3\, main_processor|dat|ALU0|Mux23~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux23~0\, main_processor|dat|MuxData|Mux23~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux23~2\, main_processor|dat|MuxData|Mux23~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~6\, main_processor|dat|DataMemory|data_out~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[6]\, main_processor|dat|DataMemory|data_out[6], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux25~1\, main_processor|dat|MuxData|Mux25~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[6]~6\, main_processor|dat|MuxA|f[6]~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[6]\, main_processor|dat|A|q[6], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[6]~6\, main_processor|dat|MuxIm1|f[6]~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|s~0\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|s\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux24~0\, main_processor|dat|ALU0|Mux24~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux24~1\, main_processor|dat|ALU0|Mux24~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux24~4\, main_processor|dat|ALU0|Mux24~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux24~1\, main_processor|dat|MuxData|Mux24~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[7]\, main_processor|dat|IR|q[7], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~7\, main_processor|dat|DataMemory|data_out~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[7]\, main_processor|dat|DataMemory|data_out[7], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux24~0\, main_processor|dat|MuxData|Mux24~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[7]~7\, main_processor|dat|MuxA|f[7]~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[7]\, main_processor|dat|A|q[7], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[7]~7\, main_processor|dat|MuxIm1|f[7]~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle2|s\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux25~0\, main_processor|dat|ALU0|Mux25~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux25~1\, main_processor|dat|ALU0|Mux25~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux25~2\, main_processor|dat|ALU0|Mux25~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle2|s\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux25~3\, main_processor|dat|ALU0|Mux25~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux25~0\, main_processor|dat|MuxData|Mux25~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux25~2\, main_processor|dat|MuxData|Mux25~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~5\, main_processor|dat|DataMemory|data_out~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[5]\, main_processor|dat|DataMemory|data_out[5], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux26~0\, main_processor|dat|MuxData|Mux26~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[5]~5\, main_processor|dat|MuxB|f[5]~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[5]\, main_processor|dat|B|q[5], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux26~0_Duplicate\, main_processor|dat|MuxIm2|Mux26~0_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux26~2\, main_processor|dat|ALU0|Mux26~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle1|s\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux26~3\, main_processor|dat|ALU0|Mux26~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux26~2\, main_processor|dat|MuxData|Mux26~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[5]~5\, main_processor|dat|MuxA|f[5]~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[5]\, main_processor|dat|A|q[5], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[5]~5\, main_processor|dat|MuxIm1|f[5]~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle1|s\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux26~0\, main_processor|dat|ALU0|Mux26~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux26~1\, main_processor|dat|ALU0|Mux26~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux26~4\, main_processor|dat|ALU0|Mux26~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux26~1\, main_processor|dat|MuxData|Mux26~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[5]\, main_processor|dat|IR|q[5], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[5]\, main_processor|dat|ProgramCounter|q_reg[5], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~4\, main_processor|dat|DataMemory|data_out~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[4]\, main_processor|dat|DataMemory|data_out[4], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux27~1\, main_processor|dat|MuxData|Mux27~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[4]~4\, main_processor|dat|MuxB|f[4]~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[4]\, main_processor|dat|B|q[4], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux27~0\, main_processor|dat|MuxIm2|Mux27~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|s~0\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|s\, main_processor|dat|ALU0|sub|cycle0|cycle1|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux27~0\, main_processor|dat|ALU0|Mux27~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux27~1\, main_processor|dat|ALU0|Mux27~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle1|cycle0|s\, main_processor|dat|ALU0|add|cycle0|cycle1|cycle0|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux27~2\, main_processor|dat|ALU0|Mux27~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux27~3\, main_processor|dat|ALU0|Mux27~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux27~0\, main_processor|dat|MuxData|Mux27~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux27~2\, main_processor|dat|MuxData|Mux27~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[4]\, main_processor|dat|IR|q[4], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[4]~4\, main_processor|dat|MuxA|f[4]~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[4]\, main_processor|dat|A|q[4], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm1|f[4]~4\, main_processor|dat|MuxIm1|f[4]~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle3|s\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux28~0\, main_processor|dat|ALU0|Mux28~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux28~1\, main_processor|dat|ALU0|Mux28~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux28~2\, main_processor|dat|MuxData|Mux28~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[3]~3\, main_processor|dat|MuxA|f[3]~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[3]\, main_processor|dat|A|q[3], cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|reg_result~2\, main_processor|dat|ALU0|reg_result~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle3|s\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux28~2\, main_processor|dat|ALU0|Mux28~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux28~3\, main_processor|dat|ALU0|Mux28~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux28~4\, main_processor|dat|ALU0|Mux28~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux28~1\, main_processor|dat|MuxData|Mux28~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[3]\, main_processor|dat|IR|q[3], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[3]\, main_processor|dat|ProgramCounter|q_reg[3], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~2\, main_processor|dat|DataMemory|data_out~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[2]\, main_processor|dat|DataMemory|data_out[2], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux29~1\, main_processor|dat|MuxData|Mux29~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[2]~2\, main_processor|dat|MuxB|f[2]~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[2]\, main_processor|dat|B|q[2], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux29~0\, main_processor|dat|MuxIm2|Mux29~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|reg_result~1\, main_processor|dat|ALU0|reg_result~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle2|s\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux29~2\, main_processor|dat|ALU0|Mux29~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux29~3\, main_processor|dat|ALU0|Mux29~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle0|cycle2|s\, main_processor|dat|ALU0|sub|cycle0|cycle0|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux29~0\, main_processor|dat|ALU0|Mux29~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux29~1\, main_processor|dat|ALU0|Mux29~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux29~0\, main_processor|dat|MuxData|Mux29~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux29~2\, main_processor|dat|MuxData|Mux29~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[2]\, main_processor|dat|IR|q[2], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[2]\, main_processor|dat|ProgramCounter|q_reg[2], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~23\, main_processor|dat|DataMemory|data_out~23, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[23]\, main_processor|dat|DataMemory|data_out[23], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux8~0\, main_processor|dat|MuxData|Mux8~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[23]~23\, main_processor|dat|MuxB|f[23]~23, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[23]\, main_processor|dat|B|q[23], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux8~0\, main_processor|dat|MuxIm2|Mux8~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|s~0\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|s~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|s\, main_processor|dat|ALU0|add|cycle1|cycle1|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux8~2\, main_processor|dat|ALU0|Mux8~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux8~3\, main_processor|dat|ALU0|Mux8~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|s\, main_processor|dat|ALU0|sub|cycle1|cycle1|cycle3|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux8~0\, main_processor|dat|ALU0|Mux8~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux8~1\, main_processor|dat|ALU0|Mux8~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux8~4\, main_processor|dat|ALU0|Mux8~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~10\, main_processor|dat|ALU0|Equal0~10, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~9\, main_processor|dat|ALU0|Equal0~9, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~11\, main_processor|dat|ALU0|Equal0~11, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_Z~1\, main_processor|control_unit|Clr_Z~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Ld_C~0\, main_processor|control_unit|Ld_C~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_NEW_REG2\, main_processor|dat|Z|q_NEW_REG2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux3~4\, main_processor|dat|ALU0|Mux3~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM5_NEW_REG22\, main_processor|dat|Z|q_OTERM5_NEW_REG22, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux6~4_RTM026\, main_processor|dat|ALU0|Mux6~4_RTM026, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM5_NEW_REG24\, main_processor|dat|Z|q_OTERM5_NEW_REG24, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~3_Duplicate\, main_processor|dat|ALU0|Mux4~3_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux4~4\, main_processor|dat|ALU0|Mux4~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM5_NEW_REG20\, main_processor|dat|Z|q_OTERM5_NEW_REG20, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux5~4\, main_processor|dat|ALU0|Mux5~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM5_NEW_REG18\, main_processor|dat|Z|q_OTERM5_NEW_REG18, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~12\, main_processor|dat|ALU0|Equal0~12, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~5\, main_processor|dat|ALU0|Equal0~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~3\, main_processor|dat|ALU0|Equal0~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~1\, main_processor|dat|ALU0|Equal0~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~0\, main_processor|dat|ALU0|Equal0~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~2\, main_processor|dat|ALU0|Equal0~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~4\, main_processor|dat|ALU0|Equal0~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~7\, main_processor|dat|ALU0|Equal0~7, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux17~2\, main_processor|dat|ALU0|Mux17~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle3|cycle2|s\, main_processor|dat|ALU0|add|cycle0|cycle3|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux17~3\, main_processor|dat|ALU0|Mux17~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|sub|cycle0|cycle3|cycle2|s\, main_processor|dat|ALU0|sub|cycle0|cycle3|cycle2|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux17~0\, main_processor|dat|ALU0|Mux17~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux17~1\, main_processor|dat|ALU0|Mux17~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~6\, main_processor|dat|ALU0|Equal0~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~8\, main_processor|dat|ALU0|Equal0~8, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_NEW_REG0\, main_processor|dat|Z|q_NEW_REG0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~5_RTM08\, main_processor|dat|ALU0|Mux31~5_RTM08, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_NEW_REG6\, main_processor|dat|Z|q_OTERM7_NEW_REG6, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG46\, main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG46, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_OTERM5_OTERM45~feeder\, main_processor|dat|Z|q_OTERM7_OTERM5_OTERM45~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG44\, main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG44, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG40\, main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG40, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~6\, main_processor|dat|ALU0|Mux31~6, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG42\, main_processor|dat|Z|q_OTERM7_OTERM5_NEW_REG42, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux0~1\, main_processor|dat|ALU0|Mux0~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~4\, main_processor|dat|ALU0|Mux1~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_NEW_REG2\, main_processor|dat|Z|q_OTERM7_NEW_REG2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~3_Duplicate\, main_processor|dat|ALU0|Mux2~3_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux2~4\, main_processor|dat|ALU0|Mux2~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|Z|q_OTERM7_NEW_REG0\, main_processor|dat|Z|q_OTERM7_NEW_REG0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~13\, main_processor|dat|ALU0|Equal0~13, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Equal0~14\, main_processor|dat|ALU0|Equal0~14, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~0\, main_processor|dat|ALU0|Mux32~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~1\, main_processor|dat|ALU0|Mux32~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Clr_C~1\, main_processor|control_unit|Clr_C~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_NEW_REG12\, main_processor|dat|C|q_NEW_REG12, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM9~feeder\, main_processor|dat|C|q_OTERM9~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_NEW_REG8\, main_processor|dat|C|q_NEW_REG8, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_NEW_REG10\, main_processor|dat|C|q_NEW_REG10, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle1|cycle3|cycle2|Cout~0\, main_processor|dat|ALU0|add|cycle1|cycle3|cycle2|Cout~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_OTERM35~feeder\, main_processor|dat|C|q_OTERM15_OTERM17_OTERM35~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG34\, main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG34, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG28\, main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG28, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG32\, main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG32, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_OTERM31~feeder\, main_processor|dat|C|q_OTERM15_OTERM17_OTERM31~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG30\, main_processor|dat|C|q_OTERM15_OTERM17_NEW_REG30, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~3\, main_processor|dat|ALU0|Mux32~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_NEW_REG10\, main_processor|dat|C|q_OTERM15_NEW_REG10, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_NEW_REG12\, main_processor|dat|C|q_OTERM15_NEW_REG12, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM15_NEW_REG38\, main_processor|dat|C|q_OTERM15_OTERM15_NEW_REG38, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM15_OTERM37~feeder\, main_processor|dat|C|q_OTERM15_OTERM15_OTERM37~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|C|q_OTERM15_OTERM15_NEW_REG36\, main_processor|dat|C|q_OTERM15_OTERM15_NEW_REG36, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~2\, main_processor|dat|ALU0|Mux32~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~4\, main_processor|dat|ALU0|Mux32~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux32~5\, main_processor|dat|ALU0|Mux32~5, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux12~0\, main_processor|control_unit|Mux12~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Inc_PC~3\, main_processor|control_unit|Inc_PC~3, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Inc_PC~4\, main_processor|control_unit|Inc_PC~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[1]\, main_processor|dat|ProgramCounter|q_reg[1], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~25\, main_processor|dat|DataMemory|data_out~25, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[25]~feeder\, main_processor|dat|DataMemory|data_out[25]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[25]\, main_processor|dat|DataMemory|data_out[25], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux6~0\, main_processor|dat|MuxData|Mux6~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux6~1\, main_processor|dat|MuxData|Mux6~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[25]\, main_processor|dat|IR|q[25], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux4~0\, main_processor|control_unit|Mux4~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[0]~2_Duplicate_11\, main_processor|control_unit|ALU_op[0]~2_Duplicate_11, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[1]~4\, main_processor|control_unit|ALU_op[1]~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|reg_result~0\, main_processor|dat|ALU0|reg_result~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|add|cycle0|cycle0|cycle1|s\, main_processor|dat|ALU0|add|cycle0|cycle0|cycle1|s, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux30~2\, main_processor|dat|ALU0|Mux30~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux30~3\, main_processor|dat|ALU0|Mux30~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux30~4\, main_processor|dat|ALU0|Mux30~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux30~1\, main_processor|dat|MuxData|Mux30~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[1]\, main_processor|dat|IR|q[1], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~27\, main_processor|dat|DataMemory|data_out~27, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[27]\, main_processor|dat|DataMemory|data_out[27], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux4~0\, main_processor|dat|MuxData|Mux4~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux4~1\, main_processor|dat|MuxData|Mux4~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[27]\, main_processor|dat|IR|q[27], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~1_Duplicate\, main_processor|control_unit|Im_Mux2[1]~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Im_Mux2[1]~3_Duplicate\, main_processor|control_unit|Im_Mux2[1]~3_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxIm2|Mux31~0\, main_processor|dat|MuxIm2|Mux31~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~1\, main_processor|dat|ALU0|Mux31~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~2\, main_processor|dat|ALU0|Mux31~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~3\, main_processor|dat|ALU0|Mux31~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~0\, main_processor|dat|ALU0|Mux31~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~4\, main_processor|dat|ALU0|Mux31~4, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux31~5\, main_processor|dat|ALU0|Mux31~5, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~0\, main_processor|dat|DataMemory|data_out~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[0]\, main_processor|dat|DataMemory|data_out[0], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux31~0\, main_processor|dat|MuxData|Mux31~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux31~1\, main_processor|dat|MuxData|Mux31~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[0]\, main_processor|dat|IR|q[0], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[0]\, main_processor|dat|ProgramCounter|q_reg[0], cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~24\, main_processor|dat|DataMemory|data_out~24, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[24]\, main_processor|dat|DataMemory|data_out[24], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux7~0\, main_processor|dat|MuxData|Mux7~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux7~1\, main_processor|dat|MuxData|Mux7~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[24]\, main_processor|dat|IR|q[24], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux3~0\, main_processor|control_unit|Mux3~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|ALU_op[2]~3\, main_processor|control_unit|ALU_op[2]~3, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux17~0\, main_processor|dat|MuxData|Mux17~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux17~2\, main_processor|dat|MuxData|Mux17~2, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~28\, main_processor|dat|DataMemory|data_out~28, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[28]\, main_processor|dat|DataMemory|data_out[28], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux3~0\, main_processor|dat|MuxData|Mux3~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux3~1\, main_processor|dat|MuxData|Mux3~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[28]\, main_processor|dat|IR|q[28], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|B_Mux~0\, main_processor|control_unit|B_Mux~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxB|f[0]~0\, main_processor|dat|MuxB|f[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|B|q[0]\, main_processor|dat|B|q[0], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxReg|f[0]~0\, main_processor|dat|MuxReg|f[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~31\, main_processor|dat|DataMemory|data_out~31, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[31]\, main_processor|dat|DataMemory|data_out[31], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux0~0\, main_processor|dat|MuxData|Mux0~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux0~1\, main_processor|dat|MuxData|Mux0~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[31]~feeder\, main_processor|dat|IR|q[31]~feeder, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[31]\, main_processor|dat|IR|q[31], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux33~0\, main_processor|control_unit|Mux33~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|en~1\, main_processor|control_unit|en~1, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|en\, main_processor|control_unit|en, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|memory~41\, main_processor|dat|DataMemory|memory~41, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out~29\, main_processor|dat|DataMemory|data_out~29, cpu_test_sim, 1
instance = comp, \main_processor|dat|DataMemory|data_out[29]\, main_processor|dat|DataMemory|data_out[29], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux2~0\, main_processor|dat|MuxData|Mux2~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux2~1\, main_processor|dat|MuxData|Mux2~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[29]\, main_processor|dat|IR|q[29], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux19~0\, main_processor|control_unit|Mux19~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Data_Mux[0]~0\, main_processor|control_unit|Data_Mux[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux5~1\, main_processor|dat|MuxData|Mux5~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[26]\, main_processor|dat|IR|q[26], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Mux2~0\, main_processor|control_unit|Mux2~0, cpu_test_sim, 1
instance = comp, \main_processor|control_unit|Data_Mux[1]~1\, main_processor|control_unit|Data_Mux[1]~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|ALU0|Mux1~4_Duplicate_Duplicate\, main_processor|dat|ALU0|Mux1~4_Duplicate_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux1~1\, main_processor|dat|MuxData|Mux1~1, cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[30]\, main_processor|dat|IR|q[30], cpu_test_sim, 1
instance = comp, \main_processor|control_unit|A_Mux~0\, main_processor|control_unit|A_Mux~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxA|f[0]~0\, main_processor|dat|MuxA|f[0]~0, cpu_test_sim, 1
instance = comp, \main_processor|dat|A|q[0]\, main_processor|dat|A|q[0], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[16]\, main_processor|dat|IR|q[16], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[17]\, main_processor|dat|IR|q[17], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[18]\, main_processor|dat|IR|q[18], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[19]\, main_processor|dat|IR|q[19], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[20]\, main_processor|dat|IR|q[20], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[21]\, main_processor|dat|IR|q[21], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[22]\, main_processor|dat|IR|q[22], cpu_test_sim, 1
instance = comp, \main_processor|dat|IR|q[23]\, main_processor|dat|IR|q[23], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[6]~44\, main_processor|dat|ProgramCounter|q_reg[6]~44, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[6]\, main_processor|dat|ProgramCounter|q_reg[6], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[7]~46\, main_processor|dat|ProgramCounter|q_reg[7]~46, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[7]\, main_processor|dat|ProgramCounter|q_reg[7], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[8]~48\, main_processor|dat|ProgramCounter|q_reg[8]~48, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[8]\, main_processor|dat|ProgramCounter|q_reg[8], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[9]~50\, main_processor|dat|ProgramCounter|q_reg[9]~50, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[9]\, main_processor|dat|ProgramCounter|q_reg[9], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[10]~52\, main_processor|dat|ProgramCounter|q_reg[10]~52, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[10]\, main_processor|dat|ProgramCounter|q_reg[10], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[11]~54\, main_processor|dat|ProgramCounter|q_reg[11]~54, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[11]\, main_processor|dat|ProgramCounter|q_reg[11], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[12]~56\, main_processor|dat|ProgramCounter|q_reg[12]~56, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[12]\, main_processor|dat|ProgramCounter|q_reg[12], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[13]~58\, main_processor|dat|ProgramCounter|q_reg[13]~58, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[13]\, main_processor|dat|ProgramCounter|q_reg[13], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[14]~60\, main_processor|dat|ProgramCounter|q_reg[14]~60, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[14]\, main_processor|dat|ProgramCounter|q_reg[14], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[15]~62\, main_processor|dat|ProgramCounter|q_reg[15]~62, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[15]\, main_processor|dat|ProgramCounter|q_reg[15], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[16]~64\, main_processor|dat|ProgramCounter|q_reg[16]~64, cpu_test_sim, 1
instance = comp, \~GND\, ~GND, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[16]\, main_processor|dat|ProgramCounter|q_reg[16], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[17]~66\, main_processor|dat|ProgramCounter|q_reg[17]~66, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[17]\, main_processor|dat|ProgramCounter|q_reg[17], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[18]~68\, main_processor|dat|ProgramCounter|q_reg[18]~68, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[18]\, main_processor|dat|ProgramCounter|q_reg[18], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[19]~70\, main_processor|dat|ProgramCounter|q_reg[19]~70, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[19]\, main_processor|dat|ProgramCounter|q_reg[19], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[20]~72\, main_processor|dat|ProgramCounter|q_reg[20]~72, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[20]\, main_processor|dat|ProgramCounter|q_reg[20], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[21]~74\, main_processor|dat|ProgramCounter|q_reg[21]~74, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[21]\, main_processor|dat|ProgramCounter|q_reg[21], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[22]~76\, main_processor|dat|ProgramCounter|q_reg[22]~76, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[22]\, main_processor|dat|ProgramCounter|q_reg[22], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[23]~78\, main_processor|dat|ProgramCounter|q_reg[23]~78, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[23]\, main_processor|dat|ProgramCounter|q_reg[23], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[24]~80\, main_processor|dat|ProgramCounter|q_reg[24]~80, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[24]\, main_processor|dat|ProgramCounter|q_reg[24], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[25]~82\, main_processor|dat|ProgramCounter|q_reg[25]~82, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[25]\, main_processor|dat|ProgramCounter|q_reg[25], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[26]~84\, main_processor|dat|ProgramCounter|q_reg[26]~84, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[26]\, main_processor|dat|ProgramCounter|q_reg[26], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[27]~86\, main_processor|dat|ProgramCounter|q_reg[27]~86, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[27]\, main_processor|dat|ProgramCounter|q_reg[27], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[28]~88\, main_processor|dat|ProgramCounter|q_reg[28]~88, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[28]\, main_processor|dat|ProgramCounter|q_reg[28], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[29]~90\, main_processor|dat|ProgramCounter|q_reg[29]~90, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[29]\, main_processor|dat|ProgramCounter|q_reg[29], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[30]~92\, main_processor|dat|ProgramCounter|q_reg[30]~92, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[30]\, main_processor|dat|ProgramCounter|q_reg[30], cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[31]~94\, main_processor|dat|ProgramCounter|q_reg[31]~94, cpu_test_sim, 1
instance = comp, \main_processor|dat|ProgramCounter|q_reg[31]\, main_processor|dat|ProgramCounter|q_reg[31], cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux25~2_Duplicate\, main_processor|dat|MuxData|Mux25~2_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux17~2_Duplicate\, main_processor|dat|MuxData|Mux17~2_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux15~1_Duplicate\, main_processor|dat|MuxData|Mux15~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux7~1_Duplicate\, main_processor|dat|MuxData|Mux7~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux6~1_Duplicate\, main_processor|dat|MuxData|Mux6~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux5~1_Duplicate\, main_processor|dat|MuxData|Mux5~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux4~1_Duplicate\, main_processor|dat|MuxData|Mux4~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux3~1_Duplicate\, main_processor|dat|MuxData|Mux3~1_Duplicate, cpu_test_sim, 1
instance = comp, \main_processor|dat|MuxData|Mux2~1_Duplicate\, main_processor|dat|MuxData|Mux2~1_Duplicate, cpu_test_sim, 1
