<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64ConditionalCompares.cpp source code [llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AArch64</a>/<a href='AArch64ConditionalCompares.cpp.html'>AArch64ConditionalCompares.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64ConditionalCompares.cpp --- CCMP formation for AArch64 -----===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the AArch64ConditionalCompares pass which reduces</i></td></tr>
<tr><th id="10">10</th><td><i>// branching and code size by using the conditional compare instructions CCMP,</i></td></tr>
<tr><th id="11">11</th><td><i>// CCMN, and FCMP.</i></td></tr>
<tr><th id="12">12</th><td><i>//</i></td></tr>
<tr><th id="13">13</th><td><i>// The CFG transformations for forming conditional compares are very similar to</i></td></tr>
<tr><th id="14">14</th><td><i>// if-conversion, and this pass should run immediately before the early</i></td></tr>
<tr><th id="15">15</th><td><i>// if-conversion pass.</i></td></tr>
<tr><th id="16">16</th><td><i>//</i></td></tr>
<tr><th id="17">17</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="AArch64.h.html">"AArch64.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/DepthFirstIterator.h.html">"llvm/ADT/DepthFirstIterator.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/SetVector.h.html">"llvm/ADT/SetVector.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/ADT/SmallPtrSet.h.html">"llvm/ADT/SmallPtrSet.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html">"llvm/CodeGen/MachineBranchProbabilityInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html">"llvm/CodeGen/MachineLoopInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html">"llvm/CodeGen/MachineTraceMetrics.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/Passes.h.html">"llvm/CodeGen/Passes.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html">"llvm/CodeGen/TargetRegisterInfo.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html">"llvm/CodeGen/TargetSubtargetInfo.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "aarch64-ccmp"</u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><i  data-doc="BlockInstrLimit">// Absolute maximum number of instructions allowed per speculated block.</i></td></tr>
<tr><th id="45">45</th><td><i  data-doc="BlockInstrLimit">// This bypasses all other heuristics, so it should be set fairly high.</i></td></tr>
<tr><th id="46">46</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="BlockInstrLimit" title='BlockInstrLimit' data-type='cl::opt&lt;unsigned int&gt;' data-ref="BlockInstrLimit">BlockInstrLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a></td></tr>
<tr><th id="47">47</th><td>    <q>"aarch64-ccmp-limit"</q>, <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(<var>30</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="48">48</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Maximum number of instructions per speculated block."</q>));</td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i  data-doc="Stress">// Stress testing mode - disable heuristics.</i></td></tr>
<tr><th id="51">51</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="Stress" title='Stress' data-type='cl::opt&lt;bool&gt;' data-ref="Stress">Stress</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"aarch64-stress-ccmp"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>,</td></tr>
<tr><th id="52">52</th><td>                            <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc">desc</a><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"Turn all knobs to 11"</q>));</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumConsidered = {&quot;aarch64-ccmp&quot;, &quot;NumConsidered&quot;, &quot;Number of ccmps considered&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConsidered" title='NumConsidered' data-ref="NumConsidered">NumConsidered</dfn>, <q>"Number of ccmps considered"</q>);</td></tr>
<tr><th id="55">55</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPhiRejs = {&quot;aarch64-ccmp&quot;, &quot;NumPhiRejs&quot;, &quot;Number of ccmps rejected (PHI)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPhiRejs" title='NumPhiRejs' data-ref="NumPhiRejs">NumPhiRejs</dfn>, <q>"Number of ccmps rejected (PHI)"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPhysRejs = {&quot;aarch64-ccmp&quot;, &quot;NumPhysRejs&quot;, &quot;Number of ccmps rejected (Physregs)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPhysRejs" title='NumPhysRejs' data-ref="NumPhysRejs">NumPhysRejs</dfn>, <q>"Number of ccmps rejected (Physregs)"</q>);</td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumPhi2Rejs = {&quot;aarch64-ccmp&quot;, &quot;NumPhi2Rejs&quot;, &quot;Number of ccmps rejected (PHI2)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumPhi2Rejs" title='NumPhi2Rejs' data-ref="NumPhi2Rejs">NumPhi2Rejs</dfn>, <q>"Number of ccmps rejected (PHI2)"</q>);</td></tr>
<tr><th id="58">58</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumHeadBranchRejs = {&quot;aarch64-ccmp&quot;, &quot;NumHeadBranchRejs&quot;, &quot;Number of ccmps rejected (Head branch)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumHeadBranchRejs" title='NumHeadBranchRejs' data-ref="NumHeadBranchRejs">NumHeadBranchRejs</dfn>, <q>"Number of ccmps rejected (Head branch)"</q>);</td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCmpBranchRejs = {&quot;aarch64-ccmp&quot;, &quot;NumCmpBranchRejs&quot;, &quot;Number of ccmps rejected (CmpBB branch)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCmpBranchRejs" title='NumCmpBranchRejs' data-ref="NumCmpBranchRejs">NumCmpBranchRejs</dfn>, <q>"Number of ccmps rejected (CmpBB branch)"</q>);</td></tr>
<tr><th id="60">60</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCmpTermRejs = {&quot;aarch64-ccmp&quot;, &quot;NumCmpTermRejs&quot;, &quot;Number of ccmps rejected (CmpBB is cbz...)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCmpTermRejs" title='NumCmpTermRejs' data-ref="NumCmpTermRejs">NumCmpTermRejs</dfn>, <q>"Number of ccmps rejected (CmpBB is cbz...)"</q>);</td></tr>
<tr><th id="61">61</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumImmRangeRejs = {&quot;aarch64-ccmp&quot;, &quot;NumImmRangeRejs&quot;, &quot;Number of ccmps rejected (Imm out of range)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumImmRangeRejs" title='NumImmRangeRejs' data-ref="NumImmRangeRejs">NumImmRangeRejs</dfn>, <q>"Number of ccmps rejected (Imm out of range)"</q>);</td></tr>
<tr><th id="62">62</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLiveDstRejs = {&quot;aarch64-ccmp&quot;, &quot;NumLiveDstRejs&quot;, &quot;Number of ccmps rejected (Cmp dest live)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLiveDstRejs" title='NumLiveDstRejs' data-ref="NumLiveDstRejs">NumLiveDstRejs</dfn>, <q>"Number of ccmps rejected (Cmp dest live)"</q>);</td></tr>
<tr><th id="63">63</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumMultNZCVUses = {&quot;aarch64-ccmp&quot;, &quot;NumMultNZCVUses&quot;, &quot;Number of ccmps rejected (NZCV used)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumMultNZCVUses" title='NumMultNZCVUses' data-ref="NumMultNZCVUses">NumMultNZCVUses</dfn>, <q>"Number of ccmps rejected (NZCV used)"</q>);</td></tr>
<tr><th id="64">64</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumUnknNZCVDefs = {&quot;aarch64-ccmp&quot;, &quot;NumUnknNZCVDefs&quot;, &quot;Number of ccmps rejected (NZCV def unknown)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumUnknNZCVDefs" title='NumUnknNZCVDefs' data-ref="NumUnknNZCVDefs">NumUnknNZCVDefs</dfn>, <q>"Number of ccmps rejected (NZCV def unknown)"</q>);</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumSpeculateRejs = {&quot;aarch64-ccmp&quot;, &quot;NumSpeculateRejs&quot;, &quot;Number of ccmps rejected (Can&apos;t speculate)&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumSpeculateRejs" title='NumSpeculateRejs' data-ref="NumSpeculateRejs">NumSpeculateRejs</dfn>, <q>"Number of ccmps rejected (Can't speculate)"</q>);</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumConverted = {&quot;aarch64-ccmp&quot;, &quot;NumConverted&quot;, &quot;Number of ccmp instructions created&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumConverted" title='NumConverted' data-ref="NumConverted">NumConverted</dfn>, <q>"Number of ccmp instructions created"</q>);</td></tr>
<tr><th id="69">69</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumCompBranches = {&quot;aarch64-ccmp&quot;, &quot;NumCompBranches&quot;, &quot;Number of cbz/cbnz branches converted&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumCompBranches" title='NumCompBranches' data-ref="NumCompBranches">NumCompBranches</dfn>, <q>"Number of cbz/cbnz branches converted"</q>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="72">72</th><td><i>//                                 SSACCmpConv</i></td></tr>
<tr><th id="73">73</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="74">74</th><td><i>//</i></td></tr>
<tr><th id="75">75</th><td><i>// The SSACCmpConv class performs ccmp-conversion on SSA form machine code</i></td></tr>
<tr><th id="76">76</th><td><i>// after determining if it is possible. The class contains no heuristics;</i></td></tr>
<tr><th id="77">77</th><td><i>// external code should be used to determine when ccmp-conversion is a good</i></td></tr>
<tr><th id="78">78</th><td><i>// idea.</i></td></tr>
<tr><th id="79">79</th><td><i>//</i></td></tr>
<tr><th id="80">80</th><td><i>// CCmp-formation works on a CFG representing chained conditions, typically</i></td></tr>
<tr><th id="81">81</th><td><i>// from C's short-circuit || and &amp;&amp; operators:</i></td></tr>
<tr><th id="82">82</th><td><i>//</i></td></tr>
<tr><th id="83">83</th><td><i>//   From:         Head            To:         Head</i></td></tr>
<tr><th id="84">84</th><td><i>//                 / |                         CmpBB</i></td></tr>
<tr><th id="85">85</th><td><i>//                /  |                         / |</i></td></tr>
<tr><th id="86">86</th><td><i>//               |  CmpBB                     /  |</i></td></tr>
<tr><th id="87">87</th><td><i>//               |  / |                    Tail  |</i></td></tr>
<tr><th id="88">88</th><td><i>//               | /  |                      |   |</i></td></tr>
<tr><th id="89">89</th><td><i>//              Tail  |                      |   |</i></td></tr>
<tr><th id="90">90</th><td><i>//                |   |                      |   |</i></td></tr>
<tr><th id="91">91</th><td><i>//               ... ...                    ... ...</i></td></tr>
<tr><th id="92">92</th><td><i>//</i></td></tr>
<tr><th id="93">93</th><td><i>// The Head block is terminated by a br.cond instruction, and the CmpBB block</i></td></tr>
<tr><th id="94">94</th><td><i>// contains compare + br.cond. Tail must be a successor of both.</i></td></tr>
<tr><th id="95">95</th><td><i>//</i></td></tr>
<tr><th id="96">96</th><td><i>// The cmp-conversion turns the compare instruction in CmpBB into a conditional</i></td></tr>
<tr><th id="97">97</th><td><i>// compare, and merges CmpBB into Head, speculatively executing its</i></td></tr>
<tr><th id="98">98</th><td><i>// instructions. The AArch64 conditional compare instructions have an immediate</i></td></tr>
<tr><th id="99">99</th><td><i>// operand that specifies the NZCV flag values when the condition is false and</i></td></tr>
<tr><th id="100">100</th><td><i>// the compare isn't executed. This makes it possible to chain compares with</i></td></tr>
<tr><th id="101">101</th><td><i>// different condition codes.</i></td></tr>
<tr><th id="102">102</th><td><i>//</i></td></tr>
<tr><th id="103">103</th><td><i>// Example:</i></td></tr>
<tr><th id="104">104</th><td><i>//</i></td></tr>
<tr><th id="105">105</th><td><i>//    if (a == 5 || b == 17)</i></td></tr>
<tr><th id="106">106</th><td><i>//      foo();</i></td></tr>
<tr><th id="107">107</th><td><i>//</i></td></tr>
<tr><th id="108">108</th><td><i>//    Head:</i></td></tr>
<tr><th id="109">109</th><td><i>//       cmp  w0, #5</i></td></tr>
<tr><th id="110">110</th><td><i>//       b.eq Tail</i></td></tr>
<tr><th id="111">111</th><td><i>//    CmpBB:</i></td></tr>
<tr><th id="112">112</th><td><i>//       cmp  w1, #17</i></td></tr>
<tr><th id="113">113</th><td><i>//       b.eq Tail</i></td></tr>
<tr><th id="114">114</th><td><i>//    ...</i></td></tr>
<tr><th id="115">115</th><td><i>//    Tail:</i></td></tr>
<tr><th id="116">116</th><td><i>//      bl _foo</i></td></tr>
<tr><th id="117">117</th><td><i>//</i></td></tr>
<tr><th id="118">118</th><td><i>//  Becomes:</i></td></tr>
<tr><th id="119">119</th><td><i>//</i></td></tr>
<tr><th id="120">120</th><td><i>//    Head:</i></td></tr>
<tr><th id="121">121</th><td><i>//       cmp  w0, #5</i></td></tr>
<tr><th id="122">122</th><td><i>//       ccmp w1, #17, 4, ne  ; 4 = nZcv</i></td></tr>
<tr><th id="123">123</th><td><i>//       b.eq Tail</i></td></tr>
<tr><th id="124">124</th><td><i>//    ...</i></td></tr>
<tr><th id="125">125</th><td><i>//    Tail:</i></td></tr>
<tr><th id="126">126</th><td><i>//      bl _foo</i></td></tr>
<tr><th id="127">127</th><td><i>//</i></td></tr>
<tr><th id="128">128</th><td><i>// The ccmp condition code is the one that would cause the Head terminator to</i></td></tr>
<tr><th id="129">129</th><td><i>// branch to CmpBB.</i></td></tr>
<tr><th id="130">130</th><td><i>//</i></td></tr>
<tr><th id="131">131</th><td><i>// FIXME: It should also be possible to speculate a block on the critical edge</i></td></tr>
<tr><th id="132">132</th><td><i>// between Head and Tail, just like if-converting a diamond.</i></td></tr>
<tr><th id="133">133</th><td><i>//</i></td></tr>
<tr><th id="134">134</th><td><i>// FIXME: Handle PHIs in Tail by turning them into selects (if-conversion).</i></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><b>namespace</b> {</td></tr>
<tr><th id="137">137</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</dfn> {</td></tr>
<tr><th id="138">138</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</dfn>;</td></tr>
<tr><th id="139">139</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</dfn>;</td></tr>
<tr><th id="140">140</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</dfn>;</td></tr>
<tr><th id="141">141</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</dfn>;</td></tr>
<tr><th id="142">142</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</dfn>;</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><b>public</b>:</td></tr>
<tr><th id="145">145</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::Head">/// The first block containing a conditional branch, dominating everything</i></td></tr>
<tr><th id="146">146</th><td><i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::Head">  /// else.</i></td></tr>
<tr><th id="147">147</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</dfn>;</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::CmpBB">/// The block containing cmp+br.cond with a successor shared with Head.</i></td></tr>
<tr><th id="150">150</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</dfn>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::Tail">/// The common successor for Head and CmpBB.</i></td></tr>
<tr><th id="153">153</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</dfn>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::CmpMI">/// The compare instruction in CmpBB that can be converted to a ccmp.</i></td></tr>
<tr><th id="156">156</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</dfn>;</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><b>private</b>:</td></tr>
<tr><th id="159">159</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::HeadCond">/// The branch condition in Head as determined by AnalyzeBranch.</i></td></tr>
<tr><th id="160">160</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</dfn>;</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">/// The condition code that makes Head branch to CmpBB.</i></td></tr>
<tr><th id="163">163</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-type='AArch64CC::CondCode' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</dfn>;</td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::CmpBBCond">/// The branch condition in CmpBB.</i></td></tr>
<tr><th id="166">166</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>, <var>4</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::CmpBBCond" title='(anonymous namespace)::SSACCmpConv::CmpBBCond' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBCond">CmpBBCond</dfn>;</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>  <i class="doc" data-doc="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">/// The condition code that makes CmpBB branch to Tail.</i></td></tr>
<tr><th id="169">169</th><td>  <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> <dfn class="tu decl" id="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-type='AArch64CC::CondCode' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</dfn>;</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">/// Check if the Tail PHIs are trivially convertible.</i></td></tr>
<tr><th id="172">172</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::trivialTailPHIs' data-type='bool (anonymous namespace)::SSACCmpConv::trivialTailPHIs()' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">trivialTailPHIs</a>();</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">/// Remove CmpBB from the Tail PHIs.</i></td></tr>
<tr><th id="175">175</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::updateTailPHIs' data-type='void (anonymous namespace)::SSACCmpConv::updateTailPHIs()' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">updateTailPHIs</a>();</td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj">/// Check if an operand defining DstReg is dead.</i></td></tr>
<tr><th id="178">178</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj" title='(anonymous namespace)::SSACCmpConv::isDeadDef' data-type='bool (anonymous namespace)::SSACCmpConv::isDeadDef(unsigned int DstReg)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj">isDeadDef</a>(<em>unsigned</em> <dfn class="local col1 decl" id="1DstReg" title='DstReg' data-type='unsigned int' data-ref="1DstReg">DstReg</dfn>);</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE">/// Find the compare instruction in MBB that controls the conditional branch.</i></td></tr>
<tr><th id="181">181</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE">  /// Return NULL if a convertible instruction can't be found.</i></td></tr>
<tr><th id="182">182</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::findConvertibleCompare' data-type='llvm::MachineInstr * (anonymous namespace)::SSACCmpConv::findConvertibleCompare(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE">findConvertibleCompare</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="2MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="2MBB">MBB</dfn>);</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">/// Return true if all non-terminator instructions in MBB can be safely</i></td></tr>
<tr><th id="185">185</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">  /// speculated.</i></td></tr>
<tr><th id="186">186</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE" title='(anonymous namespace)::SSACCmpConv::canSpeculateInstrs' data-type='bool (anonymous namespace)::SSACCmpConv::canSpeculateInstrs(llvm::MachineBasicBlock * MBB, const llvm::MachineInstr * CmpMI)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">canSpeculateInstrs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="3MBB">MBB</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="4CmpMI" title='CmpMI' data-type='const llvm::MachineInstr *' data-ref="4CmpMI">CmpMI</dfn>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><b>public</b>:</td></tr>
<tr><th id="189">189</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv20runOnMachineFunctionERN4llvm15MachineFunctionEPKNS1_28MachineBranchProbabilityInfoE">/// runOnMachineFunction - Initialize per-function data structures.</i></td></tr>
<tr><th id="190">190</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv20runOnMachineFunctionERN4llvm15MachineFunctionEPKNS1_28MachineBranchProbabilityInfoE" title='(anonymous namespace)::SSACCmpConv::runOnMachineFunction' data-type='void (anonymous namespace)::SSACCmpConv::runOnMachineFunction(llvm::MachineFunction &amp; MF, const llvm::MachineBranchProbabilityInfo * MBPI)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv20runOnMachineFunctionERN4llvm15MachineFunctionEPKNS1_28MachineBranchProbabilityInfoE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="5MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="5MF">MF</dfn>,</td></tr>
<tr><th id="191">191</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="local col6 decl" id="6MBPI" title='MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="6MBPI">MBPI</dfn>) {</td></tr>
<tr><th id="192">192</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</a> = &amp;<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>;</td></tr>
<tr><th id="193">193</th><td>    <b>this</b>-&gt;<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</a> = <a class="local col6 ref" href="#6MBPI" title='MBPI' data-ref="6MBPI">MBPI</a>;</td></tr>
<tr><th id="194">194</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="195">195</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</a> = <a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="196">196</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a> = &amp;<a class="local col5 ref" href="#5MF" title='MF' data-ref="5MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="197">197</th><td>  }</td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">/// If the sub-CFG headed by MBB can be cmp-converted, initialize the</i></td></tr>
<tr><th id="200">200</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">  /// internal state, and return true.</i></td></tr>
<tr><th id="201">201</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::canConvert' data-type='bool (anonymous namespace)::SSACCmpConv::canConvert(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">canConvert</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="7MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="7MBB">MBB</dfn>);</td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td>  <i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">/// Cmo-convert the last block passed to canConvertCmp(), assuming</i></td></tr>
<tr><th id="204">204</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">  /// it is possible. Add any erased blocks to RemovedBlocks.</i></td></tr>
<tr><th id="205">205</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSACCmpConv::convert' data-type='void (anonymous namespace)::SSACCmpConv::convert(SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; RemovedBlocks)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convert</a>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col8 decl" id="8RemovedBlocks" title='RemovedBlocks' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="8RemovedBlocks">RemovedBlocks</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv">/// Return the expected code size delta if the conversion into a</i></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv">  /// conditional compare is performed.</i></td></tr>
<tr><th id="209">209</th><td>  <em>int</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv" title='(anonymous namespace)::SSACCmpConv::expectedCodeSizeDelta' data-type='int (anonymous namespace)::SSACCmpConv::expectedCodeSizeDelta() const' data-ref="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv">expectedCodeSizeDelta</a>() <em>const</em>;</td></tr>
<tr><th id="210">210</th><td>};</td></tr>
<tr><th id="211">211</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">// Check that all PHIs in Tail are selecting the same value from Head and CmpBB.</i></td></tr>
<tr><th id="214">214</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">// This means that no if-conversion is required when merging CmpBB into Head.</i></td></tr>
<tr><th id="215">215</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::trivialTailPHIs' data-type='bool (anonymous namespace)::SSACCmpConv::trivialTailPHIs()' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">trivialTailPHIs</dfn>() {</td></tr>
<tr><th id="216">216</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="9I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="9I">I</dfn> : *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>) {</td></tr>
<tr><th id="217">217</th><td>    <b>if</b> (!<a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="218">218</th><td>      <b>break</b>;</td></tr>
<tr><th id="219">219</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="10HeadReg" title='HeadReg' data-type='unsigned int' data-ref="10HeadReg">HeadReg</dfn> = <var>0</var>, <dfn class="local col1 decl" id="11CmpBBReg" title='CmpBBReg' data-type='unsigned int' data-ref="11CmpBBReg">CmpBBReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="220">220</th><td>    <i>// PHI operands come in (VReg, MBB) pairs.</i></td></tr>
<tr><th id="221">221</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="12oi" title='oi' data-type='unsigned int' data-ref="12oi">oi</dfn> = <var>1</var>, <dfn class="local col3 decl" id="13oe" title='oe' data-type='unsigned int' data-ref="13oe">oe</dfn> = <a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#12oi" title='oi' data-ref="12oi">oi</a> != <a class="local col3 ref" href="#13oe" title='oe' data-ref="13oe">oe</a>; <a class="local col2 ref" href="#12oi" title='oi' data-ref="12oi">oi</a> += <var>2</var>) {</td></tr>
<tr><th id="222">222</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="14MBB">MBB</dfn> = <a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12oi" title='oi' data-ref="12oi">oi</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="223">223</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="15Reg" title='Reg' data-type='unsigned int' data-ref="15Reg">Reg</dfn> = <a class="local col9 ref" href="#9I" title='I' data-ref="9I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#12oi" title='oi' data-ref="12oi">oi</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="224">224</th><td>      <b>if</b> (<a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>) {</td></tr>
<tr><th id="225">225</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!HeadReg || HeadReg == Reg) &amp;&amp; &quot;Inconsistent PHI operands&quot;) ? void (0) : __assert_fail (&quot;(!HeadReg || HeadReg == Reg) &amp;&amp; \&quot;Inconsistent PHI operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 225, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col0 ref" href="#10HeadReg" title='HeadReg' data-ref="10HeadReg">HeadReg</a> || <a class="local col0 ref" href="#10HeadReg" title='HeadReg' data-ref="10HeadReg">HeadReg</a> == <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) &amp;&amp; <q>"Inconsistent PHI operands"</q>);</td></tr>
<tr><th id="226">226</th><td>        <a class="local col0 ref" href="#10HeadReg" title='HeadReg' data-ref="10HeadReg">HeadReg</a> = <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>;</td></tr>
<tr><th id="227">227</th><td>      }</td></tr>
<tr><th id="228">228</th><td>      <b>if</b> (<a class="local col4 ref" href="#14MBB" title='MBB' data-ref="14MBB">MBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>) {</td></tr>
<tr><th id="229">229</th><td>        <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!CmpBBReg || CmpBBReg == Reg) &amp;&amp; &quot;Inconsistent PHI operands&quot;) ? void (0) : __assert_fail (&quot;(!CmpBBReg || CmpBBReg == Reg) &amp;&amp; \&quot;Inconsistent PHI operands\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 229, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col1 ref" href="#11CmpBBReg" title='CmpBBReg' data-ref="11CmpBBReg">CmpBBReg</a> || <a class="local col1 ref" href="#11CmpBBReg" title='CmpBBReg' data-ref="11CmpBBReg">CmpBBReg</a> == <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>) &amp;&amp; <q>"Inconsistent PHI operands"</q>);</td></tr>
<tr><th id="230">230</th><td>        <a class="local col1 ref" href="#11CmpBBReg" title='CmpBBReg' data-ref="11CmpBBReg">CmpBBReg</a> = <a class="local col5 ref" href="#15Reg" title='Reg' data-ref="15Reg">Reg</a>;</td></tr>
<tr><th id="231">231</th><td>      }</td></tr>
<tr><th id="232">232</th><td>    }</td></tr>
<tr><th id="233">233</th><td>    <b>if</b> (<a class="local col0 ref" href="#10HeadReg" title='HeadReg' data-ref="10HeadReg">HeadReg</a> != <a class="local col1 ref" href="#11CmpBBReg" title='CmpBBReg' data-ref="11CmpBBReg">CmpBBReg</a>)</td></tr>
<tr><th id="234">234</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="235">235</th><td>  }</td></tr>
<tr><th id="236">236</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">// Assuming that trivialTailPHIs() is true, update the Tail PHIs by simply</i></td></tr>
<tr><th id="240">240</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">// removing the CmpBB operands. The Head operands will be identical.</i></td></tr>
<tr><th id="241">241</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::updateTailPHIs' data-type='void (anonymous namespace)::SSACCmpConv::updateTailPHIs()' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">updateTailPHIs</dfn>() {</td></tr>
<tr><th id="242">242</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col6 decl" id="16I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="16I">I</dfn> : *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>) {</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>())</td></tr>
<tr><th id="244">244</th><td>      <b>break</b>;</td></tr>
<tr><th id="245">245</th><td>    <i>// I is a PHI. It can have multiple entries for CmpBB.</i></td></tr>
<tr><th id="246">246</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="17oi" title='oi' data-type='unsigned int' data-ref="17oi">oi</dfn> = <a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#17oi" title='oi' data-ref="17oi">oi</a> &gt; <var>2</var>; <a class="local col7 ref" href="#17oi" title='oi' data-ref="17oi">oi</a> -= <var>2</var>) {</td></tr>
<tr><th id="247">247</th><td>      <i>// PHI operands are (Reg, MBB) at (oi-2, oi-1).</i></td></tr>
<tr><th id="248">248</th><td>      <b>if</b> (<a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#17oi" title='oi' data-ref="17oi">oi</a> - <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>() == <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>) {</td></tr>
<tr><th id="249">249</th><td>        <a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#17oi" title='oi' data-ref="17oi">oi</a> - <var>1</var>);</td></tr>
<tr><th id="250">250</th><td>        <a class="local col6 ref" href="#16I" title='I' data-ref="16I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#17oi" title='oi' data-ref="17oi">oi</a> - <var>2</var>);</td></tr>
<tr><th id="251">251</th><td>      }</td></tr>
<tr><th id="252">252</th><td>    }</td></tr>
<tr><th id="253">253</th><td>  }</td></tr>
<tr><th id="254">254</th><td>}</td></tr>
<tr><th id="255">255</th><td></td></tr>
<tr><th id="256">256</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj">// This pass runs before the AArch64DeadRegisterDefinitions pass, so compares</i></td></tr>
<tr><th id="257">257</th><td><i  data-doc="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj">// are still writing virtual registers without any uses.</i></td></tr>
<tr><th id="258">258</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj" title='(anonymous namespace)::SSACCmpConv::isDeadDef' data-type='bool (anonymous namespace)::SSACCmpConv::isDeadDef(unsigned int DstReg)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv9isDeadDefEj">isDeadDef</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="18DstReg" title='DstReg' data-type='unsigned int' data-ref="18DstReg">DstReg</dfn>) {</td></tr>
<tr><th id="259">259</th><td>  <i>// Writes to the zero register are dead.</i></td></tr>
<tr><th id="260">260</th><td>  <b>if</b> (DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::WZR || DstReg == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::XZR)</td></tr>
<tr><th id="261">261</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj" title='llvm::TargetRegisterInfo::isVirtualRegister' data-ref="_ZN4llvm18TargetRegisterInfo17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col8 ref" href="#18DstReg" title='DstReg' data-ref="18DstReg">DstReg</a>))</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="264">264</th><td>  <i>// A virtual register def without any uses will be marked dead later, and</i></td></tr>
<tr><th id="265">265</th><td><i>  // eventually replaced by the zero register.</i></td></tr>
<tr><th id="266">266</th><td>  <b>return</b> <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyEj">use_nodbg_empty</a>(<a class="local col8 ref" href="#18DstReg" title='DstReg' data-ref="18DstReg">DstReg</a>);</td></tr>
<tr><th id="267">267</th><td>}</td></tr>
<tr><th id="268">268</th><td></td></tr>
<tr><th id="269">269</th><td><i  data-doc="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">// Parse a condition code returned by AnalyzeBranch, and compute the CondCode</i></td></tr>
<tr><th id="270">270</th><td><i  data-doc="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">// corresponding to TBB.</i></td></tr>
<tr><th id="271">271</th><td><i  data-doc="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">// Return</i></td></tr>
<tr><th id="272">272</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE" title='parseCond' data-type='bool parseCond(ArrayRef&lt;llvm::MachineOperand&gt; Cond, AArch64CC::CondCode &amp; CC)' data-ref="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">parseCond</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col9 decl" id="19Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="19Cond">Cond</dfn>, <span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a> &amp;<dfn class="local col0 decl" id="20CC" title='CC' data-type='AArch64CC::CondCode &amp;' data-ref="20CC">CC</dfn>) {</td></tr>
<tr><th id="273">273</th><td>  <i>// A normal br.cond simply has the condition code.</i></td></tr>
<tr><th id="274">274</th><td>  <b>if</b> (<a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != -<var>1</var>) {</td></tr>
<tr><th id="275">275</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 1 &amp;&amp; &quot;Unknown Cond array format&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 1 &amp;&amp; \&quot;Unknown Cond array format\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 275, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a>.<a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>() == <var>1</var> &amp;&amp; <q>"Unknown Cond array format"</q>);</td></tr>
<tr><th id="276">276</th><td>    <a class="local col0 ref" href="#20CC" title='CC' data-ref="20CC">CC</a> = (<span class="namespace">AArch64CC::</span><a class="type" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode" title='llvm::AArch64CC::CondCode' data-ref="llvm::AArch64CC::CondCode">CondCode</a>)(<em>int</em>)<a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td>  <i>// For tbz and cbz instruction, the opcode is next.</i></td></tr>
<tr><th id="280">280</th><td>  <b>switch</b> (<a class="local col9 ref" href="#19Cond" title='Cond' data-ref="19Cond">Cond</a><a class="ref" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="281">281</th><td>  <b>default</b>:</td></tr>
<tr><th id="282">282</th><td>    <i>// This includes tbz / tbnz branches which can't be converted to</i></td></tr>
<tr><th id="283">283</th><td><i>    // ccmp + br.cond.</i></td></tr>
<tr><th id="284">284</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="285">285</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="286">286</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="287">287</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 3 &amp;&amp; &quot;Unknown Cond array format&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 3 &amp;&amp; \&quot;Unknown Cond array format\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 287, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Cond.size() == <var>3</var> &amp;&amp; <q>"Unknown Cond array format"</q>);</td></tr>
<tr><th id="288">288</th><td>    <a class="local col0 ref" href="#20CC" title='CC' data-ref="20CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::EQ" title='llvm::AArch64CC::CondCode::EQ' data-ref="llvm::AArch64CC::CondCode::EQ">EQ</a>;</td></tr>
<tr><th id="289">289</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="290">290</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="291">291</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="292">292</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Cond.size() == 3 &amp;&amp; &quot;Unknown Cond array format&quot;) ? void (0) : __assert_fail (&quot;Cond.size() == 3 &amp;&amp; \&quot;Unknown Cond array format\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 292, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Cond.size() == <var>3</var> &amp;&amp; <q>"Unknown Cond array format"</q>);</td></tr>
<tr><th id="293">293</th><td>    <a class="local col0 ref" href="#20CC" title='CC' data-ref="20CC">CC</a> = <span class="namespace">AArch64CC::</span><a class="enum" href="Utils/AArch64BaseInfo.h.html#llvm::AArch64CC::CondCode::NE" title='llvm::AArch64CC::CondCode::NE' data-ref="llvm::AArch64CC::CondCode::NE">NE</a>;</td></tr>
<tr><th id="294">294</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="295">295</th><td>  }</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::findConvertibleCompare' data-type='llvm::MachineInstr * (anonymous namespace)::SSACCmpConv::findConvertibleCompare(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE">findConvertibleCompare</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="21MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="21MBB">MBB</dfn>) {</td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="22I" title='I' data-type='MachineBasicBlock::iterator' data-ref="22I">I</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="300">300</th><td>  <b>if</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="301">301</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="302">302</th><td>  <i>// The terminator must be controlled by the flags.</i></td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (!I-&gt;readsRegister(<span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::NZCV)) {</td></tr>
<tr><th id="304">304</th><td>    <b>switch</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="305">305</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="306">306</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="307">307</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="308">308</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="309">309</th><td>      <i>// These can be converted into a ccmp against #0.</i></td></tr>
<tr><th id="310">310</th><td>      <b>return</b> &amp;*I;</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#60" title='NumCmpTermRejs' data-ref="NumCmpTermRejs">NumCmpTermRejs</a>;</td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Flags not used by terminator: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Flags not used by terminator: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>);</td></tr>
<tr><th id="314">314</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// Now find the instruction controlling the terminator.</i></td></tr>
<tr><th id="318">318</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="23B" title='B' data-type='MachineBasicBlock::iterator' data-ref="23B">B</dfn> = <a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#23B" title='B' data-ref="23B">B</a>;) {</td></tr>
<tr><th id="319">319</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>;</td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!I-&gt;isTerminator() &amp;&amp; &quot;Spurious terminator&quot;) ? void (0) : __assert_fail (&quot;!I-&gt;isTerminator() &amp;&amp; \&quot;Spurious terminator\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 320, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>() &amp;&amp; <q>"Spurious terminator"</q>);</td></tr>
<tr><th id="321">321</th><td>    <b>switch</b> (<a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="322">322</th><td>    <i>// cmp is an alias for subs with a dead destination register.</i></td></tr>
<tr><th id="323">323</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWri:</td></tr>
<tr><th id="324">324</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXri:</td></tr>
<tr><th id="325">325</th><td>    <i>// cmn is an alias for adds with a dead destination register.</i></td></tr>
<tr><th id="326">326</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWri:</td></tr>
<tr><th id="327">327</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXri:</td></tr>
<tr><th id="328">328</th><td>      <i>// Check that the immediate operand is within range, ccmp wants a uimm5.</i></td></tr>
<tr><th id="329">329</th><td><i>      // Rd = SUBSri Rn, imm, shift</i></td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (I-&gt;getOperand(<var>3</var>).getImm() || !isUInt&lt;<var>5</var>&gt;(I-&gt;getOperand(<var>2</var>).getImm())) {</td></tr>
<tr><th id="331">331</th><td>        <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Immediate out of range for ccmp: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Immediate out of range for ccmp: "</q> &lt;&lt; *I);</td></tr>
<tr><th id="332">332</th><td>        ++NumImmRangeRejs;</td></tr>
<tr><th id="333">333</th><td>        <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="334">334</th><td>      }</td></tr>
<tr><th id="335">335</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="336">336</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWrr:</td></tr>
<tr><th id="337">337</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrr:</td></tr>
<tr><th id="338">338</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWrr:</td></tr>
<tr><th id="339">339</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrr:</td></tr>
<tr><th id="340">340</th><td>      <b>if</b> (isDeadDef(I-&gt;getOperand(<var>0</var>).getReg()))</td></tr>
<tr><th id="341">341</th><td>        <b>return</b> &amp;*I;</td></tr>
<tr><th id="342">342</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t convert compare with live destination: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't convert compare with live destination: "</q></td></tr>
<tr><th id="343">343</th><td>                        <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>);</td></tr>
<tr><th id="344">344</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#62" title='NumLiveDstRejs' data-ref="NumLiveDstRejs">NumLiveDstRejs</a>;</td></tr>
<tr><th id="345">345</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="346">346</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPSrr:</td></tr>
<tr><th id="347">347</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPDrr:</td></tr>
<tr><th id="348">348</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPESrr:</td></tr>
<tr><th id="349">349</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPEDrr:</td></tr>
<tr><th id="350">350</th><td>      <b>return</b> &amp;*I;</td></tr>
<tr><th id="351">351</th><td>    }</td></tr>
<tr><th id="352">352</th><td></td></tr>
<tr><th id="353">353</th><td>    <i>// Check for flag reads and clobbers.</i></td></tr>
<tr><th id="354">354</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MIOperands" title='llvm::MIOperands' data-ref="llvm::MIOperands">MIOperands</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MachineOperandIteratorBase::PhysRegInfo" title='llvm::MachineOperandIteratorBase::PhysRegInfo' data-ref="llvm::MachineOperandIteratorBase::PhysRegInfo">PhysRegInfo</a> <dfn class="local col4 decl" id="24PRI" title='PRI' data-type='MIOperands::PhysRegInfo' data-ref="24PRI">PRI</dfn> =</td></tr>
<tr><th id="355">355</th><td>        MIOperands(*I).analyzePhysReg(<span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::NZCV, TRI);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <b>if</b> (<a class="local col4 ref" href="#24PRI" title='PRI' data-ref="24PRI">PRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MachineOperandIteratorBase::PhysRegInfo::Read" title='llvm::MachineOperandIteratorBase::PhysRegInfo::Read' data-ref="llvm::MachineOperandIteratorBase::PhysRegInfo::Read">Read</a>) {</td></tr>
<tr><th id="358">358</th><td>      <i>// The ccmp doesn't produce exactly the same flags as the original</i></td></tr>
<tr><th id="359">359</th><td><i>      // compare, so reject the transform if there are uses of the flags</i></td></tr>
<tr><th id="360">360</th><td><i>      // besides the terminators.</i></td></tr>
<tr><th id="361">361</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t create ccmp with multiple uses: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't create ccmp with multiple uses: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>);</td></tr>
<tr><th id="362">362</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#63" title='NumMultNZCVUses' data-ref="NumMultNZCVUses">NumMultNZCVUses</a>;</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="364">364</th><td>    }</td></tr>
<tr><th id="365">365</th><td></td></tr>
<tr><th id="366">366</th><td>    <b>if</b> (<a class="local col4 ref" href="#24PRI" title='PRI' data-ref="24PRI">PRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MachineOperandIteratorBase::PhysRegInfo::Defined" title='llvm::MachineOperandIteratorBase::PhysRegInfo::Defined' data-ref="llvm::MachineOperandIteratorBase::PhysRegInfo::Defined">Defined</a> || <a class="local col4 ref" href="#24PRI" title='PRI' data-ref="24PRI">PRI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#llvm::MachineOperandIteratorBase::PhysRegInfo::Clobbered" title='llvm::MachineOperandIteratorBase::PhysRegInfo::Clobbered' data-ref="llvm::MachineOperandIteratorBase::PhysRegInfo::Clobbered">Clobbered</a>) {</td></tr>
<tr><th id="367">367</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Not convertible compare: &quot; &lt;&lt; *I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Not convertible compare: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#22I" title='I' data-ref="22I">I</a>);</td></tr>
<tr><th id="368">368</th><td>      <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#64" title='NumUnknNZCVDefs' data-ref="NumUnknNZCVDefs">NumUnknNZCVDefs</a>;</td></tr>
<tr><th id="369">369</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="370">370</th><td>    }</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Flags not defined in &quot; &lt;&lt; printMBBReference(*MBB) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Flags not defined in "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col1 ref" href="#21MBB" title='MBB' data-ref="21MBB">MBB</a>)</td></tr>
<tr><th id="373">373</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="374">374</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">/// Determine if all the instructions in MBB can safely</i></td></tr>
<tr><th id="378">378</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">/// be speculated. The terminators are not considered.</i></td></tr>
<tr><th id="379">379</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="380">380</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">/// Only CmpMI is allowed to clobber the flags.</i></td></tr>
<tr><th id="381">381</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">///</i></td></tr>
<tr><th id="382">382</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE" title='(anonymous namespace)::SSACCmpConv::canSpeculateInstrs' data-type='bool (anonymous namespace)::SSACCmpConv::canSpeculateInstrs(llvm::MachineBasicBlock * MBB, const llvm::MachineInstr * CmpMI)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">canSpeculateInstrs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="25MBB">MBB</dfn>,</td></tr>
<tr><th id="383">383</th><td>                                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26CmpMI" title='CmpMI' data-type='const llvm::MachineInstr *' data-ref="26CmpMI">CmpMI</dfn>) {</td></tr>
<tr><th id="384">384</th><td>  <i>// Reject any live-in physregs. It's probably NZCV/EFLAGS, and very hard to</i></td></tr>
<tr><th id="385">385</th><td><i>  // get right.</i></td></tr>
<tr><th id="386">386</th><td>  <b>if</b> (!<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="387">387</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; has live-ins.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has live-ins.\n"</q>);</td></tr>
<tr><th id="388">388</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="389">389</th><td>  }</td></tr>
<tr><th id="390">390</th><td></td></tr>
<tr><th id="391">391</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="27InstrCount" title='InstrCount' data-type='unsigned int' data-ref="27InstrCount">InstrCount</dfn> = <var>0</var>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// Check all instructions, except the terminators. It is assumed that</i></td></tr>
<tr><th id="394">394</th><td><i>  // terminators never have side effects or define any used register values.</i></td></tr>
<tr><th id="395">395</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col8 decl" id="28I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="28I">I</dfn> : <a class="ref" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>())) {</td></tr>
<tr><th id="396">396</th><td>    <b>if</b> (<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="397">397</th><td>      <b>continue</b>;</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (++<a class="local col7 ref" href="#27InstrCount" title='InstrCount' data-ref="27InstrCount">InstrCount</a> &gt; <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BlockInstrLimit" title='BlockInstrLimit' data-use='m' data-ref="BlockInstrLimit">BlockInstrLimit</a> &amp;&amp; !<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Stress" title='Stress' data-use='m' data-ref="Stress">Stress</a>) {</td></tr>
<tr><th id="400">400</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; printMBBReference(*MBB) &lt;&lt; &quot; has more than &quot; &lt;&lt; BlockInstrLimit &lt;&lt; &quot; instructions.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="local col5 ref" href="#25MBB" title='MBB' data-ref="25MBB">MBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" has more than "</q></td></tr>
<tr><th id="401">401</th><td>                        <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#BlockInstrLimit" title='BlockInstrLimit' data-use='m' data-ref="BlockInstrLimit">BlockInstrLimit</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" instructions.\n"</q>);</td></tr>
<tr><th id="402">402</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="403">403</th><td>    }</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>    <i>// There shouldn't normally be any phis in a single-predecessor block.</i></td></tr>
<tr><th id="406">406</th><td>    <b>if</b> (<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="407">407</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t hoist: &quot; &lt;&lt; I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't hoist: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="408">408</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="409">409</th><td>    }</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>    <i>// Don't speculate loads. Note that it may be possible and desirable to</i></td></tr>
<tr><th id="412">412</th><td><i>    // speculate GOT or constant pool loads that are guaranteed not to trap,</i></td></tr>
<tr><th id="413">413</th><td><i>    // but we don't support that for now.</i></td></tr>
<tr><th id="414">414</th><td>    <b>if</b> (<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoad' data-ref="_ZNK4llvm12MachineInstr7mayLoadENS0_9QueryTypeE">mayLoad</a>()) {</td></tr>
<tr><th id="415">415</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Won&apos;t speculate load: &quot; &lt;&lt; I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Won't speculate load: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="416">416</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="417">417</th><td>    }</td></tr>
<tr><th id="418">418</th><td></td></tr>
<tr><th id="419">419</th><td>    <i>// We never speculate stores, so an AA pointer isn't necessary.</i></td></tr>
<tr><th id="420">420</th><td>    <em>bool</em> <dfn class="local col9 decl" id="29DontMoveAcrossStore" title='DontMoveAcrossStore' data-type='bool' data-ref="29DontMoveAcrossStore">DontMoveAcrossStore</dfn> = <b>true</b>;</td></tr>
<tr><th id="421">421</th><td>    <b>if</b> (!<a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb" title='llvm::MachineInstr::isSafeToMove' data-ref="_ZNK4llvm12MachineInstr12isSafeToMoveEPNS_9AAResultsERb">isSafeToMove</a>(<b>nullptr</b>, <span class='refarg'><a class="local col9 ref" href="#29DontMoveAcrossStore" title='DontMoveAcrossStore' data-ref="29DontMoveAcrossStore">DontMoveAcrossStore</a></span>)) {</td></tr>
<tr><th id="422">422</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t speculate: &quot; &lt;&lt; I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't speculate: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="423">423</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="424">424</th><td>    }</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <i>// Only CmpMI is allowed to clobber the flags.</i></td></tr>
<tr><th id="427">427</th><td>    <b>if</b> (&amp;I != CmpMI &amp;&amp; I.modifiesRegister(<span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::NZCV, TRI)) {</td></tr>
<tr><th id="428">428</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Clobbers flags: &quot; &lt;&lt; I; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Clobbers flags: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> <a class="local col8 ref" href="#28I" title='I' data-ref="28I">I</a>);</td></tr>
<tr><th id="429">429</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="430">430</th><td>    }</td></tr>
<tr><th id="431">431</th><td>  }</td></tr>
<tr><th id="432">432</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="433">433</th><td>}</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">/// Analyze the sub-cfg rooted in MBB, and return true if it is a potential</i></td></tr>
<tr><th id="436">436</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">/// candidate for cmp-conversion. Fill out the internal state.</i></td></tr>
<tr><th id="437">437</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">///</i></td></tr>
<tr><th id="438">438</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::canConvert' data-type='bool (anonymous namespace)::SSACCmpConv::canConvert(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">canConvert</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="30MBB">MBB</dfn>) {</td></tr>
<tr><th id="439">439</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a> = <a class="local col0 ref" href="#30MBB" title='MBB' data-ref="30MBB">MBB</a>;</td></tr>
<tr><th id="440">440</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>)</td></tr>
<tr><th id="443">443</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="31Succ0" title='Succ0' data-type='llvm::MachineBasicBlock *' data-ref="31Succ0">Succ0</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>0</var>]</a>;</td></tr>
<tr><th id="445">445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="32Succ1" title='Succ1' data-type='llvm::MachineBasicBlock *' data-ref="32Succ1">Succ1</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>()<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator[]" title='__gnu_cxx::__normal_iterator::operator[]' data-ref="__gnu_cxx::__normal_iterator::operator[]">[<var>1</var>]</a>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <i>// CmpBB can only have a single predecessor. Tail is allowed many.</i></td></tr>
<tr><th id="448">448</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Succ0" title='Succ0' data-ref="31Succ0">Succ0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var>)</td></tr>
<tr><th id="449">449</th><td>    <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4swapRT_S0_" title='std::swap' data-ref="_ZSt4swapRT_S0_">swap</a>(<span class='refarg'><a class="local col1 ref" href="#31Succ0" title='Succ0' data-ref="31Succ0">Succ0</a></span>, <span class='refarg'><a class="local col2 ref" href="#32Succ1" title='Succ1' data-ref="32Succ1">Succ1</a></span>);</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <i>// Succ0 is our candidate for CmpBB.</i></td></tr>
<tr><th id="452">452</th><td>  <b>if</b> (<a class="local col1 ref" href="#31Succ0" title='Succ0' data-ref="31Succ0">Succ0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9pred_sizeEv" title='llvm::MachineBasicBlock::pred_size' data-ref="_ZNK4llvm17MachineBasicBlock9pred_sizeEv">pred_size</a>() != <var>1</var> || <a class="local col1 ref" href="#31Succ0" title='Succ0' data-ref="31Succ0">Succ0</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>2</var>)</td></tr>
<tr><th id="453">453</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a> = <a class="local col1 ref" href="#31Succ0" title='Succ0' data-ref="31Succ0">Succ0</a>;</td></tr>
<tr><th id="456">456</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a> = <a class="local col2 ref" href="#32Succ1" title='Succ1' data-ref="32Succ1">Succ1</a>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>))</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="460">460</th><td></td></tr>
<tr><th id="461">461</th><td>  <i>// The CFG topology checks out.</i></td></tr>
<tr><th id="462">462</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;\nTriangle: &quot; &lt;&lt; printMBBReference(*Head) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*CmpBB) &lt;&lt; &quot; -&gt; &quot; &lt;&lt; printMBBReference(*Tail) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nTriangle: "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="463">463</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" -&gt; "</q></td></tr>
<tr><th id="464">464</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="465">465</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#54" title='NumConsidered' data-ref="NumConsidered">NumConsidered</a>;</td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td>  <i>// Tail is allowed to have many predecessors, but we can't handle PHIs yet.</i></td></tr>
<tr><th id="468">468</th><td><i>  //</i></td></tr>
<tr><th id="469">469</th><td><i>  // FIXME: Real PHIs could be if-converted as long as the CmpBB values are</i></td></tr>
<tr><th id="470">470</th><td><i>  // defined before The CmpBB cmp clobbers the flags. Alternatively, it should</i></td></tr>
<tr><th id="471">471</th><td><i>  // always be safe to sink the ccmp down to immediately before the CmpBB</i></td></tr>
<tr><th id="472">472</th><td><i>  // terminators.</i></td></tr>
<tr><th id="473">473</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::trivialTailPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv15trivialTailPHIsEv">trivialTailPHIs</a>()) {</td></tr>
<tr><th id="474">474</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t handle phis in Tail.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't handle phis in Tail.\n"</q>);</td></tr>
<tr><th id="475">475</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#55" title='NumPhiRejs' data-ref="NumPhiRejs">NumPhiRejs</a>;</td></tr>
<tr><th id="476">476</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td>  }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="480">480</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t handle live-in physregs in Tail.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't handle live-in physregs in Tail.\n"</q>);</td></tr>
<tr><th id="481">481</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='NumPhysRejs' data-ref="NumPhysRejs">NumPhysRejs</a>;</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="483">483</th><td>  }</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <i>// CmpBB should never have PHIs since Head is its only predecessor.</i></td></tr>
<tr><th id="486">486</th><td><i>  // FIXME: Clean them up if it happens.</i></td></tr>
<tr><th id="487">487</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5emptyEv" title='llvm::MachineBasicBlock::empty' data-ref="_ZNK4llvm17MachineBasicBlock5emptyEv">empty</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5frontEv" title='llvm::MachineBasicBlock::front' data-ref="_ZN4llvm17MachineBasicBlock5frontEv">front</a>().<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr5isPHIEv" title='llvm::MachineInstr::isPHI' data-ref="_ZNK4llvm12MachineInstr5isPHIEv">isPHI</a>()) {</td></tr>
<tr><th id="488">488</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t handle phis in CmpBB.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't handle phis in CmpBB.\n"</q>);</td></tr>
<tr><th id="489">489</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#57" title='NumPhi2Rejs' data-ref="NumPhi2Rejs">NumPhi2Rejs</a>;</td></tr>
<tr><th id="490">490</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock12livein_emptyEv" title='llvm::MachineBasicBlock::livein_empty' data-ref="_ZNK4llvm17MachineBasicBlock12livein_emptyEv">livein_empty</a>()) {</td></tr>
<tr><th id="494">494</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Can&apos;t handle live-in physregs in CmpBB.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Can't handle live-in physregs in CmpBB.\n"</q>);</td></tr>
<tr><th id="495">495</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#56" title='NumPhysRejs' data-ref="NumPhysRejs">NumPhysRejs</a>;</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td>  <i>// The branch we're looking to eliminate must be analyzable.</i></td></tr>
<tr><th id="500">500</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="33TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="33TBB">TBB</dfn> = <b>nullptr</b>, *<dfn class="local col4 decl" id="34FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="34FBB">FBB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="502">502</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a></span>, <span class='refarg'><a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#34FBB" title='FBB' data-ref="34FBB">FBB</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='a' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a></span>)) {</td></tr>
<tr><th id="503">503</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Head branch not analyzable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Head branch not analyzable.\n"</q>);</td></tr>
<tr><th id="504">504</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumHeadBranchRejs' data-ref="NumHeadBranchRejs">NumHeadBranchRejs</a>;</td></tr>
<tr><th id="505">505</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="506">506</th><td>  }</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// This is weird, probably some sort of degenerate CFG, or an edge to a</i></td></tr>
<tr><th id="509">509</th><td><i>  // landing pad.</i></td></tr>
<tr><th id="510">510</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> || <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="511">511</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;AnalyzeBranch didn&apos;t find conditional branch in Head.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="512">512</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AnalyzeBranch didn't find conditional branch in Head.\n"</q>);</td></tr>
<tr><th id="513">513</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumHeadBranchRejs' data-ref="NumHeadBranchRejs">NumHeadBranchRejs</a>;</td></tr>
<tr><th id="514">514</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="515">515</th><td>  }</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE" title='parseCond' data-use='c' data-ref="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">parseCond</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-use='a' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</a></span>)) {</td></tr>
<tr><th id="518">518</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Unsupported branch type on Head\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported branch type on Head\n"</q>);</td></tr>
<tr><th id="519">519</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#58" title='NumHeadBranchRejs' data-ref="NumHeadBranchRejs">NumHeadBranchRejs</a>;</td></tr>
<tr><th id="520">520</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="521">521</th><td>  }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <i>// Make sure the branch direction is right.</i></td></tr>
<tr><th id="524">524</th><td>  <b>if</b> (<a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>) {</td></tr>
<tr><th id="525">525</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TBB == Tail &amp;&amp; &quot;Unexpected TBB&quot;) ? void (0) : __assert_fail (&quot;TBB == Tail &amp;&amp; \&quot;Unexpected TBB\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 525, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> == <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a> &amp;&amp; <q>"Unexpected TBB"</q>);</td></tr>
<tr><th id="526">526</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</a> = <span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</a>);</td></tr>
<tr><th id="527">527</th><td>  }</td></tr>
<tr><th id="528">528</th><td></td></tr>
<tr><th id="529">529</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBCond" title='(anonymous namespace)::SSACCmpConv::CmpBBCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBCond">CmpBBCond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="530">530</th><td>  <a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> = <a class="local col4 ref" href="#34FBB" title='FBB' data-ref="34FBB">FBB</a> = <b>nullptr</b>;</td></tr>
<tr><th id="531">531</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::TargetInstrInfo::analyzeBranch' data-ref="_ZNK4llvm15TargetInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a></span>, <span class='refarg'><a class="local col4 ref" href="#34FBB" title='FBB' data-ref="34FBB">FBB</a></span>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBCond" title='(anonymous namespace)::SSACCmpConv::CmpBBCond' data-use='a' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBCond">CmpBBCond</a></span>)) {</td></tr>
<tr><th id="532">532</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;CmpBB branch not analyzable.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"CmpBB branch not analyzable.\n"</q>);</td></tr>
<tr><th id="533">533</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCmpBranchRejs' data-ref="NumCmpBranchRejs">NumCmpBranchRejs</a>;</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="535">535</th><td>  }</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td>  <b>if</b> (!<a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> || <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBCond" title='(anonymous namespace)::SSACCmpConv::CmpBBCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBCond">CmpBBCond</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="538">538</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;AnalyzeBranch didn&apos;t find conditional branch in CmpBB.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="539">539</th><td>        <a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"AnalyzeBranch didn't find conditional branch in CmpBB.\n"</q>);</td></tr>
<tr><th id="540">540</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCmpBranchRejs' data-ref="NumCmpBranchRejs">NumCmpBranchRejs</a>;</td></tr>
<tr><th id="541">541</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="542">542</th><td>  }</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>  <b>if</b> (!<a class="tu ref" href="#_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE" title='parseCond' data-use='c' data-ref="_ZL9parseCondN4llvm8ArrayRefINS_14MachineOperandEEERNS_9AArch64CC8CondCodeE">parseCond</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBCond" title='(anonymous namespace)::SSACCmpConv::CmpBBCond' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBCond">CmpBBCond</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-use='a' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</a></span>)) {</td></tr>
<tr><th id="545">545</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Unsupported branch type on CmpBB\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Unsupported branch type on CmpBB\n"</q>);</td></tr>
<tr><th id="546">546</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#59" title='NumCmpBranchRejs' data-ref="NumCmpBranchRejs">NumCmpBranchRejs</a>;</td></tr>
<tr><th id="547">547</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="548">548</th><td>  }</td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td>  <b>if</b> (<a class="local col3 ref" href="#33TBB" title='TBB' data-ref="33TBB">TBB</a> != <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>)</td></tr>
<tr><th id="551">551</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</a> = <span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getInvertedCondCode' data-ref="_ZN4llvm9AArch64CCL19getInvertedCondCodeENS0_8CondCodeE">getInvertedCondCode</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</a>);</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Head-&gt;CmpBB on &quot; &lt;&lt; AArch64CC::getCondCodeName(HeadCmpBBCC) &lt;&lt; &quot;, CmpBB-&gt;Tail on &quot; &lt;&lt; AArch64CC::getCondCodeName(CmpBBTailCC) &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Head-&gt;CmpBB on "</q></td></tr>
<tr><th id="554">554</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> AArch64CC::<a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL15getCondCodeNameENS0_8CondCodeE" title='llvm::AArch64CC::getCondCodeName' data-ref="_ZN4llvm9AArch64CCL15getCondCodeNameENS0_8CondCodeE">getCondCodeName</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</a>)</td></tr>
<tr><th id="555">555</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>", CmpBB-&gt;Tail on "</q></td></tr>
<tr><th id="556">556</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> AArch64CC::<a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL15getCondCodeNameENS0_8CondCodeE" title='llvm::AArch64CC::getCondCodeName' data-ref="_ZN4llvm9AArch64CCL15getCondCodeNameENS0_8CondCodeE">getCondCodeName</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="557">557</th><td></td></tr>
<tr><th id="558">558</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='w' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a> = <a class="tu member" href="#_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::findConvertibleCompare' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv22findConvertibleCompareEPN4llvm17MachineBasicBlockE">findConvertibleCompare</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="559">559</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>)</td></tr>
<tr><th id="560">560</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE" title='(anonymous namespace)::SSACCmpConv::canSpeculateInstrs' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv18canSpeculateInstrsEPN4llvm17MachineBasicBlockEPKNS1_12MachineInstrE">canSpeculateInstrs</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>)) {</td></tr>
<tr><th id="563">563</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#66" title='NumSpeculateRejs' data-ref="NumSpeculateRejs">NumSpeculateRejs</a>;</td></tr>
<tr><th id="564">564</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="565">565</th><td>  }</td></tr>
<tr><th id="566">566</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="567">567</th><td>}</td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSACCmpConv::convert' data-type='void (anonymous namespace)::SSACCmpConv::convert(SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp; RemovedBlocks)' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convert</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; &amp;<dfn class="local col5 decl" id="35RemovedBlocks" title='RemovedBlocks' data-type='SmallVectorImpl&lt;llvm::MachineBasicBlock *&gt; &amp;' data-ref="35RemovedBlocks">RemovedBlocks</dfn>) {</td></tr>
<tr><th id="570">570</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Merging &quot; &lt;&lt; printMBBReference(*CmpBB) &lt;&lt; &quot; into &quot; &lt;&lt; printMBBReference(*Head) &lt;&lt; &quot;:\n&quot; &lt;&lt; *CmpBB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Merging "</q> <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" into "</q></td></tr>
<tr><th id="571">571</th><td>                    <a class="ref" href="../../../include/llvm/Support/Printable.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_9PrintableE">&lt;&lt;</a> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE" title='llvm::printMBBReference' data-ref="_ZN4llvm17printMBBReferenceERKNS_17MachineBasicBlockE">printMBBReference</a>(*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>) <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>":\n"</q></td></tr>
<tr><th id="572">572</th><td>                    <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// All CmpBB instructions are moved into Head, and CmpBB is deleted.</i></td></tr>
<tr><th id="575">575</th><td><i>  // Update the CFG first.</i></td></tr>
<tr><th id="576">576</th><td>  <a class="tu member" href="#_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv" title='(anonymous namespace)::SSACCmpConv::updateTailPHIs' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv14updateTailPHIsEv">updateTailPHIs</a>();</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <i>// Save successor probabilties before removing CmpBB and Tail from their</i></td></tr>
<tr><th id="579">579</th><td><i>  // parents.</i></td></tr>
<tr><th id="580">580</th><td>  <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col6 decl" id="36Head2CmpBB" title='Head2CmpBB' data-type='llvm::BranchProbability' data-ref="36Head2CmpBB">Head2CmpBB</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col7 decl" id="37CmpBB2Tail" title='CmpBB2Tail' data-type='llvm::BranchProbability' data-ref="37CmpBB2Tail">CmpBB2Tail</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>);</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="584">584</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>);</td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td>  <i>// If Head and CmpBB had successor probabilties, udpate the probabilities to</i></td></tr>
<tr><th id="587">587</th><td><i>  // reflect the ccmp-conversion.</i></td></tr>
<tr><th id="588">588</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock25hasSuccessorProbabilitiesEv" title='llvm::MachineBasicBlock::hasSuccessorProbabilities' data-ref="_ZNK4llvm17MachineBasicBlock25hasSuccessorProbabilitiesEv">hasSuccessorProbabilities</a>() &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock25hasSuccessorProbabilitiesEv" title='llvm::MachineBasicBlock::hasSuccessorProbabilities' data-ref="_ZNK4llvm17MachineBasicBlock25hasSuccessorProbabilitiesEv">hasSuccessorProbabilities</a>()) {</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>    <i>// Head is allowed two successors. We've removed CmpBB, so the remaining</i></td></tr>
<tr><th id="591">591</th><td><i>    // successor is Tail. We need to increase the successor probability for</i></td></tr>
<tr><th id="592">592</th><td><i>    // Tail to account for the CmpBB path we removed.</i></td></tr>
<tr><th id="593">593</th><td><i>    //</i></td></tr>
<tr><th id="594">594</th><td><i>    // Pr(Tail|Head) += Pr(CmpBB|Head) * Pr(Tail|CmpBB).</i></td></tr>
<tr><th id="595">595</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (*Head-&gt;succ_begin() == Tail &amp;&amp; &quot;Head successor is not Tail&quot;) ? void (0) : __assert_fail (&quot;*Head-&gt;succ_begin() == Tail &amp;&amp; \&quot;Head successor is not Tail\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 595, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>() == <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a> &amp;&amp; <q>"Head successor is not Tail"</q>);</td></tr>
<tr><th id="596">596</th><td>    <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col8 decl" id="38Head2Tail" title='Head2Tail' data-type='llvm::BranchProbability' data-ref="38Head2Tail">Head2Tail</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Tail" title='(anonymous namespace)::SSACCmpConv::Tail' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Tail">Tail</a>);</td></tr>
<tr><th id="597">597</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE" title='llvm::MachineBasicBlock::setSuccProbability' data-ref="_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE">setSuccProbability</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(),</td></tr>
<tr><th id="598">598</th><td>                             <a class="local col8 ref" href="#38Head2Tail" title='Head2Tail' data-ref="38Head2Tail">Head2Tail</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilityplES0_" title='llvm::BranchProbability::operator+' data-ref="_ZNK4llvm17BranchProbabilityplES0_">+</a> <a class="local col6 ref" href="#36Head2CmpBB" title='Head2CmpBB' data-ref="36Head2CmpBB">Head2CmpBB</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitymlES0_" title='llvm::BranchProbability::operator*' data-ref="_ZNK4llvm17BranchProbabilitymlES0_">*</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col7 ref" href="#37CmpBB2Tail" title='CmpBB2Tail' data-ref="37CmpBB2Tail">CmpBB2Tail</a>);</td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td>    <i>// We will transfer successors of CmpBB to Head in a moment without</i></td></tr>
<tr><th id="601">601</th><td><i>    // normalizing the successor probabilities. Set the successor probabilites</i></td></tr>
<tr><th id="602">602</th><td><i>    // before doing so.</i></td></tr>
<tr><th id="603">603</th><td><i>    //</i></td></tr>
<tr><th id="604">604</th><td><i>    // Pr(I|Head) = Pr(CmpBB|Head) * Pr(I|CmpBB).</i></td></tr>
<tr><th id="605">605</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="39I" title='I' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="39I">I</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <dfn class="local col0 decl" id="40E" title='E' data-type='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;' data-ref="40E">E</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>(); <a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::operator!=" title='__gnu_cxx::operator!=' data-ref="__gnu_cxx::operator!=">!=</a> <a class="local col0 ref" href="#40E" title='E' data-ref="40E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator++" title='__gnu_cxx::__normal_iterator::operator++' data-ref="__gnu_cxx::__normal_iterator::operator++">++</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>) {</td></tr>
<tr><th id="606">606</th><td>      <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability">BranchProbability</a> <dfn class="local col1 decl" id="41CmpBB2I" title='CmpBB2I' data-type='llvm::BranchProbability' data-ref="41CmpBB2I">CmpBB2I</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MBPI" title='(anonymous namespace)::SSACCmpConv::MBPI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MBPI">MBPI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_" title='llvm::MachineBranchProbabilityInfo::getEdgeProbability' data-ref="_ZNK4llvm28MachineBranchProbabilityInfo18getEdgeProbabilityEPKNS_17MachineBasicBlockES3_">getEdgeProbability</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>, <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#__gnu_cxx::__normal_iterator::operator*" title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*">*</a><a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>);</td></tr>
<tr><th id="607">607</th><td>      <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE" title='llvm::MachineBasicBlock::setSuccProbability' data-ref="_ZN4llvm17MachineBasicBlock18setSuccProbabilityEN9__gnu_cxx17__normal_iteratorIPPS0_St6vectorIS3_SaIS3_EEEENS_17BranchProbabilityE">setSuccProbability</a>(<a class="ref fake" href="../../../../../include/c++/7/bits/stl_iterator.h.html#763" title='__gnu_cxx::__normal_iterator&lt;llvm::MachineBasicBlock **, std::vector&lt;llvm::MachineBasicBlock *, std::allocator&lt;llvm::MachineBasicBlock *&gt; &gt; &gt;::__normal_iterator' data-ref="__gnu_cxx::__normal_iterator{llvm::MachineBasicBlock**,std::vector{llvm::MachineBasicBlock*,std::allocator{llvm::MachineBasicBlock*}}}::__normal_iterator"></a><a class="local col9 ref" href="#39I" title='I' data-ref="39I">I</a>, <a class="local col6 ref" href="#36Head2CmpBB" title='Head2CmpBB' data-ref="36Head2CmpBB">Head2CmpBB</a> <a class="ref" href="../../../include/llvm/Support/BranchProbability.h.html#_ZNK4llvm17BranchProbabilitymlES0_" title='llvm::BranchProbability::operator*' data-ref="_ZNK4llvm17BranchProbabilitymlES0_">*</a> <a class="ref fake" href="../../../include/llvm/Support/BranchProbability.h.html#30" title='llvm::BranchProbability::BranchProbability' data-ref="_ZN4llvm17BranchProbabilityC1ERKS0_"></a><a class="local col1 ref" href="#41CmpBB2I" title='CmpBB2I' data-ref="41CmpBB2I">CmpBB2I</a>);</td></tr>
<tr><th id="608">608</th><td>    }</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_" title='llvm::MachineBasicBlock::transferSuccessorsAndUpdatePHIs' data-ref="_ZN4llvm17MachineBasicBlock31transferSuccessorsAndUpdatePHIsEPS0_">transferSuccessorsAndUpdatePHIs</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col2 decl" id="42TermDL" title='TermDL' data-type='llvm::DebugLoc' data-ref="42TermDL">TermDL</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="613">613</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::TargetInstrInfo::removeBranch' data-ref="_ZNK4llvm15TargetInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a></span>);</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <i>// If the Head terminator was one of the cbz / tbz branches with built-in</i></td></tr>
<tr><th id="616">616</th><td><i>  // compare, we need to insert an explicit compare instruction in its place.</i></td></tr>
<tr><th id="617">617</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var>) {</td></tr>
<tr><th id="618">618</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#69" title='NumCompBranches' data-ref="NumCompBranches">NumCompBranches</a>;</td></tr>
<tr><th id="619">619</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="43Opc" title='Opc' data-type='unsigned int' data-ref="43Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="620">620</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="621">621</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="622">622</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="623">623</th><td>      Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWri;</td></tr>
<tr><th id="624">624</th><td>      <b>break</b>;</td></tr>
<tr><th id="625">625</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="626">626</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="627">627</th><td>      Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXri;</td></tr>
<tr><th id="628">628</th><td>      <b>break</b>;</td></tr>
<tr><th id="629">629</th><td>    <b>default</b>:</td></tr>
<tr><th id="630">630</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot convert Head branch&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 630)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot convert Head branch"</q>);</td></tr>
<tr><th id="631">631</th><td>    }</td></tr>
<tr><th id="632">632</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="44MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="44MCID">MCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#43Opc" title='Opc' data-ref="43Opc">Opc</a>);</td></tr>
<tr><th id="633">633</th><td>    <i>// Create a dummy virtual register for the SUBS def.</i></td></tr>
<tr><th id="634">634</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="45DestReg" title='DestReg' data-type='unsigned int' data-ref="45DestReg">DestReg</dfn> =</td></tr>
<tr><th id="635">635</th><td>        <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col4 ref" href="#44MCID" title='MCID' data-ref="44MCID">MCID</a>, <var>0</var>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</a>));</td></tr>
<tr><th id="636">636</th><td>    <i>// Insert a SUBS Rn, #0 instruction instead of the cbz / cbnz.</i></td></tr>
<tr><th id="637">637</th><td>    <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a></span>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col2 ref" href="#42TermDL" title='TermDL' data-ref="42TermDL">TermDL</a>, <a class="local col4 ref" href="#44MCID" title='MCID' data-ref="44MCID">MCID</a>)</td></tr>
<tr><th id="638">638</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col5 ref" href="#45DestReg" title='DestReg' data-ref="45DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead">Dead</a>)</td></tr>
<tr><th id="639">639</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)</td></tr>
<tr><th id="640">640</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="641">641</th><td>        .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="642">642</th><td>    <i>// SUBS uses the GPR*sp register classes.</i></td></tr>
<tr><th id="643">643</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="644">644</th><td>                           <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col4 ref" href="#44MCID" title='MCID' data-ref="44MCID">MCID</a>, <var>1</var>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</a>));</td></tr>
<tr><th id="645">645</th><td>  }</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <i>// Now replace CmpMI with a ccmp instruction that also considers the incoming</i></td></tr>
<tr><th id="650">650</th><td><i>  // flags.</i></td></tr>
<tr><th id="651">651</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="46Opc" title='Opc' data-type='unsigned int' data-ref="46Opc">Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="652">652</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="47FirstOp" title='FirstOp' data-type='unsigned int' data-ref="47FirstOp">FirstOp</dfn> = <var>1</var>;   <i>// First CmpMI operand to copy.</i></td></tr>
<tr><th id="653">653</th><td>  <em>bool</em> <dfn class="local col8 decl" id="48isZBranch" title='isZBranch' data-type='bool' data-ref="48isZBranch">isZBranch</dfn> = <b>false</b>; <i>// CmpMI is a cbz/cbnz instruction.</i></td></tr>
<tr><th id="654">654</th><td>  <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="655">655</th><td>  <b>default</b>:</td></tr>
<tr><th id="656">656</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown compare opcode&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 656)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown compare opcode"</q>);</td></tr>
<tr><th id="657">657</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWri:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPWi; <b>break</b>;</td></tr>
<tr><th id="658">658</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSWrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPWr; <b>break</b>;</td></tr>
<tr><th id="659">659</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXri:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPXi; <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::SUBSXrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPXr; <b>break</b>;</td></tr>
<tr><th id="661">661</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWri:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMNWi; <b>break</b>;</td></tr>
<tr><th id="662">662</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSWrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMNWr; <b>break</b>;</td></tr>
<tr><th id="663">663</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXri:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMNXi; <b>break</b>;</td></tr>
<tr><th id="664">664</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::ADDSXrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMNXr; <b>break</b>;</td></tr>
<tr><th id="665">665</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPSrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCCMPSrr; <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="666">666</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPDrr:    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCCMPDrr; <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="667">667</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPESrr:   Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCCMPESrr; <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="668">668</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCMPEDrr:   Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::FCCMPEDrr; <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>; <b>break</b>;</td></tr>
<tr><th id="669">669</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="670">670</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="671">671</th><td>    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPWi;</td></tr>
<tr><th id="672">672</th><td>    <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>;</td></tr>
<tr><th id="673">673</th><td>    <a class="local col8 ref" href="#48isZBranch" title='isZBranch' data-ref="48isZBranch">isZBranch</a> = <b>true</b>;</td></tr>
<tr><th id="674">674</th><td>    <b>break</b>;</td></tr>
<tr><th id="675">675</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="676">676</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="677">677</th><td>    Opc = <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CCMPXi;</td></tr>
<tr><th id="678">678</th><td>    <a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> = <var>0</var>;</td></tr>
<tr><th id="679">679</th><td>    <a class="local col8 ref" href="#48isZBranch" title='isZBranch' data-ref="48isZBranch">isZBranch</a> = <b>true</b>;</td></tr>
<tr><th id="680">680</th><td>    <b>break</b>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i>// The ccmp instruction should set the flags according to the comparison when</i></td></tr>
<tr><th id="684">684</th><td><i>  // Head would have branched to CmpBB.</i></td></tr>
<tr><th id="685">685</th><td><i>  // The NZCV immediate operand should provide flags for the case where Head</i></td></tr>
<tr><th id="686">686</th><td><i>  // would have branched to Tail. These flags should cause the new Head</i></td></tr>
<tr><th id="687">687</th><td><i>  // terminator to branch to tail.</i></td></tr>
<tr><th id="688">688</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="49NZCV" title='NZCV' data-type='unsigned int' data-ref="49NZCV">NZCV</dfn> = <span class="namespace">AArch64CC::</span><a class="ref" href="Utils/AArch64BaseInfo.h.html#_ZN4llvm9AArch64CCL24getNZCVToSatisfyCondCodeENS0_8CondCodeE" title='llvm::AArch64CC::getNZCVToSatisfyCondCode' data-ref="_ZN4llvm9AArch64CCL24getNZCVToSatisfyCondCodeENS0_8CondCodeE">getNZCVToSatisfyCondCode</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBBTailCC" title='(anonymous namespace)::SSACCmpConv::CmpBBTailCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBBTailCC">CmpBBTailCC</a>);</td></tr>
<tr><th id="689">689</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="50MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="50MCID">MCID</dfn> = <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#46Opc" title='Opc' data-ref="46Opc">Opc</a>);</td></tr>
<tr><th id="690">690</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="691">691</th><td>                         <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#50MCID" title='MCID' data-ref="50MCID">MCID</a>, <var>0</var>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</a>));</td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="693">693</th><td>    <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MRI" title='(anonymous namespace)::SSACCmpConv::MRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MRI">MRI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassEjPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> + <var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="694">694</th><td>                           <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TII" title='(anonymous namespace)::SSACCmpConv::TII' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TII">TII</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::getRegClass' data-ref="_ZNK4llvm15TargetInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE">getRegClass</a>(<a class="local col0 ref" href="#50MCID" title='MCID' data-ref="50MCID">MCID</a>, <var>1</var>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::TRI" title='(anonymous namespace)::SSACCmpConv::TRI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::TRI">TRI</a>, *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::MF" title='(anonymous namespace)::SSACCmpConv::MF' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::MF">MF</a>));</td></tr>
<tr><th id="695">695</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="51MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="51MIB">MIB</dfn> = <a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#60" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a></span>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>, <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col0 ref" href="#50MCID" title='MCID' data-ref="50MCID">MCID</a>)</td></tr>
<tr><th id="696">696</th><td>                                .<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a>)); <i>// Register Rn</i></td></tr>
<tr><th id="697">697</th><td>  <b>if</b> (<a class="local col8 ref" href="#48isZBranch" title='isZBranch' data-ref="48isZBranch">isZBranch</a>)</td></tr>
<tr><th id="698">698</th><td>    <a class="local col1 ref" href="#51MIB" title='MIB' data-ref="51MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// cbz/cbnz Rn -&gt; ccmp Rn, #0</i></td></tr>
<tr><th id="699">699</th><td>  <b>else</b></td></tr>
<tr><th id="700">700</th><td>    <a class="local col1 ref" href="#51MIB" title='MIB' data-ref="51MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#47FirstOp" title='FirstOp' data-ref="47FirstOp">FirstOp</a> + <var>1</var>)); <i>// Register Rm / Immediate</i></td></tr>
<tr><th id="701">701</th><td>  <a class="local col1 ref" href="#51MIB" title='MIB' data-ref="51MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#49NZCV" title='NZCV' data-ref="49NZCV">NZCV</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC" title='(anonymous namespace)::SSACCmpConv::HeadCmpBBCC' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCmpBBCC">HeadCmpBBCC</a>);</td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td>  <i>// If CmpMI was a terminator, we need a new conditional branch to replace it.</i></td></tr>
<tr><th id="704">704</th><td><i>  // This now becomes a Head terminator.</i></td></tr>
<tr><th id="705">705</th><td>  <b>if</b> (<a class="local col8 ref" href="#48isZBranch" title='isZBranch' data-ref="48isZBranch">isZBranch</a>) {</td></tr>
<tr><th id="706">706</th><td>    <em>bool</em> <dfn class="local col2 decl" id="52isNZ" title='isNZ' data-type='bool' data-ref="52isNZ">isNZ</dfn> = CmpMI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW ||</td></tr>
<tr><th id="707">707</th><td>                CmpMI-&gt;getOpcode() == <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX;</td></tr>
<tr><th id="708">708</th><td>    BuildMI(*Head, CmpMI, CmpMI-&gt;getDebugLoc(), TII-&gt;get(<span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::Bcc))</td></tr>
<tr><th id="709">709</th><td>        .addImm(isNZ ? AArch64CC::NE : AArch64CC::EQ)</td></tr>
<tr><th id="710">710</th><td>        .add(CmpMI-&gt;getOperand(<var>1</var>)); <i>// Branch target.</i></td></tr>
<tr><th id="711">711</th><td>  }</td></tr>
<tr><th id="712">712</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="713">713</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock16updateTerminatorEv" title='llvm::MachineBasicBlock::updateTerminator' data-ref="_ZN4llvm17MachineBasicBlock16updateTerminatorEv">updateTerminator</a>();</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <a class="local col5 ref" href="#35RemovedBlocks" title='RemovedBlocks' data-ref="35RemovedBlocks">RemovedBlocks</a>.<a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="716">716</th><td>  <a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="717">717</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Result:\n&quot; &lt;&lt; *Head; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Result:\n"</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_17MachineBasicBlockE">&lt;&lt;</a> *<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>);</td></tr>
<tr><th id="718">718</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#68" title='NumConverted' data-ref="NumConverted">NumConverted</a>;</td></tr>
<tr><th id="719">719</th><td>}</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><em>int</em> <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv" title='(anonymous namespace)::SSACCmpConv::expectedCodeSizeDelta' data-type='int (anonymous namespace)::SSACCmpConv::expectedCodeSizeDelta() const' data-ref="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv">expectedCodeSizeDelta</dfn>() <em>const</em> {</td></tr>
<tr><th id="722">722</th><td>  <em>int</em> <dfn class="local col3 decl" id="53delta" title='delta' data-type='int' data-ref="53delta">delta</dfn> = <var>0</var>;</td></tr>
<tr><th id="723">723</th><td>  <i>// If the Head terminator was one of the cbz / tbz branches with built-in</i></td></tr>
<tr><th id="724">724</th><td><i>  // compare, we need to insert an explicit compare instruction in its place</i></td></tr>
<tr><th id="725">725</th><td><i>  // plus a branch instruction.</i></td></tr>
<tr><th id="726">726</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == -<var>1</var>) {</td></tr>
<tr><th id="727">727</th><td>    <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::HeadCond" title='(anonymous namespace)::SSACCmpConv::HeadCond' data-use='m' data-ref="(anonymousnamespace)::SSACCmpConv::HeadCond">HeadCond</a><a class="ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZNK4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="728">728</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="729">729</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="730">730</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="731">731</th><td>    <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="732">732</th><td>      <i>// Therefore delta += 1</i></td></tr>
<tr><th id="733">733</th><td>      delta = <var>1</var>;</td></tr>
<tr><th id="734">734</th><td>      <b>break</b>;</td></tr>
<tr><th id="735">735</th><td>    <b>default</b>:</td></tr>
<tr><th id="736">736</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Cannot convert Head branch&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 736)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot convert Head branch"</q>);</td></tr>
<tr><th id="737">737</th><td>    }</td></tr>
<tr><th id="738">738</th><td>  }</td></tr>
<tr><th id="739">739</th><td>  <i>// If the Cmp terminator was one of the cbz / tbz branches with</i></td></tr>
<tr><th id="740">740</th><td><i>  // built-in compare, it will be turned into a compare instruction</i></td></tr>
<tr><th id="741">741</th><td><i>  // into Head, but we do not save any instruction.</i></td></tr>
<tr><th id="742">742</th><td><i>  // Otherwise, we save the branch instruction.</i></td></tr>
<tr><th id="743">743</th><td>  <b>switch</b> (<a class="tu member" href="#(anonymousnamespace)::SSACCmpConv::CmpMI" title='(anonymous namespace)::SSACCmpConv::CmpMI' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpMI">CmpMI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="744">744</th><td>  <b>default</b>:</td></tr>
<tr><th id="745">745</th><td>    --<a class="local col3 ref" href="#53delta" title='delta' data-ref="53delta">delta</a>;</td></tr>
<tr><th id="746">746</th><td>    <b>break</b>;</td></tr>
<tr><th id="747">747</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZW:</td></tr>
<tr><th id="748">748</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZW:</td></tr>
<tr><th id="749">749</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBZX:</td></tr>
<tr><th id="750">750</th><td>  <b>case</b> <span class='error' title="use of undeclared identifier &apos;AArch64&apos;">AArch64</span>::CBNZX:</td></tr>
<tr><th id="751">751</th><td>    <b>break</b>;</td></tr>
<tr><th id="752">752</th><td>  }</td></tr>
<tr><th id="753">753</th><td>  <b>return</b> <a class="local col3 ref" href="#53delta" title='delta' data-ref="53delta">delta</a>;</td></tr>
<tr><th id="754">754</th><td>}</td></tr>
<tr><th id="755">755</th><td></td></tr>
<tr><th id="756">756</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="757">757</th><td><i>//                       AArch64ConditionalCompares Pass</i></td></tr>
<tr><th id="758">758</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="759">759</th><td></td></tr>
<tr><th id="760">760</th><td><b>namespace</b> {</td></tr>
<tr><th id="761">761</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="762">762</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::MBPI" title='(anonymous namespace)::AArch64ConditionalCompares::MBPI' data-type='const llvm::MachineBranchProbabilityInfo *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MBPI">MBPI</dfn>;</td></tr>
<tr><th id="763">763</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::TII" title='(anonymous namespace)::AArch64ConditionalCompares::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::TII">TII</dfn>;</td></tr>
<tr><th id="764">764</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::TRI" title='(anonymous namespace)::AArch64ConditionalCompares::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::TRI">TRI</dfn>;</td></tr>
<tr><th id="765">765</th><td>  <a class="type" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel" title='llvm::MCSchedModel' data-ref="llvm::MCSchedModel">MCSchedModel</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::SchedModel" title='(anonymous namespace)::AArch64ConditionalCompares::SchedModel' data-type='llvm::MCSchedModel' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::SchedModel">SchedModel</dfn>;</td></tr>
<tr><th id="766">766</th><td>  <i  data-doc="(anonymousnamespace)::AArch64ConditionalCompares::MinSize">// Does the proceeded function has Oz attribute.</i></td></tr>
<tr><th id="767">767</th><td>  <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::MinSize" title='(anonymous namespace)::AArch64ConditionalCompares::MinSize' data-type='bool' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinSize">MinSize</dfn>;</td></tr>
<tr><th id="768">768</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::MRI" title='(anonymous namespace)::AArch64ConditionalCompares::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MRI">MRI</dfn>;</td></tr>
<tr><th id="769">769</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</dfn>;</td></tr>
<tr><th id="770">770</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::Loops" title='(anonymous namespace)::AArch64ConditionalCompares::Loops' data-type='llvm::MachineLoopInfo *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Loops">Loops</dfn>;</td></tr>
<tr><th id="771">771</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::Traces" title='(anonymous namespace)::AArch64ConditionalCompares::Traces' data-type='llvm::MachineTraceMetrics *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Traces">Traces</dfn>;</td></tr>
<tr><th id="772">772</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Ensemble" title='llvm::MachineTraceMetrics::Ensemble' data-ref="llvm::MachineTraceMetrics::Ensemble">Ensemble</a> *<dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr" title='(anonymous namespace)::AArch64ConditionalCompares::MinInstr' data-type='MachineTraceMetrics::Ensemble *' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr">MinInstr</dfn>;</td></tr>
<tr><th id="773">773</th><td>  <a class="tu type" href="#(anonymousnamespace)::SSACCmpConv" title='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::SSACCmpConv">SSACCmpConv</a> <dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-type='(anonymous namespace)::SSACCmpConv' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</dfn>;</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><b>public</b>:</td></tr>
<tr><th id="776">776</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::AArch64ConditionalCompares::ID" title='(anonymous namespace)::AArch64ConditionalCompares::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::ID">ID</dfn>;</td></tr>
<tr><th id="777">777</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalComparesC1Ev" title='(anonymous namespace)::AArch64ConditionalCompares::AArch64ConditionalCompares' data-type='void (anonymous namespace)::AArch64ConditionalCompares::AArch64ConditionalCompares()' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalComparesC1Ev">AArch64ConditionalCompares</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::ID" title='(anonymous namespace)::AArch64ConditionalCompares::ID' data-use='a' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::ID">ID</a>) {</td></tr>
<tr><th id="778">778</th><td>    <a class="ref" href="#802" title='llvm::initializeAArch64ConditionalComparesPass' data-ref="_ZN4llvm40initializeAArch64ConditionalComparesPassERNS_12PassRegistryE">initializeAArch64ConditionalComparesPass</a>(<span class='refarg'>*<a class="type" href="../../../include/llvm/PassRegistry.h.html#llvm::PassRegistry" title='llvm::PassRegistry' data-ref="llvm::PassRegistry">PassRegistry</a>::<a class="ref" href="../../../include/llvm/PassRegistry.h.html#_ZN4llvm12PassRegistry15getPassRegistryEv" title='llvm::PassRegistry::getPassRegistry' data-ref="_ZN4llvm12PassRegistry15getPassRegistryEv">getPassRegistry</a>()</span>);</td></tr>
<tr><th id="779">779</th><td>  }</td></tr>
<tr><th id="780">780</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_126AArch64ConditionalCompares16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64ConditionalCompares::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64ConditionalCompares::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_126AArch64ConditionalCompares16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</a>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="54AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="54AU">AU</dfn>) <em>const</em> override;</td></tr>
<tr><th id="781">781</th><td>  <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64ConditionalCompares::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="55MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="55MF">MF</dfn>) override;</td></tr>
<tr><th id="782">782</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126AArch64ConditionalCompares11getPassNameEv" title='(anonymous namespace)::AArch64ConditionalCompares::getPassName' data-type='llvm::StringRef (anonymous namespace)::AArch64ConditionalCompares::getPassName() const' data-ref="_ZNK12_GLOBAL__N_126AArch64ConditionalCompares11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="783">783</th><td>    <b>return</b> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 Conditional Compares"</q>;</td></tr>
<tr><th id="784">784</th><td>  }</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td><b>private</b>:</td></tr>
<tr><th id="787">787</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ConditionalCompares::tryConvert' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::tryConvert(llvm::MachineBasicBlock * )' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE">tryConvert</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *);</td></tr>
<tr><th id="788">788</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateDomTree' data-type='void (anonymous namespace)::AArch64ConditionalCompares::updateDomTree(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col6 decl" id="56Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="56Removed">Removed</dfn>);</td></tr>
<tr><th id="789">789</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateLoops' data-type='void (anonymous namespace)::AArch64ConditionalCompares::updateLoops(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</a>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col7 decl" id="57Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="57Removed">Removed</dfn>);</td></tr>
<tr><th id="790">790</th><td>  <em>void</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv" title='(anonymous namespace)::AArch64ConditionalCompares::invalidateTraces' data-type='void (anonymous namespace)::AArch64ConditionalCompares::invalidateTraces()' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv">invalidateTraces</a>();</td></tr>
<tr><th id="791">791</th><td>  <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv" title='(anonymous namespace)::AArch64ConditionalCompares::shouldConvert' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::shouldConvert()' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">shouldConvert</a>();</td></tr>
<tr><th id="792">792</th><td>};</td></tr>
<tr><th id="793">793</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="794">794</th><td></td></tr>
<tr><th id="795">795</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="(anonymousnamespace)::AArch64ConditionalCompares::ID" title='(anonymous namespace)::AArch64ConditionalCompares::ID' data-type='char' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="796">796</th><td></td></tr>
<tr><th id="797">797</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#47" title="static void *initializeAArch64ConditionalComparesPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(AArch64ConditionalCompares, <q>"aarch64-ccmp"</q>,</td></tr>
<tr><th id="798">798</th><td>                      <q>"AArch64 CCMP Pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="799">799</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineBranchProbabilityInfoPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineBranchProbabilityInfo)</td></tr>
<tr><th id="800">800</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="801">801</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#50" title="initializeMachineTraceMetricsPass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineTraceMetrics)</td></tr>
<tr><th id="802">802</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="PassInfo *PI = new PassInfo( &quot;AArch64 CCMP Pass&quot;, &quot;aarch64-ccmp&quot;, &amp;AArch64ConditionalCompares::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;AArch64ConditionalCompares&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeAArch64ConditionalComparesPassFlag; void llvm::initializeAArch64ConditionalComparesPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeAArch64ConditionalComparesPassFlag, initializeAArch64ConditionalComparesPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>, <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"aarch64-ccmp"</q>,</td></tr>
<tr><th id="803">803</th><td>                    <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"AArch64 CCMP Pass"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm32createAArch64ConditionalComparesEv" title='llvm::createAArch64ConditionalCompares' data-ref="_ZN4llvm32createAArch64ConditionalComparesEv">createAArch64ConditionalCompares</dfn>() {</td></tr>
<tr><th id="806">806</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a><a class="tu ref" href="#_ZN12_GLOBAL__N_126AArch64ConditionalComparesC1Ev" title='(anonymous namespace)::AArch64ConditionalCompares::AArch64ConditionalCompares' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalComparesC1Ev">(</a>);</td></tr>
<tr><th id="807">807</th><td>}</td></tr>
<tr><th id="808">808</th><td></td></tr>
<tr><th id="809">809</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_126AArch64ConditionalCompares16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::AArch64ConditionalCompares::getAnalysisUsage' data-type='void (anonymous namespace)::AArch64ConditionalCompares::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_126AArch64ConditionalCompares16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col8 decl" id="58AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="58AU">AU</dfn>) <em>const</em> {</td></tr>
<tr><th id="810">810</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="811">811</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="812">812</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="813">813</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="814">814</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="815">815</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="816">816</th><td>  <a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a>.<a class="ref" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="817">817</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col8 ref" href="#58AU" title='AU' data-ref="58AU">AU</a></span>);</td></tr>
<tr><th id="818">818</th><td>}</td></tr>
<tr><th id="819">819</th><td></td></tr>
<tr><th id="820">820</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Update the dominator tree after if-conversion erased some blocks.</i></td></tr>
<tr><th id="821">821</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateDomTree' data-type='void (anonymous namespace)::AArch64ConditionalCompares::updateDomTree(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</dfn>(</td></tr>
<tr><th id="822">822</th><td>    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col9 decl" id="59Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="59Removed">Removed</dfn>) {</td></tr>
<tr><th id="823">823</th><td>  <i>// convert() removes CmpBB which was previously dominated by Head.</i></td></tr>
<tr><th id="824">824</th><td><i>  // CmpBB children should be transferred to Head.</i></td></tr>
<tr><th id="825">825</th><td>  <a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col0 decl" id="60HeadNode" title='HeadNode' data-type='MachineDomTreeNode *' data-ref="60HeadNode">HeadNode</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>);</td></tr>
<tr><th id="826">826</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61RemovedMBB" title='RemovedMBB' data-type='llvm::MachineBasicBlock *' data-ref="61RemovedMBB">RemovedMBB</dfn> : <a class="local col9 ref" href="#59Removed" title='Removed' data-ref="59Removed">Removed</a>) {</td></tr>
<tr><th id="827">827</th><td>    <a class="typedef" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDomTreeNode" title='llvm::MachineDomTreeNode' data-type='DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="llvm::MachineDomTreeNode">MachineDomTreeNode</a> *<dfn class="local col2 decl" id="62Node" title='Node' data-type='MachineDomTreeNode *' data-ref="62Node">Node</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::getNode' data-ref="_ZNK4llvm20MachineDominatorTree7getNodeEPNS_17MachineBasicBlockE">getNode</a>(<a class="local col1 ref" href="#61RemovedMBB" title='RemovedMBB' data-ref="61RemovedMBB">RemovedMBB</a>);</td></tr>
<tr><th id="828">828</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node != HeadNode &amp;&amp; &quot;Cannot erase the head node&quot;) ? void (0) : __assert_fail (&quot;Node != HeadNode &amp;&amp; \&quot;Cannot erase the head node\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 828, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62Node" title='Node' data-ref="62Node">Node</a> != <a class="local col0 ref" href="#60HeadNode" title='HeadNode' data-ref="60HeadNode">HeadNode</a> &amp;&amp; <q>"Cannot erase the head node"</q>);</td></tr>
<tr><th id="829">829</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Node-&gt;getIDom() == HeadNode &amp;&amp; &quot;CmpBB should be dominated by Head&quot;) ? void (0) : __assert_fail (&quot;Node-&gt;getIDom() == HeadNode &amp;&amp; \&quot;CmpBB should be dominated by Head\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp&quot;, 829, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#62Node" title='Node' data-ref="62Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase7getIDomEv" title='llvm::DomTreeNodeBase::getIDom' data-ref="_ZNK4llvm15DomTreeNodeBase7getIDomEv">getIDom</a>() == <a class="local col0 ref" href="#60HeadNode" title='HeadNode' data-ref="60HeadNode">HeadNode</a> &amp;&amp; <q>"CmpBB should be dominated by Head"</q>);</td></tr>
<tr><th id="830">830</th><td>    <b>while</b> (<a class="local col2 ref" href="#62Node" title='Node' data-ref="62Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase14getNumChildrenEv" title='llvm::DomTreeNodeBase::getNumChildren' data-ref="_ZNK4llvm15DomTreeNodeBase14getNumChildrenEv">getNumChildren</a>())</td></tr>
<tr><th id="831">831</th><td>      <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_15DomTreeNodeBaseINS_17MachineBasicBlockEEES4_" title='llvm::MachineDominatorTree::changeImmediateDominator' data-ref="_ZN4llvm20MachineDominatorTree24changeImmediateDominatorEPNS_15DomTreeNodeBaseINS_17MachineBasicBlockEEES4_">changeImmediateDominator</a>(<a class="local col2 ref" href="#62Node" title='Node' data-ref="62Node">Node</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase11getChildrenEv" title='llvm::DomTreeNodeBase::getChildren' data-ref="_ZNK4llvm15DomTreeNodeBase11getChildrenEv">getChildren</a>().<a class="ref" href="../../../../../include/c++/7/bits/stl_vector.h.html#_ZNKSt6vector4backEv" title='std::vector::back' data-ref="_ZNKSt6vector4backEv">back</a>(), <a class="local col0 ref" href="#60HeadNode" title='HeadNode' data-ref="60HeadNode">HeadNode</a>);</td></tr>
<tr><th id="832">832</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree9eraseNodeEPNS_17MachineBasicBlockE" title='llvm::MachineDominatorTree::eraseNode' data-ref="_ZN4llvm20MachineDominatorTree9eraseNodeEPNS_17MachineBasicBlockE">eraseNode</a>(<a class="local col1 ref" href="#61RemovedMBB" title='RemovedMBB' data-ref="61RemovedMBB">RemovedMBB</a>);</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td>}</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">/// Update LoopInfo after if-conversion.</i></td></tr>
<tr><th id="837">837</th><td><em>void</em></td></tr>
<tr><th id="838">838</th><td><a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateLoops' data-type='void (anonymous namespace)::AArch64ConditionalCompares::updateLoops(ArrayRef&lt;llvm::MachineBasicBlock *&gt; Removed)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</dfn>(<a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&gt; <dfn class="local col3 decl" id="63Removed" title='Removed' data-type='ArrayRef&lt;llvm::MachineBasicBlock *&gt;' data-ref="63Removed">Removed</dfn>) {</td></tr>
<tr><th id="839">839</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Loops" title='(anonymous namespace)::AArch64ConditionalCompares::Loops' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Loops">Loops</a>)</td></tr>
<tr><th id="840">840</th><td>    <b>return</b>;</td></tr>
<tr><th id="841">841</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="64RemovedMBB" title='RemovedMBB' data-type='llvm::MachineBasicBlock *' data-ref="64RemovedMBB">RemovedMBB</dfn> : <a class="local col3 ref" href="#63Removed" title='Removed' data-ref="63Removed">Removed</a>)</td></tr>
<tr><th id="842">842</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Loops" title='(anonymous namespace)::AArch64ConditionalCompares::Loops' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Loops">Loops</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#_ZN4llvm15MachineLoopInfo11removeBlockEPNS_17MachineBasicBlockE" title='llvm::MachineLoopInfo::removeBlock' data-ref="_ZN4llvm15MachineLoopInfo11removeBlockEPNS_17MachineBasicBlockE">removeBlock</a>(<a class="local col4 ref" href="#64RemovedMBB" title='RemovedMBB' data-ref="64RemovedMBB">RemovedMBB</a>);</td></tr>
<tr><th id="843">843</th><td>}</td></tr>
<tr><th id="844">844</th><td></td></tr>
<tr><th id="845">845</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv">/// Invalidate MachineTraceMetrics before if-conversion.</i></td></tr>
<tr><th id="846">846</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv" title='(anonymous namespace)::AArch64ConditionalCompares::invalidateTraces' data-type='void (anonymous namespace)::AArch64ConditionalCompares::invalidateTraces()' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv">invalidateTraces</dfn>() {</td></tr>
<tr><th id="847">847</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Traces" title='(anonymous namespace)::AArch64ConditionalCompares::Traces' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Traces">Traces</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>);</td></tr>
<tr><th id="848">848</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Traces" title='(anonymous namespace)::AArch64ConditionalCompares::Traces' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Traces">Traces</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::invalidate' data-ref="_ZN4llvm19MachineTraceMetrics10invalidateEPKNS_17MachineBasicBlockE">invalidate</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">/// Apply cost model and heuristics to the if-conversion in IfConv.</i></td></tr>
<tr><th id="852">852</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">/// Return true if the conversion is a good idea.</i></td></tr>
<tr><th id="853">853</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">///</i></td></tr>
<tr><th id="854">854</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv" title='(anonymous namespace)::AArch64ConditionalCompares::shouldConvert' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::shouldConvert()' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">shouldConvert</dfn>() {</td></tr>
<tr><th id="855">855</th><td>  <i>// Stress testing mode disables all cost considerations.</i></td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#Stress" title='Stress' data-use='m' data-ref="Stress">Stress</a>)</td></tr>
<tr><th id="857">857</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="858">858</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinInstr" title='(anonymous namespace)::AArch64ConditionalCompares::MinInstr' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr">MinInstr</a>)</td></tr>
<tr><th id="859">859</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinInstr" title='(anonymous namespace)::AArch64ConditionalCompares::MinInstr' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr">MinInstr</a> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Traces" title='(anonymous namespace)::AArch64ConditionalCompares::Traces' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Traces">Traces</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics11getEnsembleENS0_8StrategyE" title='llvm::MachineTraceMetrics::getEnsemble' data-ref="_ZN4llvm19MachineTraceMetrics11getEnsembleENS0_8StrategyE">getEnsemble</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount" title='llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount' data-ref="llvm::MachineTraceMetrics::Strategy::TS_MinInstrCount">TS_MinInstrCount</a>);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <i>// Head dominates CmpBB, so it is always included in its trace.</i></td></tr>
<tr><th id="862">862</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::Trace" title='llvm::MachineTraceMetrics::Trace' data-ref="llvm::MachineTraceMetrics::Trace">Trace</a> <dfn class="local col5 decl" id="65Trace" title='Trace' data-type='MachineTraceMetrics::Trace' data-ref="65Trace">Trace</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinInstr" title='(anonymous namespace)::AArch64ConditionalCompares::MinInstr' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr">MinInstr</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE" title='llvm::MachineTraceMetrics::Ensemble::getTrace' data-ref="_ZN4llvm19MachineTraceMetrics8Ensemble8getTraceEPKNS_17MachineBasicBlockE">getTrace</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>);</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <i>// If code size is the main concern</i></td></tr>
<tr><th id="865">865</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinSize" title='(anonymous namespace)::AArch64ConditionalCompares::MinSize' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinSize">MinSize</a>) {</td></tr>
<tr><th id="866">866</th><td>    <em>int</em> <dfn class="local col6 decl" id="66CodeSizeDelta" title='CodeSizeDelta' data-type='int' data-ref="66CodeSizeDelta">CodeSizeDelta</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv" title='(anonymous namespace)::SSACCmpConv::expectedCodeSizeDelta' data-use='c' data-ref="_ZNK12_GLOBAL__N_111SSACCmpConv21expectedCodeSizeDeltaEv">expectedCodeSizeDelta</a>();</td></tr>
<tr><th id="867">867</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Code size delta:  &quot; &lt;&lt; CodeSizeDelta &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Code size delta:  "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEi" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEi">&lt;&lt;</a> <a class="local col6 ref" href="#66CodeSizeDelta" title='CodeSizeDelta' data-ref="66CodeSizeDelta">CodeSizeDelta</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="868">868</th><td>    <i>// If we are minimizing the code size, do the conversion whatever</i></td></tr>
<tr><th id="869">869</th><td><i>    // the cost is.</i></td></tr>
<tr><th id="870">870</th><td>    <b>if</b> (<a class="local col6 ref" href="#66CodeSizeDelta" title='CodeSizeDelta' data-ref="66CodeSizeDelta">CodeSizeDelta</a> &lt; <var>0</var>)</td></tr>
<tr><th id="871">871</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="872">872</th><td>    <b>if</b> (<a class="local col6 ref" href="#66CodeSizeDelta" title='CodeSizeDelta' data-ref="66CodeSizeDelta">CodeSizeDelta</a> &gt; <var>0</var>) {</td></tr>
<tr><th id="873">873</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Code size is increasing, give up on this one.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Code size is increasing, give up on this one.\n"</q>);</td></tr>
<tr><th id="874">874</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="875">875</th><td>    }</td></tr>
<tr><th id="876">876</th><td>    <i>// CodeSizeDelta == 0, continue with the regular heuristics</i></td></tr>
<tr><th id="877">877</th><td>  }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>  <i>// Heuristic: The compare conversion delays the execution of the branch</i></td></tr>
<tr><th id="880">880</th><td><i>  // instruction because we must wait for the inputs to the second compare as</i></td></tr>
<tr><th id="881">881</th><td><i>  // well. The branch has no dependent instructions, but delaying it increases</i></td></tr>
<tr><th id="882">882</th><td><i>  // the cost of a misprediction.</i></td></tr>
<tr><th id="883">883</th><td><i>  //</i></td></tr>
<tr><th id="884">884</th><td><i>  // Set a limit on the delay we will accept.</i></td></tr>
<tr><th id="885">885</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="67DelayLimit" title='DelayLimit' data-type='unsigned int' data-ref="67DelayLimit">DelayLimit</dfn> = <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::SchedModel" title='(anonymous namespace)::AArch64ConditionalCompares::SchedModel' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::SchedModel">SchedModel</a>.<a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#llvm::MCSchedModel::MispredictPenalty" title='llvm::MCSchedModel::MispredictPenalty' data-ref="llvm::MCSchedModel::MispredictPenalty">MispredictPenalty</a> * <var>3</var> / <var>4</var>;</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <i>// Instruction depths can be computed for all trace instructions above CmpBB.</i></td></tr>
<tr><th id="888">888</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68HeadDepth" title='HeadDepth' data-type='unsigned int' data-ref="68HeadDepth">HeadDepth</dfn> =</td></tr>
<tr><th id="889">889</th><td>      <a class="local col5 ref" href="#65Trace" title='Trace' data-ref="65Trace">Trace</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getInstrCycles' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE">getInstrCycles</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::Head" title='(anonymous namespace)::SSACCmpConv::Head' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::Head">Head</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::InstrCycles::Depth" title='llvm::MachineTraceMetrics::InstrCycles::Depth' data-ref="llvm::MachineTraceMetrics::InstrCycles::Depth">Depth</a>;</td></tr>
<tr><th id="890">890</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="69CmpBBDepth" title='CmpBBDepth' data-type='unsigned int' data-ref="69CmpBBDepth">CmpBBDepth</dfn> =</td></tr>
<tr><th id="891">891</th><td>      <a class="local col5 ref" href="#65Trace" title='Trace' data-ref="65Trace">Trace</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE" title='llvm::MachineTraceMetrics::Trace::getInstrCycles' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace14getInstrCyclesERKNS_12MachineInstrE">getInstrCycles</a>(<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#(anonymousnamespace)::SSACCmpConv::CmpBB" title='(anonymous namespace)::SSACCmpConv::CmpBB' data-use='r' data-ref="(anonymousnamespace)::SSACCmpConv::CmpBB">CmpBB</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>()).<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics::InstrCycles::Depth" title='llvm::MachineTraceMetrics::InstrCycles::Depth' data-ref="llvm::MachineTraceMetrics::InstrCycles::Depth">Depth</a>;</td></tr>
<tr><th id="892">892</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Head depth:  &quot; &lt;&lt; HeadDepth &lt;&lt; &quot;\nCmpBB depth: &quot; &lt;&lt; CmpBBDepth &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Head depth:  "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col8 ref" href="#68HeadDepth" title='HeadDepth' data-ref="68HeadDepth">HeadDepth</a></td></tr>
<tr><th id="893">893</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\nCmpBB depth: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col9 ref" href="#69CmpBBDepth" title='CmpBBDepth' data-ref="69CmpBBDepth">CmpBBDepth</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="894">894</th><td>  <b>if</b> (<a class="local col9 ref" href="#69CmpBBDepth" title='CmpBBDepth' data-ref="69CmpBBDepth">CmpBBDepth</a> &gt; <a class="local col8 ref" href="#68HeadDepth" title='HeadDepth' data-ref="68HeadDepth">HeadDepth</a> + <a class="local col7 ref" href="#67DelayLimit" title='DelayLimit' data-ref="67DelayLimit">DelayLimit</a>) {</td></tr>
<tr><th id="895">895</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Branch delay would be larger than &quot; &lt;&lt; DelayLimit &lt;&lt; &quot; cycles.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Branch delay would be larger than "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col7 ref" href="#67DelayLimit" title='DelayLimit' data-ref="67DelayLimit">DelayLimit</a></td></tr>
<tr><th id="896">896</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>" cycles.\n"</q>);</td></tr>
<tr><th id="897">897</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="898">898</th><td>  }</td></tr>
<tr><th id="899">899</th><td></td></tr>
<tr><th id="900">900</th><td>  <i>// Check the resource depth at the bottom of CmpBB - these instructions will</i></td></tr>
<tr><th id="901">901</th><td><i>  // be speculated.</i></td></tr>
<tr><th id="902">902</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="70ResDepth" title='ResDepth' data-type='unsigned int' data-ref="70ResDepth">ResDepth</dfn> = <a class="local col5 ref" href="#65Trace" title='Trace' data-ref="65Trace">Trace</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#_ZNK4llvm19MachineTraceMetrics5Trace16getResourceDepthEb" title='llvm::MachineTraceMetrics::Trace::getResourceDepth' data-ref="_ZNK4llvm19MachineTraceMetrics5Trace16getResourceDepthEb">getResourceDepth</a>(<b>true</b>);</td></tr>
<tr><th id="903">903</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Resources:   &quot; &lt;&lt; ResDepth &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Resources:   "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEj" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEj">&lt;&lt;</a> <a class="local col0 ref" href="#70ResDepth" title='ResDepth' data-ref="70ResDepth">ResDepth</a> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="904">904</th><td></td></tr>
<tr><th id="905">905</th><td>  <i>// Heuristic: The speculatively executed instructions must all be able to</i></td></tr>
<tr><th id="906">906</th><td><i>  // merge into the Head block. The Head critical path should dominate the</i></td></tr>
<tr><th id="907">907</th><td><i>  // resource cost of the speculated instructions.</i></td></tr>
<tr><th id="908">908</th><td>  <b>if</b> (<a class="local col0 ref" href="#70ResDepth" title='ResDepth' data-ref="70ResDepth">ResDepth</a> &gt; <a class="local col8 ref" href="#68HeadDepth" title='HeadDepth' data-ref="68HeadDepth">HeadDepth</a>) {</td></tr>
<tr><th id="909">909</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;Too many instructions to speculate.\n&quot;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Too many instructions to speculate.\n"</q>);</td></tr>
<tr><th id="910">910</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="911">911</th><td>  }</td></tr>
<tr><th id="912">912</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="913">913</th><td>}</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ConditionalCompares::tryConvert' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::tryConvert(llvm::MachineBasicBlock * MBB)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE">tryConvert</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="71MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="71MBB">MBB</dfn>) {</td></tr>
<tr><th id="916">916</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72Changed" title='Changed' data-type='bool' data-ref="72Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="917">917</th><td>  <b>while</b> (<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SSACCmpConv::canConvert' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv10canConvertEPN4llvm17MachineBasicBlockE">canConvert</a>(<a class="local col1 ref" href="#71MBB" title='MBB' data-ref="71MBB">MBB</a>) &amp;&amp; <a class="tu member" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv" title='(anonymous namespace)::AArch64ConditionalCompares::shouldConvert' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13shouldConvertEv">shouldConvert</a>()) {</td></tr>
<tr><th id="918">918</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv" title='(anonymous namespace)::AArch64ConditionalCompares::invalidateTraces' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares16invalidateTracesEv">invalidateTraces</a>();</td></tr>
<tr><th id="919">919</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="73RemovedBlocks" title='RemovedBlocks' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="73RemovedBlocks">RemovedBlocks</dfn>;</td></tr>
<tr><th id="920">920</th><td>    <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::SSACCmpConv::convert' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE">convert</a>(<span class='refarg'><a class="local col3 ref" href="#73RemovedBlocks" title='RemovedBlocks' data-ref="73RemovedBlocks">RemovedBlocks</a></span>);</td></tr>
<tr><th id="921">921</th><td>    <a class="local col2 ref" href="#72Changed" title='Changed' data-ref="72Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="922">922</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateDomTree' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares13updateDomTreeEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateDomTree</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#73RemovedBlocks" title='RemovedBlocks' data-ref="73RemovedBlocks">RemovedBlocks</a>);</td></tr>
<tr><th id="923">923</th><td>    <a class="tu member" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE" title='(anonymous namespace)::AArch64ConditionalCompares::updateLoops' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares11updateLoopsEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEE">updateLoops</a>(<a class="ref fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_T_EE"></a><a class="local col3 ref" href="#73RemovedBlocks" title='RemovedBlocks' data-ref="73RemovedBlocks">RemovedBlocks</a>);</td></tr>
<tr><th id="924">924</th><td>  }</td></tr>
<tr><th id="925">925</th><td>  <b>return</b> <a class="local col2 ref" href="#72Changed" title='Changed' data-ref="72Changed">Changed</a>;</td></tr>
<tr><th id="926">926</th><td>}</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::AArch64ConditionalCompares" title='(anonymous namespace)::AArch64ConditionalCompares' data-ref="(anonymousnamespace)::AArch64ConditionalCompares">AArch64ConditionalCompares</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_126AArch64ConditionalCompares20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::AArch64ConditionalCompares::runOnMachineFunction' data-type='bool (anonymous namespace)::AArch64ConditionalCompares::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="74MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="74MF">MF</dfn>) {</td></tr>
<tr><th id="929">929</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;aarch64-ccmp&quot;)) { dbgs() &lt;&lt; &quot;********** AArch64 Conditional Compares **********\n&quot; &lt;&lt; &quot;********** Function: &quot; &lt;&lt; MF.getName() &lt;&lt; &apos;\n&apos;; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/Debug.h.html#_ZN4llvm4dbgsEv" title='llvm::dbgs' data-ref="_ZN4llvm4dbgsEv">dbgs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** AArch64 Conditional Compares **********\n"</q></td></tr>
<tr><th id="930">930</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"********** Function: "</q> <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsENS_9StringRefE" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsENS_9StringRefE">&lt;&lt;</a> <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getNameEv" title='llvm::MachineFunction::getName' data-ref="_ZNK4llvm15MachineFunction7getNameEv">getName</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>);</td></tr>
<tr><th id="931">931</th><td>  <b>if</b> (<a class="member" href="../../../include/llvm/Pass.h.html#_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE" title='llvm::FunctionPass::skipFunction' data-ref="_ZNK4llvm12FunctionPass12skipFunctionERKNS_8FunctionE">skipFunction</a>(<a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>()))</td></tr>
<tr><th id="932">932</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="933">933</th><td></td></tr>
<tr><th id="934">934</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::TII" title='(anonymous namespace)::AArch64ConditionalCompares::TII' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::TII">TII</a> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="935">935</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::TRI" title='(anonymous namespace)::AArch64ConditionalCompares::TRI' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::TRI">TRI</a> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv" title='llvm::TargetSubtargetInfo::getRegisterInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="936">936</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::SchedModel" title='(anonymous namespace)::AArch64ConditionalCompares::SchedModel' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::SchedModel">SchedModel</a> <a class="ref" href="../../../include/llvm/MC/MCSchedule.h.html#244" title='llvm::MCSchedModel::operator=' data-ref="_ZN4llvm12MCSchedModelaSERKS0_">=</a> <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="ref" href="../../../include/llvm/MC/MCSubtargetInfo.h.html#_ZNK4llvm15MCSubtargetInfo13getSchedModelEv" title='llvm::MCSubtargetInfo::getSchedModel' data-ref="_ZNK4llvm15MCSubtargetInfo13getSchedModelEv">getSchedModel</a>();</td></tr>
<tr><th id="937">937</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MRI" title='(anonymous namespace)::AArch64ConditionalCompares::MRI' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MRI">MRI</a> = &amp;<a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="938">938</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="939">939</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Loops" title='(anonymous namespace)::AArch64ConditionalCompares::Loops' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Loops">Loops</a> = <a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineLoopInfo.h.html#llvm::MachineLoopInfo" title='llvm::MachineLoopInfo' data-ref="llvm::MachineLoopInfo">MachineLoopInfo</a>&gt;();</td></tr>
<tr><th id="940">940</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MBPI" title='(anonymous namespace)::AArch64ConditionalCompares::MBPI' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MBPI">MBPI</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBranchProbabilityInfo.h.html#llvm::MachineBranchProbabilityInfo" title='llvm::MachineBranchProbabilityInfo' data-ref="llvm::MachineBranchProbabilityInfo">MachineBranchProbabilityInfo</a>&gt;();</td></tr>
<tr><th id="941">941</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::Traces" title='(anonymous namespace)::AArch64ConditionalCompares::Traces' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::Traces">Traces</a> = &amp;<a class="member" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineTraceMetrics.h.html#llvm::MachineTraceMetrics" title='llvm::MachineTraceMetrics' data-ref="llvm::MachineTraceMetrics">MachineTraceMetrics</a>&gt;();</td></tr>
<tr><th id="942">942</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinInstr" title='(anonymous namespace)::AArch64ConditionalCompares::MinInstr' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinInstr">MinInstr</a> = <b>nullptr</b>;</td></tr>
<tr><th id="943">943</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MinSize" title='(anonymous namespace)::AArch64ConditionalCompares::MinSize' data-use='w' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MinSize">MinSize</a> = <a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasMinSizeEv" title='llvm::Function::hasMinSize' data-ref="_ZNK4llvm8Function10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="944">944</th><td></td></tr>
<tr><th id="945">945</th><td>  <em>bool</em> <dfn class="local col5 decl" id="75Changed" title='Changed' data-type='bool' data-ref="75Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="946">946</th><td>  <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::CmpConv" title='(anonymous namespace)::AArch64ConditionalCompares::CmpConv' data-use='m' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::CmpConv">CmpConv</a>.<a class="tu ref" href="#_ZN12_GLOBAL__N_111SSACCmpConv20runOnMachineFunctionERN4llvm15MachineFunctionEPKNS1_28MachineBranchProbabilityInfoE" title='(anonymous namespace)::SSACCmpConv::runOnMachineFunction' data-use='c' data-ref="_ZN12_GLOBAL__N_111SSACCmpConv20runOnMachineFunctionERN4llvm15MachineFunctionEPKNS1_28MachineBranchProbabilityInfoE">runOnMachineFunction</a>(<span class='refarg'><a class="local col4 ref" href="#74MF" title='MF' data-ref="74MF">MF</a></span>, <a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::MBPI" title='(anonymous namespace)::AArch64ConditionalCompares::MBPI' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::MBPI">MBPI</a>);</td></tr>
<tr><th id="947">947</th><td></td></tr>
<tr><th id="948">948</th><td>  <i>// Visit blocks in dominator tree pre-order. The pre-order enables multiple</i></td></tr>
<tr><th id="949">949</th><td><i>  // cmp-conversions from the same head block.</i></td></tr>
<tr><th id="950">950</th><td><i>  // Note that updateDomTree() modifies the children of the DomTree node</i></td></tr>
<tr><th id="951">951</th><td><i>  // currently being visited. The df_iterator supports that; it doesn't look at</i></td></tr>
<tr><th id="952">952</th><td><i>  // child_begin() / child_end() until after a node has been visited.</i></td></tr>
<tr><th id="953">953</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col6 decl" id="76I" title='I' data-type='llvm::DomTreeNodeBase&lt;llvm::MachineBasicBlock&gt; *' data-ref="76I">I</dfn> : <a class="ref" href="../../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm11depth_firstERKT_" title='llvm::depth_first' data-ref="_ZN4llvm11depth_firstERKT_">depth_first</a>(<a class="tu member" href="#(anonymousnamespace)::AArch64ConditionalCompares::DomTree" title='(anonymous namespace)::AArch64ConditionalCompares::DomTree' data-use='r' data-ref="(anonymousnamespace)::AArch64ConditionalCompares::DomTree">DomTree</a>))</td></tr>
<tr><th id="954">954</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::AArch64ConditionalCompares::tryConvert' data-use='c' data-ref="_ZN12_GLOBAL__N_126AArch64ConditionalCompares10tryConvertEPN4llvm17MachineBasicBlockE">tryConvert</a>(<a class="local col6 ref" href="#76I" title='I' data-ref="76I">I</a>-&gt;<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZNK4llvm15DomTreeNodeBase8getBlockEv" title='llvm::DomTreeNodeBase::getBlock' data-ref="_ZNK4llvm15DomTreeNodeBase8getBlockEv">getBlock</a>()))</td></tr>
<tr><th id="955">955</th><td>      <a class="local col5 ref" href="#75Changed" title='Changed' data-ref="75Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>  <b>return</b> <a class="local col5 ref" href="#75Changed" title='Changed' data-ref="75Changed">Changed</a>;</td></tr>
<tr><th id="958">958</th><td>}</td></tr>
<tr><th id="959">959</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
