// Seed: 1451136126
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3
);
  assign id_1 = 1'h0;
endmodule
`define pp_4 0
`timescale 1 ps / 1ps
