<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2230699-B1" country="EP" doc-number="2230699" kind="B1" date="20140101" family-id="42313498" file-reference-id="315047" date-produced="20180826" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146553466" ucid="EP-2230699-B1"><document-id><country>EP</country><doc-number>2230699</doc-number><kind>B1</kind><date>20140101</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-10156535-A" is-representative="YES"><document-id mxw-id="PAPP154827389" load-source="docdb" format="epo"><country>EP</country><doc-number>10156535</doc-number><kind>A</kind><date>20100315</date><lang>EN</lang></document-id><document-id mxw-id="PAPP212532273" load-source="docdb" format="original"><country>EP</country><doc-number>10156535.6</doc-number><date>20100315</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140454953" ucid="KR-20090022055-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20090022055</doc-number><kind>A</kind><date>20090316</date></document-id></priority-claim></priority-claims><dates-of-public-availability><intention-to-grant-date><date>20130715</date></intention-to-grant-date></dates-of-public-availability><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1988096778" load-source="docdb">H01L  33/00        20100101ALN20130411BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988103276" load-source="docdb">H01L  33/16        20100101ALN20130411BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988127480" load-source="docdb">F21K  99/00        20100101ALI20130411BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988133167" load-source="docdb">F21Y 101/02        20060101ALN20130411BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988133443" load-source="docdb">H01L  33/20        20100101AFI20130411BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1988133696" load-source="docdb">H01L  33/38        20100101ALN20130411BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1913191553" load-source="docdb" scheme="CPC">F21Y2115/10        20160801 LA20160801BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913192883" load-source="docdb" scheme="CPC">F21K   9/23        20160801 LI20160801BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1913194649" load-source="docdb" scheme="CPC">F21Y2113/13        20160801 LA20160801BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2140447076" load-source="docdb" scheme="CPC">H01L2224/48247     20130101 LA20141103BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2140453002" load-source="docdb" scheme="CPC">H01L2224/48091     20130101 LA20141103BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988113458" load-source="docdb" scheme="CPC">H01L  33/0079      20130101 LA20130727BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988115734" load-source="docdb" scheme="CPC">H01L  33/16        20130101 LA20130727BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988120602" load-source="docdb" scheme="CPC">H01L  33/007       20130101 LA20130727BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988122771" load-source="docdb" scheme="CPC">H01L  33/20        20130101 FI20130727BHEP        </classification-cpc><classification-cpc mxw-id="PCL1988129563" load-source="docdb" scheme="CPC">H01L  33/382       20130101 LA20130411BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132192882" lang="DE" load-source="patent-office">Lichtemittierende Diode, Gehäuse damit und Beleuchtungssystem damit</invention-title><invention-title mxw-id="PT132192883" lang="EN" load-source="patent-office">Light emitting diode, package with the same and lighting system including the same</invention-title><invention-title mxw-id="PT132192884" lang="FR" load-source="patent-office">Diode électroluminescente, boîtier l'incorporant et système d'éclairage l'incluant</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR918161341" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LG INNOTEK CO LTD</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR918136738" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LG INNOTEK CO., LTD.</last-name></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR918143826" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>CHO HYUN KYONG</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918146751" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>CHO, HYUN KYONG</last-name></addressbook></inventor><inventor mxw-id="PPAR918996937" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>CHO, HYUN KYONG</last-name><address><street>205ho, Seongwoo Villa, 61, Woomyeon-Dong, Seocho-Gu</street><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918137155" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SONG HYUN DON</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918170133" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SONG, HYUN DON</last-name></addressbook></inventor><inventor mxw-id="PPAR918996939" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SONG, HYUN DON</last-name><address><street>29-903, Shindonga Apt., Hagik 2-dong, Nam-gu</street><city>Incheon</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918157661" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>HONG CHANG HEE</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918136763" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>HONG, CHANG HEE</last-name></addressbook></inventor><inventor mxw-id="PPAR918996936" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>HONG, CHANG HEE</last-name><address><street>A-1202, Gongjak Apt., Yeuido-dong, Yeongdeungpo-gu</street><city>Seoul</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918152941" load-source="docdb" sequence="4" format="epo"><addressbook><last-name>KIM HYUNG GU</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR918143695" load-source="docdb" sequence="4" format="intermediate"><addressbook><last-name>KIM, HYUNG GU</last-name></addressbook></inventor><inventor mxw-id="PPAR918996938" load-source="patent-office" sequence="4" format="original"><addressbook><last-name>KIM, HYUNG GU</last-name><address><street>1573-22, Geumam 2-dong, Deokjin-gu, Jeonju-si</street><city>Jeonbuk</city><country>KR</country></address></addressbook></inventor></inventors><assignees><assignee mxw-id="PPAR918996941" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LG Innotek Co., Ltd.</last-name><iid>101182401</iid><address><street>Seoul Square 541, Namdaemunno 5-ga Jung-gu</street><city>Seoul 100-714</city><country>KR</country></address></addressbook></assignee></assignees><agents><agent mxw-id="PPAR918996940" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Cabinet Plasseraud</last-name><iid>100784233</iid><address><street>52, rue de la Victoire</street><city>75440 Paris Cedex 09</city><country>FR</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS548976955" load-source="docdb">AT</country><country mxw-id="DS548977996" load-source="docdb">BE</country><country mxw-id="DS548985820" load-source="docdb">BG</country><country mxw-id="DS548972132" load-source="docdb">CH</country><country mxw-id="DS548861957" load-source="docdb">CY</country><country mxw-id="DS548861978" load-source="docdb">CZ</country><country mxw-id="DS548883740" load-source="docdb">DE</country><country mxw-id="DS548977997" load-source="docdb">DK</country><country mxw-id="DS548977998" load-source="docdb">EE</country><country mxw-id="DS548828787" load-source="docdb">ES</country><country mxw-id="DS548985821" load-source="docdb">FI</country><country mxw-id="DS548985830" load-source="docdb">FR</country><country mxw-id="DS548883741" load-source="docdb">GB</country><country mxw-id="DS548977999" load-source="docdb">GR</country><country mxw-id="DS548883742" load-source="docdb">HR</country><country mxw-id="DS548861979" load-source="docdb">HU</country><country mxw-id="DS548972133" load-source="docdb">IE</country><country mxw-id="DS548978000" load-source="docdb">IS</country><country mxw-id="DS548985831" load-source="docdb">IT</country><country mxw-id="DS548978001" load-source="docdb">LI</country><country mxw-id="DS548883743" load-source="docdb">LT</country><country mxw-id="DS548976956" load-source="docdb">LU</country><country mxw-id="DS548985832" load-source="docdb">LV</country><country mxw-id="DS548883744" load-source="docdb">MC</country><country mxw-id="DS548976957" load-source="docdb">MK</country><country mxw-id="DS548976962" load-source="docdb">MT</country><country mxw-id="DS548828788" load-source="docdb">NL</country><country mxw-id="DS548974957" load-source="docdb">NO</country><country mxw-id="DS548828789" load-source="docdb">PL</country><country mxw-id="DS548976963" load-source="docdb">PT</country><country mxw-id="DS548972138" load-source="docdb">RO</country><country mxw-id="DS548828790" load-source="docdb">SE</country><country mxw-id="DS548861980" load-source="docdb">SI</country><country mxw-id="DS548974958" load-source="docdb">SK</country><country mxw-id="DS548974959" load-source="docdb">SM</country><country mxw-id="DS548985833" load-source="docdb">TR</country></ep-contracting-states></designated-states></international-convention-data></bibliographic-data><description mxw-id="PDES63957221" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><p id="p0001" num="0001">Embodiments relate to a light emitting diode (LED), a light emitting diode package with the same and a lighting system including the same.</p><heading id="h0001"><b><u>BACKGROUND</u></b></heading><p id="p0002" num="0002">Nitride semiconductors are attracting much attention for the fields of optical devices and high-power electronic devices because of their high thermal stability and wide band gap energy. In particular, blue light emitting diodes (LEDs), green LEDs, and UV LEDs that use nitride semiconductors have been commercialized and are being widely used.</p><p id="p0003" num="0003">According to the related art, not only GaN substrates but also heterogeneous substrates formed of different materials (e.g., silicon, sapphire, and silicon carbide (SiC)) are used to grow GaN epitaxial layers. When GaN-based materials are grown on such heterogeneous substrates, many defects such as threading dislocations (TD) are included in the grown thin layer due to the mismatches between crystal lattice coefficients and thermal expansion coefficients.</p><p id="p0004" num="0004">Also, according to the related art, a dry etching or wet etching-based isolation process is used to provide the isolation between LED chips. However, the LED may be damaged by plasma or chemicals during the etching-based isolation process, thereby degrading the chip reliability.<!-- EPO <DP n="2"> --></p><p id="p0005" num="0005"><patcit id="pcit0001" dnum="US20040115845A1"><text>US 2004/0115845 A1</text></patcit> discloses a light emitting diode having a GaN-based thick film with a slanted surface formed on the surface of a substrate which can be removed. The slanted surface increases the light emission efficiency.</p><p id="p0006" num="0006"><patcit id="pcit0002" dnum="EP1798781A2"><text>EP 1 798 781 A2</text></patcit> discloses a vertical GaN-based LED having an n-type GaN top layer with a tilted outer surface. The tilt of the outer surface significantly improves the light extraction efficiency.</p><heading id="h0002"><b><u>SUMMARY</u></b></heading><p id="p0007" num="0007">The invention provides a light emitting diode as defined in claim 1, a light emitting diode package as defined in claim 8 and a lighting system as defined in claim 9. Further embodiments are recited in the dependent claims.</p><p id="p0008" num="0008">According to the present invention, defined by the appended claims, embodiments provide a light emitting device (LED) having low crystal defects, an LED package with the same and a lighting system including the same.</p><p id="p0009" num="0009">Embodiments also provide an LED including a chip having improved light extraction efficiency, an LED package with the same and a lighting system including the same.</p><p id="p0010" num="0010">Embodiments also provide an LED in which the number of isolation processes for inter-chip isolation is reduced and light extraction efficiency is improved, an LED package with the same and a lighting system including the same.<!-- EPO <DP n="3"> --></p><p id="p0011" num="0011">The details of one or more embodiments are set forth in the accompanying drawings and the description below. Other features will be apparent from the description and drawings, and from the claims which define the matter for which protection is sought.</p><heading id="h0003"><b><u>BRIEF DESCRIPTION OF THE DRAWINGS</u></b></heading><p id="p0012" num="0012"><figref idrefs="f0001">Fig. 1</figref> is a sectional view of a light emitting diode (LED) according to an example not forming part of the present invention.</p><p id="p0013" num="0013"><figref idrefs="f0001 f0002 f0003">Figs. 2 to 6</figref> are sectional views illustrating a process of fabricating the LED according to this example.</p><p id="p0014" num="0014"><figref idrefs="f0004">Figs. 7</figref> and <figref idrefs="f0006">11</figref> are sectional views of an LED according to an embodiment of the present invention.</p><p id="p0015" num="0015"><figref idrefs="f0006">Fig. 12</figref> is a sectional view of an LED package according to an other embodiment.</p><p id="p0016" num="0016"><figref idrefs="f0007">Fig. 13</figref> is a perspective view of a lighting unit according to a further embodiment.</p><p id="p0017" num="0017"><figref idrefs="f0008">Fig. 14</figref> is an exploded perspective view of a backlight unit according to an other further embodiment.<!-- EPO <DP n="4"> --></p><heading id="h0004"><b><u>DETAILED DESCRIPTION OF THE EMBODIMENTS</u></b></heading><p id="p0018" num="0018">Hereinafter, a light emitting diode, a light emitting diode package and a lighting system including the same will be described with reference to accompanying drawings.</p><p id="p0019" num="0019">In the description of example and embodiments, it will be understood that when a layer (or film) is referred to as being "on/over" another layer or substrate, it can be directly on/over another layer or substrate, or intervening layers may also be present. Further, it will be understood that when a layer is referred to as being "under/below" another layer, it can be directly under/below another layer, and one or more intervening layers may also be present. In addition, it will also be understood that when a layer is referred to as being "between" two layers, it can be the only layer between the two layers, or one or more intervening layers may also be present.</p><p id="p0020" num="0020">(Example, not forming part of the present invention)</p><p id="p0021" num="0021"><figref idrefs="f0001">Fig. 1</figref> is a sectional view of a light emitting diode (LED) according to a first example.</p><p id="p0022" num="0022">A light emitting diode (LED) 190 according to this example may include a light emitting structure and a first electrode 125 disposed on the light emitting structure. The light emitting structure includes a second conductive type semiconductor layer 140, an active layer 130 disposed on the second conductive type semiconductor layer 140, and a first conductive type semiconductor layer 120 disposed on the active layer 130. The light emitting<!-- EPO <DP n="5"> --> structure may have a slope. The non-described reference numerals in <figref idrefs="f0001">FIG. 1</figref> will be described later with reference to <figref idrefs="f0001 f0002 f0003">Figs. 2 to 5</figref>.</p><p id="p0023" num="0023">According to the LED and a process of fabricating the LED of this example, a selective growth process may be used to grow a GaN-based material with a low crystal defect in an LED structure, thereby providing high internal efficiency, high reliability, and good current spreading.</p><p id="p0024" num="0024">Also, a path of photons generated in the active layer 130 due to a chip shape obtained by adjusting a slope of a lateral surface of the light emitting structure may be reduced to improve light extraction efficiency.</p><p id="p0025" num="0025">Also, the selective growth process may be performed to obtain a high-quality semiconductor layer, reduce the number of isolation processes for inter-chip isolation when a vertical type device is fabricated, and improve the light extraction efficiency.</p><p id="p0026" num="0026">Hereinafter, a process of the LED according to this example will be described with reference to <figref idrefs="f0001 f0002 f0003">Figs. 2 to 6</figref>.</p><p id="p0027" num="0027">Referring to <figref idrefs="f0001">FIG. 2</figref>, a first substrate 100 may be prepared. The first substrate 100 may be a sapphire (Al<sub>2</sub>O<sub>3</sub>) monocrystalline substrate, a Si substrate, or a SiC substrate, which include a semiconductor layer and a heterogeneous material, but is not limited thereto. A wet cleaning process may be performed on the first substrate 100 to remove impurities of a surface of the first substrate 100.</p><p id="p0028" num="0028">A semiconductor layer 110 may be formed on the first substrate 100. For<!-- EPO <DP n="6"> --> example, an undoped-GaN layer may be formed on the first substrate 100, but is not limited thereto. Since the layer 110 is formed, the growth of the first conductive type semiconductor layer 120 may be improved. In addition, it may prevent crystal defects from extending upward. Further, the semiconductor 110 may be lightly doped semiconductor layer having a doping concentration of 1 x 10<sup>15</sup> - 5 x 10<sup>15</sup> cm<sup>-3</sup> or below.</p><p id="p0029" num="0029">A first pattern 210 is formed on the non-conductive semiconductor layer 110 to expose a partial region M thereof. The first pattern 210 may remain in an inter-chip boundary region. For example, the first pattern 210 may be an oxide layer (e.g., SiO<sub>2</sub>) or a nitride layer, but is not limited thereto. For example, a plasma enhanced chemical vapor deposition (PECVD) process may be used to deposit SiO<sub>2</sub>, and then, a patterning process may be used to form the first pattern 210 exposing the partial region M.</p><p id="p0030" num="0030">In the example, the non-conductive type semiconductor layer 110 may have a crystalline direction different from those of a first conductive type semiconductor layer 120, an active layer 130, and a second conductive type semiconductor layer 140. Thus, the first conductive type semiconductor layer 120, the active layer 130, and the second conductive type semiconductor layer 140 may be etched in a vertical pattern shape, and the non-conductive type semiconductor layer 110 may be etched to remain at a predetermined slope.</p><p id="p0031" num="0031">Referring to <figref idrefs="f0002">Fig. 3</figref>, the first conductive type semiconductor layer 120 is formed on the exposed nonconductive semiconductor layer 110. For example, a chemical vapor deposition (CVD) process, a molecular beam epitaxy (MBE) process, a sputtering<!-- EPO <DP n="7"> --> process, or a hydride vapor phase epitaxy (HVPE) process may be used to form an n-type GaN layer for the first conductive type semiconductor layer 120. Also, the first conductive type semiconductor layer 120 may be formed by injecting tri-methyl gallium gas (TMGa), ammonia gas (NH<sub>3</sub>), nitrogen gas (N<sub>2</sub>), or silane gas (SiH<sub>4</sub>) containing n-type impurity such as silicon (Si) into a process chamber.</p><p id="p0032" num="0032">At this time, the first conductive type semiconductor layer 120 may be laterally grown from a seed region toward the first pattern 210. The first conductive type semiconductor layer 120 on the first pattern 210 has a high-quality crystal with a little potential.</p><p id="p0033" num="0033">According to the LED of this example and the method of fabricating the LED, a selective growth process is utilized to grow a GaN-based material with a low crystal defect in an LED structure, thereby providing high internal efficiency, high reliability, and good current spreading.</p><p id="p0034" num="0034">Also, the selective growth process may be performed to obtain a semiconductor layer having the low crystal defect, reduce the number of isolation processes for inter-chip isolation when a vertical type device is fabricated, and improve the light extraction efficiency.</p><p id="p0035" num="0035">The active layer 130 is formed on the first conductive type semiconductor layer 120. The active layer 130 may have a quantum well structure that is formed by alternately stacking nitride semiconductor layers with different energy bands once or several<!-- EPO <DP n="8"> --> times. For example, the active layer 130 may have a multi-quantum well structure with an InGaN/GaN structure that is formed by injecting tri-methyl gallium gas (TMGa), ammonia gas (NH<sub>3</sub>), nitrogen gas (N<sub>2</sub>), or tri-methyl indium gas (TMIn), but is not limited thereto.</p><p id="p0036" num="0036">At this time, the active layer 130 may be formed on a top surface of the first conductive type semiconductor layer 120. For example, a mask pattern (not shown) may be formed on a lateral surface of the first conductive type semiconductor layer 120, and the active layer 130 may be formed on the top surface of the first conductive type semiconductor layer 120.</p><p id="p0037" num="0037">Referring to <figref idrefs="f0002">FIG. 4</figref>, the second conductive type semiconductor layer 140 is formed on the active layer 130 and the first conductive type semiconductor layer 120. For example, the second conductive type semiconductor layer 140 may be formed by injecting tri-methyl gallium gas (TMGa), ammonia gas (NH<sub>3</sub>), nitrogen gas (N<sub>2</sub>), or bisethylcyclopentadienyl magnesium (EtCp<sub>2</sub>Mg){Mg(C<sub>2</sub>H<sub>5</sub>C<sub>5</sub>H<sub>4</sub>)<sub>2</sub>} containing p-type impurity such as magnesium (Mg) into a process chamber, but is not limited thereto.</p><p id="p0038" num="0038">At this time, the second conductive type semiconductor layer 140 may be formed to surround lateral surfaces of the active layer 130 and the first conductive type semiconductor layer 120.</p><p id="p0039" num="0039">Referring to <figref idrefs="f0003">Fig. 5</figref>, a wet or dry etching process may be performed on lateral surfaces of the second conductive type semiconductor layer 140, the active layer 130, and the first conductive type semiconductor layer 120.<!-- EPO <DP n="9"> --></p><p id="p0040" num="0040">In the etching of the lateral surfaces of the second conductive type semiconductor layer 140, the active layer 130, and the first conductive type semiconductor layer 120, the first pattern 210 may be removed to allow the non-conductive type semiconductor layer 110 to be etched while maintaining a predetermined slope.</p><p id="p0041" num="0041">According to this example, when the etching process is performed to adjust the lateral slope of the semiconductor layers 120, 130, and 140 of the grown LED, the first pattern 210 exposed to an etching solution is removed, and also, an undoped GaN that is the non-conductive type semiconductor layer 110 is etched to maintain a predetermined slope. For example, the non-conductive type semiconductor layer 110 may have an angle of about 55°∼89°, but is not limited thereto.</p><p id="p0042" num="0042">Also, according to this example, a portion of a lateral surface of the GaN grown by removing the first pattern 210 exposed to the etching solution may be etched to maintain a predetermined slope. That is, according to this example, when the selective growth process is performed, various modes of growth planes occur on the lateral surface. Thus, a portion of the growth planes is reacted with the chemical etching solution to form a plane having a predetermined slope. For example, the second conductive type semiconductor layer 140, the active layer 130, and the first conductive type semiconductor layer 120 may be etched to form vertical profiles. The undoped GaN that is the non-conductive type semiconductor layer 110 may be etched to maintain a predetermined slope.</p><p id="p0043" num="0043">Also, according to this example, the slope of the light emitting structure<!-- EPO <DP n="10"> --> may include uniform plane or non-uniform plane. For example, the slope may be uniform plane or non-uniform plane depending on etching.</p><p id="p0044" num="0044">In this example, a KOH etching solution may be used as the etching solution, but is not limited thereto.</p><p id="p0045" num="0045">Referring to <figref idrefs="f0003">Fig. 6</figref>, a second electrode 150 is formed on the second conductive type semiconductor layer 140. The second electrode 150 may include at least one of an ohmic layer, a reflective layer, and a coupling layer.</p><p id="p0046" num="0046">For example, the second electrode layer 150 may be a p-type ohmic contact layer 152 and may be formed by multiply stacking a single metal or a metal alloy so as to provide efficient hole injection, but are not limited thereto. The second electrode 150 may be a reflective layer or a transparent layer. For example, when the second electrode 150 is the reflective layer, the second electrode 150 may include a metal layer containing Al, Ag, or an alloy containing Al or Ag.</p><p id="p0047" num="0047">Also, the second electrode 150 may be formed of at least one of ITO, IZO(In-ZnO), GZO(Ga-ZnO), AZO(Al-ZnO), AGZO(Al-Ga ZnO), IGZO(In-Ga ZnO), IrOx, RuOx, RuOx/ITO, Ni/IrOx/Au, and Ni/IrOx/Au/ITO, but is not limited thereto.</p><p id="p0048" num="0048">A second substrate 160 may be formed on the second electrode 150 so as to efficiently perform removing of the first substrate 100 in a subsequent process. If the first conductive type semiconductor layer 120 has a thick thickness of greater than about 70 µm, the<!-- EPO <DP n="11"> --> formation process of the second substrate 160 may be omitted.</p><p id="p0049" num="0049">The second substrate 160 may be formed of a metal having good conductive properties, a metal alloy, or a conductive semiconductor material to efficiently inject the electron holes. For example, the second substrate 160 may be formed of one of more of copper (Cu), a Cu alloy, SiGe, GaN, Si, Ge, GaAs, ZnO, or SiC. The second substrate 160 may be formed using an electrochemical metal deposition method or a bonding method using eutectic metals.</p><p id="p0050" num="0050">The first substrate 100 is removed. The first substrate 100 may be removed using a high power laser or a chemical etching process. Also, the first substrate 100 may be removed using a physical grinding process. The first substrate 100 is removed to expose the non-conductive type semiconductor layer 110. The exposed non-conductive type semiconductor layer 110 may have subsurface damages generated when the first substrate 100 is removed. The subsurface damages may be removed by performing a wet or dry etching process.</p><p id="p0051" num="0051">A portion of the non-conductive type semiconductor layer 110 is moved, and a first electrode 125 is formed on the first conductive type semiconductor layer 120. A dry or wet etching process may be performed on a top surface of the non-conductive type semiconductor layer 110 to form a roughness in a region except the first electrode 125.</p><p id="p0052" num="0052">According to the LED of this example and the method of fabricating the LED, a selective growth process is utilized to grow a GaN-based material with a low crystal<!-- EPO <DP n="12"> --> defect in an LED structure, thereby providing high internal efficiency, high reliability, and good current spreading.</p><p id="p0053" num="0053">Also, a path of photons generated in the active layer 130 due to a chip shape obtained by adjusting a slope of a lateral surface may be reduced to improve light extraction efficiency.</p><p id="p0054" num="0054">Also, the selective growth process may be performed to obtain a semiconductor layer having the low crystal defect, reduce the number of isolation processes for inter-chip isolation when a vertical type device is fabricated, and improve the light extraction efficiency.</p><p id="p0055" num="0055">(Embodiment of the present invention)</p><p id="p0056" num="0056"><figref idrefs="f0006">Fig. 11</figref> is a sectional view of an LED according to an embodiment, and <figref idrefs="f0004">Figs. 7</figref> and <figref idrefs="f0006">11</figref> are sectional views of the LED according to this embodiment.</p><p id="p0057" num="0057">The embodiment may adopt technical features of the above example, and only the parts different from the above example will be mainly described below.</p><p id="p0058" num="0058">According to the embodiment, a portion of a first conductive type semiconductor layer 127 of a light emitting structure is sloped at a predetermined angle. The first conductive type semiconductor layer 127 includes a first conductive type first semiconductor layer 121 and a first conductive type second semiconductor layer 122. Also, the first conductive type first semiconductor layer 121 has a predetermined slope.<!-- EPO <DP n="13"> --></p><p id="p0059" num="0059">Hereinafter, the embodiment will be described with reference to <figref idrefs="f0004 f0005 f0006">Figs. 7 to 11</figref>.</p><p id="p0060" num="0060">Referring to <figref idrefs="f0004">Fig. 7</figref>, a first substrate 100 is prepared. A first conductive type first semiconductor layer 121 is formed on the first substrate 100. At this time, a non-conductive type semiconductor layer (not shown) may be formed on the substrate 100, but is not limited thereto.</p><p id="p0061" num="0061">Thereafter, a second pattern 220 is formed on the first conductive type first semiconductor layer 121 to expose a partial region M thereof. The second pattern 210 may remain in an inter-chip boundary region. For example, the second pattern 220 may be an oxide layer (e.g., SiO<sub>2</sub>) or a nitride layer, but is not limited thereto.</p><p id="p0062" num="0062">In the embodiment, the first conductive type first semiconductor layer 121 has a crystalline direction different from those of a first conductive type second semiconductor layer 122, an active layer 130, and a second conductive type semiconductor layer 140, which will be formed later. Thus, the first conductive type second semiconductor layer 122, the active layer 130, and the second conductive type semiconductor layer 140 may be etched in a vertical pattern shape, and the first conductive type first semiconductor layer 121 may be etched to remain at a predetermined slope.</p><p id="p0063" num="0063">Referring to <figref idrefs="f0004">Fig. 8</figref>, the first conductive type second semiconductor layer 122 is formed on the first conductive type first semiconductor layer 121. At this time, the first conductive type second semiconductor layer 122 may be laterally grown from a seed region<!-- EPO <DP n="14"> --> toward the second pattern 220. Thereafter, the active layer 130 is formed on the first conductive type second semiconductor layer 122.</p><p id="p0064" num="0064">Referring to <figref idrefs="f0005">Fig. 9</figref>, the second conductive type semiconductor layer 140 is formed on the active layer 130 and the first conductive type semiconductor layer 122. At this time, the second conductive type semiconductor layer 140 may be formed to surround lateral surfaces of the active layer 130 and the first conductive type second semiconductor layer 122.</p><p id="p0065" num="0065">Referring to <figref idrefs="f0005">Fig. 10</figref>, a wet or dry etching process may be performed on lateral surfaces of the second conductive type semiconductor layer 140, the active layer 130, and the first conductive type second semiconductor layer 122.</p><p id="p0066" num="0066">In the etching of the lateral surfaces of the second conductive type semiconductor layer 140, the active layer 130, and the first conductive type second semiconductor layer 122, the second pattern 220 may be removed to allow the first conductive type first semiconductor layer 121 to be etched while maintaining a predetermined slope.</p><p id="p0067" num="0067">That is, in the embodiment, the first conductive type first semiconductor layer 121 has a crystalline direction different from those of the first conductive type second semiconductor layer 122, the active layer 130, and the second conductive type semiconductor layer 140, which will be formed later. Thus, the first conductive type second semiconductor layer 122, the active layer 130, and the second conductive type semiconductor layer 140 may be etched in a vertical pattern shape, and the first conductive type first semiconductor layer 121 may be etched to remain at a predetermined<!-- EPO <DP n="15"> --> slope.</p><p id="p0068" num="0068">Referring to <figref idrefs="f0006">Fig. 11</figref>, a second electrode 150 is formed on the second conductive type semiconductor layer 140. For example, the second electrode layer 150 may include an ohmic contact layer (not shown), a reflective layer (not shown), a contact layer (not shown), and a second substrate 160.</p><p id="p0069" num="0069">The first substrate 100 is removed. The first substrate 100 may be separated using a high power laser or removed using a chemical etching process.</p><p id="p0070" num="0070">A portion of the first conductive type second semiconductor layer 122 is moved, and a first electrode 125 is formed on the first conductive type second semiconductor layer 122. A dry or wet etching process may be performed on a top surface of the first conductive type first semiconductor layer 121 to form a roughness in a region except the first electrode 125.</p><p id="p0071" num="0071">According to the LED of this embodiment and the method of fabricating the LED, a selective growth process is utilized to grow a GaN-based material with a low crystal defect in an LED structure, thereby providing high internal efficiency, high reliability, and good current spreading.</p><p id="p0072" num="0072">Also, a path of photons generated in the active layer 130 due to a chip shape obtained by adjusting a slope of a lateral surface may be reduced to improve light extraction efficiency.</p><p id="p0073" num="0073">Also, the selective growth process may be performed to obtain a<!-- EPO <DP n="16"> --> semiconductor layer having the low crystal defect, reduce the number of isolation processes for inter-chip isolation when a vertical type diode is fabricated, and improve the light extraction efficiency.</p><p id="p0074" num="0074"><figref idrefs="f0006">Fig. 12</figref> is a sectional view of an LED package according to an other embodiment.</p><p id="p0075" num="0075">Referring to <figref idrefs="f0006">Fig. 12</figref>, an LED package according to this embodiment includes a body 205, a third electrode layer 211 and a fourth electrode layer 212 disposed in the body 205, an LED 190, in accordance with the above embodiment, disposed in the body 205 and electrically connected to the third electrode layer 211 and the fourth electrode layer 212, and a molding member 240 surrounding the LED 190.</p><p id="p0076" num="0076">The body 205 may be formed of a silicon material, a synthetic resin material, or a metal material. A sloped surface may be disposed around the LED 190.</p><p id="p0077" num="0077">The third electrode layer 211 and the fourth electrode layer 212 are electrically separated from each other and supply a power to the LED 190. Also, the third electrode layer 211 and the fourth electrode layer 212 may reflect light generated in the LED 190 to improve light efficiency. In addition, the third electrode layer 211 and the fourth electrode layer 212 may release heat generated in the LED 190 to the outside.</p><p id="p0078" num="0078">As an example, not forming part of the present invention, the vertical type LED illustrated in <figref idrefs="f0001">Fig. 1</figref> may be applicable as the LED 190, but is not limited thereto. For example, a lateral type LED may be applicable as the LED 190.</p><p id="p0079" num="0079">The LED 190 may be disposed on the body 205 or on the third electrode layer 211 or the fourth electrode layer 212.</p><p id="p0080" num="0080">The LED 190 may be electrically connected to the third electrode layer 211<!-- EPO <DP n="17"> --> and/or the fourth electrode layer 212 through a wire 230. In this embodiment, the vertical type LED 190 in accordance with the above LED embodiment is explained as an example, and one wire 230 may be used as an example.</p><p id="p0081" num="0081">The molding member 240 may surround the LED 190 to protect the LED 190. Also, a phosphor may be contained in the molding member 240 to vary a wavelength of light emitted from the LED 190.</p><p id="p0082" num="0082">The LED package according to an embodiment may be applicable to a lighting system. The lighting system may include a lighting unit illustrated in <figref idrefs="f0007">Fig. 13</figref> and a backlight unit illustrated in <figref idrefs="f0008">Fig. 14</figref>. In addition, the lighting system may include traffic lights, a vehicle headlight, and a sign.</p><p id="p0083" num="0083"><figref idrefs="f0007">Fig. 13</figref> is a perspective view of a lighting unit 1100 according to an other embodiment.</p><p id="p0084" num="0084">Referring to <figref idrefs="f0007">Fig. 13</figref>, a lighting unit 1100 may include a case body 1110, a light emitting module 1130 disposed in the case body 1110, and a connection terminal 1120 disposed in the case body 1110 to receive a power from an external power source.</p><p id="p0085" num="0085">The case body 1110 may be formed of a material having an improved heat dissipation characteristic. For example, the case body 1110 may be formed of a metal material or resin material.</p><p id="p0086" num="0086">The light emitting module 1130 may include a substrate 1132 and at least one LED package 200 mounted on the substrate 1132.<!-- EPO <DP n="18"> --></p><p id="p0087" num="0087">A circuit pattern may be printed on an insulation material to form the substrate 1132. For example, the substrate 1132 may include a printed circuit board (PCB), a metal core PCB, a flexible PCB, or a ceramic PCB.</p><p id="p0088" num="0088">Also, the substrate 1132 may be formed of a material that can effectively reflect light. A surface of the substrate 1132 may be coated with a colored material, e.g., a white or silver-colored material by which light is effectively reflected.</p><p id="p0089" num="0089">The at least one LED package 200 may be mounted on the substrate 1132. The LED package 200 may include at least one light emitting diode . The light emitting diode 100 may include a colored light emitting diode that emits red, green, blue, or white light and an UV light emitting diode that emits ultraviolet (UV) light.</p><p id="p0090" num="0090">The light emitting module 1130 may include a plurality of light emitting diode packages 200 to obtain various colors and brightness. For example, a white LED, a red LED, and a green LED may be disposed in combination with each other to secure a high color rendering index (CRI).</p><p id="p0091" num="0091">The connection terminal 1120 may be electrically connected to the light emitting module 1130 to supply a power. As shown in <figref idrefs="f0007">Fig. 13</figref>, although the connection terminal 1120 is screw-inserted into an external power source in a socket manner, the present disclosure is not limited thereto. For example, the connection terminal 1120 may have a pin shape. Thus, the connection terminal 1120 may be inserted into the external power source or connected to the external power using an interconnection.<!-- EPO <DP n="19"> --></p><p id="p0092" num="0092"><figref idrefs="f0008">Fig. 14</figref> is an exploded perspective view of a backlight unit 1200 according to an other embodiment.</p><p id="p0093" num="0093">A backlight unit 1200 according to an embodiment may include a light guide plate 1210, a light emitting module 1240, a reflective member 1220, and a bottom cover 1230, but is not limited thereto. The light emitting module 1240 may provide light to the light guide plate 1210. The reflective member 1220 may be disposed below the light guide plate 1210. The bottom cover 1230 may receive the light guide plate 1210, the light emitting module 1240, and the reflective member 1220.</p><p id="p0094" num="0094">The light guide plate 1210 diffuses light to produce planar light. The light guide plate 1210 may be formed of a transparent material. For example, the light guide plate 1210 may be formed of one of an acrylic resin-based material such as polymethylmethacrylate (PMMA), a polyethylene terephthalate (PET) resin, a poly carbonate (PC) resin, a cyclic olefin copolymer (COC) resin, and a polyethylene naphthalate (PEN) resin.</p><p id="p0095" num="0095">The light emitting module 1240 provides light to at least one surface of the light guide plate 1210. Thus, the light emitting module 1240 may be used as a light source of a display device including the backlight unit.</p><p id="p0096" num="0096">The light emitting module 1240 may contact the light guide plate 1210, but is not limited thereto. In particular, the light emitting module 1240 may include a substrate 1242 and a plurality of light emitting diode packages 200 mounted on the substrate 1242. The substrate 1242 may contact the light guide plate 1210, but is not limited thereto.<!-- EPO <DP n="20"> --></p><p id="p0097" num="0097">The substrate 1242 may be a PCB including a circuit pattern (not shown). However, the substrate 1242 may include a metal core PCB (MCPCB) or a flexible PCB (FPCB) as well as the PCB, but is not limited thereto.</p><p id="p0098" num="0098">A light emitting surface of each of the plurality of light emitting diode packages 200 may be spaced a predetermined distance from the light guide plate 1210.</p><p id="p0099" num="0099">The reflective member 1220 may be disposed below the light guide plate 1210. The reflective member 1220 reflects light incident onto a bottom surface of the light guide plate 1210 to proceed in an upward direction, thereby improving brightness of the backlight unit. For example, the reflective member 1220 may be formed of one of PET, PC, and PVC resin, but is not limited thereto.</p><p id="p0100" num="0100">The bottom cover 1230 may receive the light guide plate 1210, the light emitting module 1240, and the reflective member 1220. For this, the bottom cover 1230 may have a box shape with an opened upper side, but is not limited thereto.</p><p id="p0101" num="0101">The bottom cover 1230 may be formed of a metal material or a resin material. Also, the bottom cover 1230 may be manufactured using a press forming process or an extrusion molding process.<!-- EPO <DP n="21"> --></p><p id="p0102" num="0102">Any reference in this specification to "one embodiment," "an embodiment," "the embodiment," etc., means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the invention. The appearances of such phrases in various places in the specification are not necessarily all referring to the same embodiment. Further, when a particular feature, structure, or characteristic is described in connection with any embodiment, it is submitted that it is within the purview of one skilled in the art to effect such feature, structure, or characteristic in connection with other ones of the embodiments.</p><p id="p0103" num="0103">Although embodiments have been described with reference to a number of illustrative embodiments thereof, it should be understood that numerous other modifications and embodiments can be devised by those skilled in the art that will fall within the scope of this disclosure as set out by the appended claims. More particularly, various variations and modifications are possible in the component parts and/or arrangements of the subject combination arrangement within the scope of the disclosure and the drawings, as set out by the appended claims. In addition to variations and modifications in the component parts and/or arrangements, alternative uses will also be apparent to those skilled in the art.</p></description><claims mxw-id="PCLM56979152" lang="DE" load-source="patent-office"><!-- EPO <DP n="25"> --><claim id="c-de-01-0001" num="0001"><claim-text>Lichtemittierende Diode (LED), umfassend:
<claim-text>eine erste Halbleiterschicht (122);</claim-text>
<claim-text>eine aktive Schicht (130), angrenzend an die erste Halbleiterschicht;</claim-text>
<claim-text>eine zweite Halbleiterschicht (140), angrenzend an die aktive Schicht, wobei die erste Halbleiterschicht (122) von einem ersten Leitfähigkeitstyp und die zweite Halbleiterschicht (140) von einem zweiten Leitfähigkeitstyp ist; und</claim-text>
<claim-text>eine dritte Halbleiterschicht (121), angrenzend an die erste Halbleiterschicht, wobei die dritte Halbleiterschicht (121) vom ersten Leitfähigkeitstyp ist,</claim-text>
<claim-text>die dritte Halbleiterschicht, die erste Halbleiterschicht, die aktive Schicht und die zweite Halbleiterschicht in einer ersten Richtung gebildet sind,</claim-text>
<claim-text>wobei die dritte Halbleiterschicht (121) eine planare Fläche in einer zweiten Richtung hat und der ersten Halbleiterschicht gegenüberliegt,</claim-text>
<claim-text>wobei die dritte Halbleiterschicht (121) mindestens eine Seitenfläche hat, die geneigt ist, und ein Neigungswinkel der mindestens einen Seitenfläche der dritten Halbleiterschicht zwischen der ersten Richtung und der zweiten Richtung liegt, mindestens ein Element aus der ersten Halbleiterschicht, der aktiven Schicht oder der zweiten Halbleiterschicht eine Seitenfläche mit einem Neigungswinkel hat, der größer als der<!-- EPO <DP n="26"> --> Neigungswinkel der mindestens einen Seitenfläche der dritten Halbleiterschicht ist, und</claim-text>
<claim-text>die erste und zweite Richtung senkrecht zueinander liegen,</claim-text>
<claim-text><b>dadurch gekennzeichnet, dass</b> die dritte Halbleiterschicht (121) eine Kristallrichtung hat, die sich von der der ersten Halbleiterschicht (122), der aktiven Schicht (130) und der zweiten Halbleiterschicht (140) unterscheidet,</claim-text>
<claim-text>und darin, dass eine Vertiefung in der dritten Halbleiterschicht gebildet ist, und eine erste Elektrode (125) in der Vertiefung gebildet ist, wobei die Vertiefung sich in die erste Halbleiterschicht hinein erstreckt.</claim-text></claim-text></claim><claim id="c-de-01-0002" num="0002"><claim-text>LED nach Anspruch 1, wobei die mindestens eine Seitenfläche eine gleichförmige Fläche oder eine ungleichförmige Fläche ist.</claim-text></claim><claim id="c-de-01-0003" num="0003"><claim-text>LED nach Anspruch 1, wobei die dritte Halbleiterschicht (121) eine größere Breite als die erste Halbleiterschicht (122) hat.</claim-text></claim><claim id="c-de-01-0004" num="0004"><claim-text>LED nach Anspruch 1, wobei die Höhe der Vertiefung größer als eine Dicke der ersten Elektrode (125) ist.</claim-text></claim><claim id="c-de-01-0005" num="0005"><claim-text>LED nach Anspruch 1, die eine zweite Elektrode (150), angrenzend an die zweite Halbleiterschicht (140), umfasst.</claim-text></claim><claim id="c-de-01-0006" num="0006"><claim-text>LED nach Anspruch 5, wobei die zweite Elektrode (150) mindestens ein Element aus einer ohmschen Schicht, einer reflektierenden Schicht und einer<!-- EPO <DP n="27"> --> Verbindungsschicht umfasst.</claim-text></claim><claim id="c-de-01-0007" num="0007"><claim-text>LED nach Anspruch 6, wobei die zweite Elektrode (150) aus mindestens einem Element aus ITO, IZO(In-ZnO), GZO(Ga-ZnO), AZO(Al-ZnO), AGZO(Al-Ga ZnO), IGZO(In-Ga ZnO), IrOx, RuOx, RuOx/ITO, Ni/IrOx/Au und Ni/IrOx/Au/ITO gebildet wird.</claim-text></claim><claim id="c-de-01-0008" num="0008"><claim-text>Gehäuse für lichtemittierende Diode (LED), das die LED nach einem der vorherigen Ansprüche umfasst und einen Gehäusekörper zur Aufnahme der LED umfasst.</claim-text></claim><claim id="c-de-01-0009" num="0009"><claim-text>Beleuchtungssystem, das ein lichtemittierendes Modul umfasst, welches das Gehäuse der lichtemittierenden Diode (LED) nach Anspruch 8 enthält.</claim-text></claim></claims><claims mxw-id="PCLM56979153" lang="EN" load-source="patent-office"><!-- EPO <DP n="22"> --><claim id="c-en-01-0001" num="0001"><claim-text>A light emitting diode (LED) comprising:
<claim-text>a first semiconductor layer (122);</claim-text>
<claim-text>an active layer (130) adjacent to the first semiconductor layer;</claim-text>
<claim-text>a second semiconductor layer (140) adjacent to the active layer, the first semiconductor layer (122) being of a first conductivity type and the second semiconductor layer (140) being of a second conductivity type; and</claim-text>
<claim-text>a third semiconductor layer (121) adjacent to the first semiconductor layer, the third semiconductor layer (121) being of the first conductivity type,</claim-text>
<claim-text>the third semiconductor layer, the first semiconductor layer, the active layer and the second semiconductor layer being formed in a first direction,</claim-text>
<claim-text>the third semiconductor layer (121) having a planar surface in a second direction and facing the first semiconductor layer,</claim-text>
<claim-text>the third semiconductor layer (121) having at least one side surface which is inclined, and an angle of inclination of the at least one side surface of the third semiconductor layer is between the first direction and the second direction, at least one of the first semiconductor layer, the active layer, or the second semiconductor layer having a side surface with an angle of inclination which is greater than the angle of inclination of the at least one side surface of the third semiconductor layer, and<!-- EPO <DP n="23"> --></claim-text>
<claim-text>the first and second directions are perpendicular to each other,</claim-text>
<claim-text><b>characterized in that</b> the third semiconductor layer (121) has a crystalline direction different from those of the first semiconductor layer (122), the active layer (130) and the second semiconductor layer (140)</claim-text>
<claim-text>and <b>in that</b> a recess is formed in the third semiconductor layer, and a first electrode (125) is provided in the recess, wherein the recess extends into the first semiconductor layer.</claim-text></claim-text></claim><claim id="c-en-01-0002" num="0002"><claim-text>The LED of claim 1, wherein the at least one side surface is a uniform surface or non-uniform surface.</claim-text></claim><claim id="c-en-01-0003" num="0003"><claim-text>The LED of claim 1, wherein the third semiconductor layer (121) has a width greater than the first semiconductor layer (122).</claim-text></claim><claim id="c-en-01-0004" num="0004"><claim-text>The LED of claim 1, wherein the height of the recess is greater than a thickness of the first electrode (125).</claim-text></claim><claim id="c-en-01-0005" num="0005"><claim-text>The LED of claim 1, comprising a second electrode (150) adjacent to the second semiconductor layer (140).</claim-text></claim><claim id="c-en-01-0006" num="0006"><claim-text>The LED of claim 5, wherein the second electrode (150) comprises at least one<!-- EPO <DP n="24"> --> of an ohmic layer, a reflective layer, and a coupling layer.</claim-text></claim><claim id="c-en-01-0007" num="0007"><claim-text>The LED of claim 6, wherein the second electrode (150) is formed of at least one of ITO, IZO(In-ZnO), GZO(Ga-ZnO), AZO(Al-ZnO), AGZO(Al-Ga ZnO), IGZO(In-Ga ZnO), IrOx, RuOx, RuOx/ITO, Ni/IrOx/Au, and Ni/IrOx/Au/ITO.</claim-text></claim><claim id="c-en-01-0008" num="0008"><claim-text>A light emitting diode (LED) package including the LED of any one of the preceding claims, and including a package body to house the LED.</claim-text></claim><claim id="c-en-01-0009" num="0009"><claim-text>A lighting system including a light emitting module having the light emitting diode (LED) package of claim 8.</claim-text></claim></claims><claims mxw-id="PCLM56979154" lang="FR" load-source="patent-office"><!-- EPO <DP n="28"> --><claim id="c-fr-01-0001" num="0001"><claim-text>Diode électroluminescente (DEL), comprenant :
<claim-text>une première couche semi-conductrice (122) ;</claim-text>
<claim-text>une couche active (130) adjacente à la première couche semi-conductrice ;</claim-text>
<claim-text>une deuxième couche semi-conductrice (140) adjacente à la couche active, la première couche semi-conductrice (122) étant d'un premier type de conductivité et la deuxième couche semi-conductrice (140) étant d'un deuxième type de conductivité ; et</claim-text>
<claim-text>une troisième couche semi-conductrice (121) adjacente à la première couche semi-conductrice, la troisième couche semi-conductrice (121) étant du premier type de conductivité,</claim-text>
<claim-text>la troisième couche semi-conductrice, la première couche semi-conductrice, la couche active et la deuxième couche semi-conductrice étant formées dans une première direction,</claim-text>
<claim-text>la troisième couche semi-conductrice (121) ayant une surface plane dans une deuxième direction et faisant face à la première couche semi-conductrice,</claim-text>
<claim-text>la troisième couche semi-conductrice (121) ayant au moins une surface latérale qui est inclinée, et un angle d'inclinaison de l'au moins une surface latérale de la troisième couche semi-conductrice étant entre la première direction et la deuxième direction, au moins une couche parmi la première couche semi-conductrice, la couche active, ou la deuxième couche semi-conductrice ayant une surface latérale avec un angle d'inclinaison qui est supérieur à l'angle d'inclinaison de l'au moins une surface latérale de la troisième couche semi-conductrice, et</claim-text>
<claim-text>les première et deuxième directions étant perpendiculaires l'une à l'autre,</claim-text>
<claim-text><b>caractérisée en ce que</b> la troisième couche semi-conductrice (121) a une direction cristalline différente de celles de la première couche semi-conductrice (122), de la couche active (130) et de la deuxième couche semi-conductrice (140)</claim-text>
<claim-text>et <b>en ce qu'</b>un évidement est formé dans la troisième couche semi-conductrice, et une première électrode (125) est prévue dans l'évidement, l'évidement s'étendant dans la première couche semi-conductrice.</claim-text><!-- EPO <DP n="29"> --></claim-text></claim><claim id="c-fr-01-0002" num="0002"><claim-text>DEL selon la revendication 1, dans laquelle l'au moins une surface latérale est une surface uniforme ou une surface non uniforme.</claim-text></claim><claim id="c-fr-01-0003" num="0003"><claim-text>DEL selon la revendication 1, dans laquelle la troisième couche semi-conductrice (121) a une largeur plus importante que la première couche semi-conductrice (122).</claim-text></claim><claim id="c-fr-01-0004" num="0004"><claim-text>DEL selon la revendication 1, dans laquelle la hauteur de l'évidement est supérieure à l'épaisseur de la première électrode (125).</claim-text></claim><claim id="c-fr-01-0005" num="0005"><claim-text>DEL selon la revendication 1, comprenant une deuxième électrode (150) adjacente à la deuxième couche semi-conductrice (140).</claim-text></claim><claim id="c-fr-01-0006" num="0006"><claim-text>DEL selon la revendication 5, dans laquelle la deuxième électrode (150) comprend au moins une couche parmi une couche ohmique, une couche réfléchissante, et une couche de couplage.</claim-text></claim><claim id="c-fr-01-0007" num="0007"><claim-text>DEL selon la revendication 6, dans laquelle la deuxième électrode (150) est formée d'au moins un parmi ITO, IZO (In-ZnO), GZO (Ga-ZnO), AZO (Al-ZnO), AGZO (Al-Ga ZnO), IGZO (In-Ga ZnO), IrOx, RuOx, RuOx/ITO, Ni/IrOx/Au, et Ni/IrOx/Au/ITO.</claim-text></claim><claim id="c-fr-01-0008" num="0008"><claim-text>Ensemble à diode électroluminescente (DEL), comprenant une DEL selon une quelconque des revendications précédentes, et comprenant un corps d'ensemble pour loger la DEL.</claim-text></claim><claim id="c-fr-01-0009" num="0009"><claim-text>Système d'éclairage comprenant un module électroluminescent ayant un ensemble à diode électroluminescente (DEL) selon la revendication 8.</claim-text></claim></claims><drawings mxw-id="PDW16668783" load-source="patent-office"><!-- EPO <DP n="30"> --><figure id="f0001" num="1,2"><img id="if0001" file="imgf0001.tif" wi="124" he="174" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="31"> --><figure id="f0002" num="3,4"><img id="if0002" file="imgf0002.tif" wi="125" he="162" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0003" num="5,6"><img id="if0003" file="imgf0003.tif" wi="124" he="182" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0004" num="7,8"><img id="if0004" file="imgf0004.tif" wi="126" he="158" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0005" num="9,10"><img id="if0005" file="imgf0005.tif" wi="122" he="166" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0006" num="11,12"><img id="if0006" file="imgf0006.tif" wi="116" he="188" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0007" num="13"><img id="if0007" file="imgf0007.tif" wi="113" he="138" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0008" num="14"><img id="if0008" file="imgf0008.tif" wi="135" he="182" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
