Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu May  2 23:54:19 2024
| Host         : binhkieudo-ASUS running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_high_fanout_nets -file /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.arty100t.Arty100THarness.SmallRocketArty100TConfig/obj/report/fanout.txt -timing -load_types -max_nets 25
| Design       : Arty100THarness
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

High Fan-out Nets Information

1. Fanout Summary
-----------------

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+
|                                                                                                                                                                                            |        |             |                 |                 |         Clock Enable        |          Set/Reset          |         Data & Other        |            Clock            |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| Net Name                                                                                                                                                                                   | Fanout | Driver Type | Worst Slack(ns) | Worst Delay(ns) | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER | Slice | IO | BRAM/DSP/OTHER |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+
| chiptop0/system/prci_ctrl_domain/resetSynchronizer/x1_member_allClocks_uncore_reset_catcher/io_sync_reset_chain/output_chain/sync_0_reg_3                                                  |    990 | LUT1        |           6.827 |           6.280 |     0 |  0 |              0 |   988 |  0 |              0 |     2 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                          |    438 | FDRE        |           5.441 |           4.411 |   144 |  0 |              0 |     0 |  0 |              0 |   294 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/saved_address_reg[6]_0                                                                                                 |    356 | LUT3        |           7.625 |           2.685 |     0 |  0 |              0 |     0 |  0 |              0 |   356 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_10                                                                                                     |    351 | LUT5        |           5.712 |           3.109 |     0 |  0 |              0 |     0 |  0 |              0 |   351 |  0 |              0 |     0 |  0 |              0 |
| harnessBinderReset_catcher/io_sync_reset_chain/output_chain/AR[0]                                                                                                                          |    345 | LUT1        |          14.222 |           3.829 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[0]                                                                                                                                                                        |    345 | FDRE        |          11.615 |           4.617 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/deint/deq_id[1]                                                                                                                                                                        |    345 | FDRE        |          11.027 |           4.746 |     0 |  0 |              0 |     0 |  0 |              0 |   345 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                              |    298 | FDRE        |           3.991 |           4.869 |     0 |  0 |              0 |     0 |  0 |              0 |   298 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                           |    290 | FDRE        |           5.290 |           4.364 |   144 |  0 |              0 |     0 |  0 |              0 |   146 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/Q[33]                                                                                                              |    238 | FDRE        |           9.184 |           6.975 |     0 |  0 |              0 |     0 |  0 |              0 |   238 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                     |    216 | LUT5        |          10.517 |           3.597 |     7 |  0 |              0 |     6 |  0 |              0 |   203 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                    |    197 | LUT6        |           4.155 |           0.892 |   192 |  0 |              0 |     0 |  0 |              0 |     5 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_10_n_0                                                                |    192 | LUT4        |           4.440 |           2.306 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_11_n_0                                                                |    192 | LUT4        |           4.160 |           2.313 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_12_n_0                                                                |    192 | LUT5        |           5.146 |           3.541 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_8_n_0                                                                 |    192 | LUT4        |           4.155 |           1.923 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[0].RAM32M0_i_9_n_0                                                                 |    192 | LUT4        |           4.416 |           2.058 |     0 |  0 |              0 |     0 |  0 |              0 |   192 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_rep__4_8                                                                                                      |    186 | LUT5        |           6.475 |           3.321 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/Q[0]                                                                        |    186 | FDRE        |           4.955 |           1.739 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| mig/island/blackbox/u_arty100tmig_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_last_inst/USE_FPGA.and_inst_0 |    186 | LUT2        |           4.064 |           2.161 |     0 |  0 |              0 |     0 |  0 |              0 |   186 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[0]                                                                                                                |    179 | LUT6        |           9.218 |           3.491 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[1]                                                                                                                |    179 | LUT6        |           9.098 |           3.606 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[2]                                                                                                                |    179 | LUT6        |           8.966 |           3.840 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/W0_addr[3]                                                                                                                |    179 | LUT6        |           9.301 |           3.440 |     0 |  0 |              0 |     0 |  0 |              0 |   179 |  0 |              0 |     0 |  0 |              0 |
| chiptop0/system/tile_prci_domain/tile_reset_domain_tile/core/div/p_17_in                                                                                                                   |    178 | LUT6        |           8.367 |           1.917 |   176 |  0 |              0 |     0 |  0 |              0 |     2 |  0 |              0 |     0 |  0 |              0 |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------------+-----------------+-----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+-------+----+----------------+


