{"vcs1":{"timestamp_begin":1695552892.366614707, "rt":18.73, "ut":17.20, "st":0.70}}
{"vcselab":{"timestamp_begin":1695552911.187738252, "rt":1.18, "ut":0.42, "st":0.17}}
{"link":{"timestamp_begin":1695552912.438973123, "rt":0.68, "ut":0.45, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1695552891.570513024}
{"VCS_COMP_START_TIME": 1695552891.570513024}
{"VCS_COMP_END_TIME": 1695552913.299106052}
{"VCS_USER_OPTIONS": "-full64 -debug_access+r -sverilog +acc +vpi +incdir+/home/hitesh.patel/UVM/UVM_1.2/src /home/hitesh.patel/UVM/UVM_1.2/src/uvm.sv /home/hitesh.patel/UVM/UVM_1.2/src/dpi/uvm_dpi.cc -CFLAGS -DVCS ../TOP/ei_tdp_ram_top.sv -f compile.f +define+UVM_REPORT_DISABLE_FILE_LINE"}
{"vcs1": {"peak_mem": 387052}}
{"stitch_vcselab": {"peak_mem": 227832}}
