#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15aab20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15b7340 .scope module, "tb" "tb" 3 55;
 .timescale -12 -12;
L_0x15ab960 .functor NOT 1, L_0x15f5580, C4<0>, C4<0>, C4<0>;
L_0x15f52e0 .functor XOR 4, L_0x15f51a0, L_0x15f5240, C4<0000>, C4<0000>;
L_0x15f5470 .functor XOR 4, L_0x15f52e0, L_0x15f53a0, C4<0000>, C4<0000>;
v0x15f1e80_0 .net *"_ivl_10", 3 0, L_0x15f53a0;  1 drivers
v0x15f1f80_0 .net *"_ivl_12", 3 0, L_0x15f5470;  1 drivers
v0x15f2060_0 .net *"_ivl_2", 3 0, L_0x15f5100;  1 drivers
v0x15f2120_0 .net *"_ivl_4", 3 0, L_0x15f51a0;  1 drivers
v0x15f2200_0 .net *"_ivl_6", 3 0, L_0x15f5240;  1 drivers
v0x15f2330_0 .net *"_ivl_8", 3 0, L_0x15f52e0;  1 drivers
v0x15f2410_0 .net "c", 0 0, v0x15ef380_0;  1 drivers
v0x15f24b0_0 .var "clk", 0 0;
v0x15f2550_0 .net "d", 0 0, v0x15ef4c0_0;  1 drivers
v0x15f25f0_0 .net "mux_in_dut", 3 0, L_0x15f4050;  1 drivers
v0x15f2690_0 .net "mux_in_ref", 3 0, L_0x15f2d70;  1 drivers
v0x15f2730_0 .var/2u "stats1", 159 0;
v0x15f27f0_0 .var/2u "strobe", 0 0;
v0x15f28b0_0 .net "tb_match", 0 0, L_0x15f5580;  1 drivers
v0x15f2970_0 .net "tb_mismatch", 0 0, L_0x15ab960;  1 drivers
v0x15f2a30_0 .net "wavedrom_enable", 0 0, v0x15ef560_0;  1 drivers
v0x15f2b00_0 .net "wavedrom_title", 511 0, v0x15ef600_0;  1 drivers
L_0x15f5100 .concat [ 4 0 0 0], L_0x15f2d70;
L_0x15f51a0 .concat [ 4 0 0 0], L_0x15f2d70;
L_0x15f5240 .concat [ 4 0 0 0], L_0x15f4050;
L_0x15f53a0 .concat [ 4 0 0 0], L_0x15f2d70;
L_0x15f5580 .cmp/eeq 4, L_0x15f5100, L_0x15f5470;
S_0x15c14f0 .scope module, "good1" "reference_module" 3 96, 3 4 0, S_0x15b7340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x15abc60 .functor OR 1, v0x15ef380_0, v0x15ef4c0_0, C4<0>, C4<0>;
L_0x15abfa0 .functor NOT 1, v0x15ef4c0_0, C4<0>, C4<0>, C4<0>;
L_0x15c1f80 .functor AND 1, v0x15ef380_0, v0x15ef4c0_0, C4<1>, C4<1>;
v0x15cc960_0 .net *"_ivl_10", 0 0, L_0x15abfa0;  1 drivers
v0x15cca00_0 .net *"_ivl_15", 0 0, L_0x15c1f80;  1 drivers
v0x15ab720_0 .net *"_ivl_2", 0 0, L_0x15abc60;  1 drivers
L_0x7f26c7d50018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15aba30_0 .net/2s *"_ivl_6", 0 0, L_0x7f26c7d50018;  1 drivers
v0x15abd70_0 .net "c", 0 0, v0x15ef380_0;  alias, 1 drivers
v0x15ac0b0_0 .net "d", 0 0, v0x15ef4c0_0;  alias, 1 drivers
v0x15eea30_0 .net "mux_in", 3 0, L_0x15f2d70;  alias, 1 drivers
L_0x15f2d70 .concat8 [ 1 1 1 1], L_0x15abc60, L_0x7f26c7d50018, L_0x15abfa0, L_0x15c1f80;
S_0x15eeb90 .scope module, "stim1" "stimulus_gen" 3 91, 3 18 0, S_0x15b7340;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "c";
    .port_info 2 /OUTPUT 1 "d";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x15ef380_0 .var "c", 0 0;
v0x15ef420_0 .net "clk", 0 0, v0x15f24b0_0;  1 drivers
v0x15ef4c0_0 .var "d", 0 0;
v0x15ef560_0 .var "wavedrom_enable", 0 0;
v0x15ef600_0 .var "wavedrom_title", 511 0;
E_0x15bb9c0/0 .event negedge, v0x15ef420_0;
E_0x15bb9c0/1 .event posedge, v0x15ef420_0;
E_0x15bb9c0 .event/or E_0x15bb9c0/0, E_0x15bb9c0/1;
E_0x15bbc30 .event negedge, v0x15ef420_0;
E_0x15bc040 .event posedge, v0x15ef420_0;
S_0x15eee80 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x15eeb90;
 .timescale -12 -12;
v0x15ef080_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x15ef180 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x15eeb90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x15ef7b0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x15b7340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "c";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /OUTPUT 4 "mux_in";
L_0x15cc760 .functor AND 1, v0x15ef380_0, v0x15ef4c0_0, C4<1>, C4<1>;
L_0x7f26c7d50060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15f2f60 .functor AND 1, L_0x15cc760, L_0x7f26c7d50060, C4<1>, C4<1>;
L_0x15f30a0 .functor NOT 1, v0x15ef380_0, C4<0>, C4<0>, C4<0>;
L_0x15f3110 .functor AND 1, L_0x15f30a0, v0x15ef4c0_0, C4<1>, C4<1>;
L_0x7f26c7d500a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15f3310 .functor AND 1, L_0x15f3110, L_0x7f26c7d500a8, C4<1>, C4<1>;
L_0x15f3420 .functor OR 1, L_0x15f2f60, L_0x15f3310, C4<0>, C4<0>;
L_0x15f3570 .functor AND 1, v0x15ef380_0, v0x15ef4c0_0, C4<1>, C4<1>;
L_0x15f36f0 .functor AND 1, L_0x15f3570, L_0x7f26c7d500a8, C4<1>, C4<1>;
L_0x15f3800 .functor NOT 1, v0x15ef380_0, C4<0>, C4<0>, C4<0>;
L_0x15f3870 .functor NOT 1, v0x15ef4c0_0, C4<0>, C4<0>, C4<0>;
L_0x15f3940 .functor AND 1, L_0x15f3800, L_0x15f3870, C4<1>, C4<1>;
L_0x7f26c7d500f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x15f3a00 .functor AND 1, L_0x15f3940, L_0x7f26c7d500f0, C4<1>, C4<1>;
L_0x15f3b80 .functor OR 1, L_0x15f36f0, L_0x15f3a00, C4<0>, C4<0>;
L_0x15f3c90 .functor NOT 1, v0x15ef4c0_0, C4<0>, C4<0>, C4<0>;
L_0x15f3b10 .functor AND 1, v0x15ef380_0, L_0x15f3c90, C4<1>, C4<1>;
L_0x15f3dd0 .functor AND 1, L_0x15f3b10, L_0x7f26c7d500f0, C4<1>, C4<1>;
L_0x15f3f20 .functor NOT 1, v0x15ef380_0, C4<0>, C4<0>, C4<0>;
L_0x15f3f90 .functor AND 1, L_0x15f3f20, v0x15ef4c0_0, C4<1>, C4<1>;
L_0x7f26c7d50138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x15f40f0 .functor AND 1, L_0x15f3f90, L_0x7f26c7d50138, C4<1>, C4<1>;
L_0x15f4200 .functor OR 1, L_0x15f3dd0, L_0x15f40f0, C4<0>, C4<0>;
L_0x15f43c0 .functor AND 1, v0x15ef380_0, v0x15ef4c0_0, C4<1>, C4<1>;
L_0x15f4430 .functor AND 1, L_0x15f43c0, L_0x7f26c7d50138, C4<1>, C4<1>;
L_0x15f45b0 .functor NOT 1, v0x15ef4c0_0, C4<0>, C4<0>, C4<0>;
L_0x15f4620 .functor AND 1, v0x15ef380_0, L_0x15f45b0, C4<1>, C4<1>;
L_0x15f47b0 .functor AND 1, L_0x15f4620, L_0x7f26c7d500f0, C4<1>, C4<1>;
L_0x15f4870 .functor OR 1, L_0x15f4430, L_0x15f47b0, C4<0>, C4<0>;
L_0x15f4a10 .functor NOT 1, v0x15ef380_0, C4<0>, C4<0>, C4<0>;
L_0x15f4a80 .functor NOT 1, v0x15ef4c0_0, C4<0>, C4<0>, C4<0>;
L_0x15f4be0 .functor AND 1, L_0x15f4a10, L_0x15f4a80, C4<1>, C4<1>;
L_0x15f4cf0 .functor AND 1, L_0x15f4be0, L_0x7f26c7d50138, C4<1>, C4<1>;
L_0x15f4eb0 .functor OR 1, L_0x15f4870, L_0x15f4cf0, C4<0>, C4<0>;
v0x15ef990_0 .net *"_ivl_10", 0 0, L_0x15f2f60;  1 drivers
v0x15efa90_0 .net *"_ivl_12", 0 0, L_0x15f30a0;  1 drivers
v0x15efb70_0 .net *"_ivl_14", 0 0, L_0x15f3110;  1 drivers
v0x15efc30_0 .net *"_ivl_16", 0 0, L_0x15f3310;  1 drivers
v0x15efd10_0 .net *"_ivl_20", 0 0, L_0x15f3570;  1 drivers
v0x15efe40_0 .net *"_ivl_22", 0 0, L_0x15f36f0;  1 drivers
v0x15eff20_0 .net *"_ivl_24", 0 0, L_0x15f3800;  1 drivers
v0x15f0000_0 .net *"_ivl_26", 0 0, L_0x15f3870;  1 drivers
v0x15f00e0_0 .net *"_ivl_28", 0 0, L_0x15f3940;  1 drivers
v0x15f01c0_0 .net *"_ivl_30", 0 0, L_0x15f3a00;  1 drivers
v0x15f02a0_0 .net *"_ivl_34", 0 0, L_0x15f3c90;  1 drivers
v0x15f0380_0 .net *"_ivl_36", 0 0, L_0x15f3b10;  1 drivers
v0x15f0460_0 .net *"_ivl_38", 0 0, L_0x15f3dd0;  1 drivers
v0x15f0540_0 .net *"_ivl_40", 0 0, L_0x15f3f20;  1 drivers
v0x15f0620_0 .net *"_ivl_42", 0 0, L_0x15f3f90;  1 drivers
v0x15f0700_0 .net *"_ivl_44", 0 0, L_0x15f40f0;  1 drivers
v0x15f07e0_0 .net *"_ivl_48", 0 0, L_0x15f43c0;  1 drivers
v0x15f08c0_0 .net *"_ivl_50", 0 0, L_0x15f4430;  1 drivers
v0x15f09a0_0 .net *"_ivl_52", 0 0, L_0x15f45b0;  1 drivers
v0x15f0a80_0 .net *"_ivl_54", 0 0, L_0x15f4620;  1 drivers
v0x15f0b60_0 .net *"_ivl_56", 0 0, L_0x15f47b0;  1 drivers
v0x15f0c40_0 .net *"_ivl_58", 0 0, L_0x15f4870;  1 drivers
v0x15f0d20_0 .net *"_ivl_60", 0 0, L_0x15f4a10;  1 drivers
v0x15f0e00_0 .net *"_ivl_62", 0 0, L_0x15f4a80;  1 drivers
v0x15f0ee0_0 .net *"_ivl_64", 0 0, L_0x15f4be0;  1 drivers
v0x15f0fc0_0 .net *"_ivl_66", 0 0, L_0x15f4cf0;  1 drivers
v0x15f10a0_0 .net *"_ivl_8", 0 0, L_0x15cc760;  1 drivers
v0x15f1180_0 .net "ab_00", 0 0, L_0x7f26c7d50060;  1 drivers
v0x15f1240_0 .net "ab_01", 0 0, L_0x7f26c7d500a8;  1 drivers
v0x15f1300_0 .net "ab_10", 0 0, L_0x7f26c7d50138;  1 drivers
v0x15f13c0_0 .net "ab_11", 0 0, L_0x7f26c7d500f0;  1 drivers
v0x15f1480_0 .net "c", 0 0, v0x15ef380_0;  alias, 1 drivers
v0x15f1520_0 .net "d", 0 0, v0x15ef4c0_0;  alias, 1 drivers
v0x15f1820_0 .net "mux_in", 3 0, L_0x15f4050;  alias, 1 drivers
v0x15f1900_0 .net "mux_in_0", 0 0, L_0x15f3420;  1 drivers
v0x15f19c0_0 .net "mux_in_1", 0 0, L_0x15f3b80;  1 drivers
v0x15f1a80_0 .net "mux_in_2", 0 0, L_0x15f4200;  1 drivers
v0x15f1b40_0 .net "mux_in_3", 0 0, L_0x15f4eb0;  1 drivers
L_0x15f4050 .concat [ 1 1 1 1], L_0x15f3420, L_0x15f3b80, L_0x15f4200, L_0x15f4eb0;
S_0x15f1c80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 108, 3 108 0, S_0x15b7340;
 .timescale -12 -12;
E_0x15a49f0 .event anyedge, v0x15f27f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15f27f0_0;
    %nor/r;
    %assign/vec4 v0x15f27f0_0, 0;
    %wait E_0x15a49f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x15eeb90;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %wait E_0x15bbc30;
    %wait E_0x15bc040;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %wait E_0x15bc040;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %wait E_0x15bc040;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %wait E_0x15bc040;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %wait E_0x15bbc30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x15ef180;
    %join;
    %pushi/vec4 50, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15bb9c0;
    %vpi_func 3 48 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x15ef4c0_0, 0;
    %assign/vec4 v0x15ef380_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 50 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x15b7340;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f24b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15f27f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x15b7340;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x15f24b0_0;
    %inv;
    %store/vec4 v0x15f24b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x15b7340;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x15ef420_0, v0x15f2970_0, v0x15f2410_0, v0x15f2550_0, v0x15f2690_0, v0x15f25f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x15b7340;
T_7 ;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 117 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "mux_in", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has no mismatches.", "mux_in" {0 0 0};
T_7.1 ;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 120 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 121 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 122 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x15b7340;
T_8 ;
    %wait E_0x15bb9c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15f2730_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f2730_0, 4, 32;
    %load/vec4 v0x15f28b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f2730_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15f2730_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f2730_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x15f2690_0;
    %load/vec4 v0x15f2690_0;
    %load/vec4 v0x15f25f0_0;
    %xor;
    %load/vec4 v0x15f2690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 137 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f2730_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x15f2730_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x15f2730_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2014_q3/ece241_2014_q3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/human/ece241_2014_q3/iter0/response2/top_module.sv";
