/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [13:0] _03_;
  wire [2:0] _04_;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [9:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [7:0] celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [11:0] celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [16:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [13:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [4:0] _05_;
  always_ff @(negedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _05_ <= 5'h00;
    else _05_ <= { celloutsig_0_15z[4:3], celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_3z };
  assign { out_data[9:6], out_data[0] } = _05_;
  assign celloutsig_1_13z = ~(celloutsig_1_2z | celloutsig_1_3z);
  assign celloutsig_0_24z = ~(_00_ | celloutsig_0_8z[2]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_1_0z = ~((in_data[107] | in_data[109]) & in_data[162]);
  assign celloutsig_1_12z = celloutsig_1_4z[4] | celloutsig_1_1z;
  assign celloutsig_1_18z = celloutsig_1_1z | celloutsig_1_13z;
  assign celloutsig_0_13z = _01_ | celloutsig_0_4z[0];
  assign celloutsig_1_7z = celloutsig_1_5z[2] ^ celloutsig_1_1z;
  assign celloutsig_1_9z = celloutsig_1_0z ^ celloutsig_1_3z;
  assign celloutsig_0_11z = celloutsig_0_3z ^ in_data[9];
  assign celloutsig_0_2z = _02_ ^ celloutsig_0_1z[1];
  assign celloutsig_1_15z = ~(in_data[161] ^ in_data[107]);
  assign celloutsig_1_2z = ~(in_data[190] ^ in_data[126]);
  assign celloutsig_1_4z = { in_data[180:176], celloutsig_1_2z, celloutsig_1_3z } + { in_data[189:186], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  reg [2:0] _20_;
  always_ff @(posedge out_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _20_ <= 3'h0;
    else _20_ <= in_data[67:65];
  assign { _00_, _02_, _04_[0] } = _20_;
  reg [13:0] _21_;
  always_ff @(posedge out_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 14'h0000;
    else _21_ <= in_data[90:77];
  assign { _03_[13:6], _01_, _03_[4:0] } = _21_;
  assign celloutsig_0_15z = { celloutsig_0_8z[0], celloutsig_0_11z, celloutsig_0_5z } / { 1'h1, in_data[50:40] };
  assign celloutsig_0_3z = { celloutsig_0_1z[6:5], celloutsig_0_2z } == celloutsig_0_1z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_12z[8:1], celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_13z } || { _03_[13:6], celloutsig_0_12z };
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_0z);
  assign celloutsig_0_8z = celloutsig_0_4z[10:8] * celloutsig_0_1z[6:4];
  assign { out_data[122:105], out_data[96] } = celloutsig_1_14z[0] ? { in_data[175:159], celloutsig_1_7z, 1'h1 } : { celloutsig_1_14z[3], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_15z, 1'h0 };
  assign celloutsig_1_8z = - { celloutsig_1_6z[8:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_4z = - { celloutsig_0_2z, celloutsig_0_1z, _00_, _02_, _04_[0] };
  assign celloutsig_0_5z = - { celloutsig_0_4z[11:8], _00_, _02_, _04_[0], _00_, _02_, _04_[0] };
  assign celloutsig_1_5z = - { in_data[159:158], celloutsig_1_3z };
  assign celloutsig_0_12z = ~ { celloutsig_0_5z[8:0], celloutsig_0_10z };
  assign celloutsig_0_1z = ~ in_data[35:28];
  assign celloutsig_1_10z = { celloutsig_1_5z[1:0], celloutsig_1_0z } >> celloutsig_1_8z[7:5];
  assign celloutsig_1_14z = { celloutsig_1_8z[4:1], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_12z } >> { celloutsig_1_4z[4:1], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[119:117], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z } >>> { celloutsig_1_4z[5:0], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_10z = ~((_00_ & in_data[73]) | celloutsig_0_5z[9]);
  assign _03_[5] = _01_;
  assign _04_[2:1] = { _00_, _02_ };
  assign { out_data[128], out_data[104:97], out_data[32], out_data[5:1] } = { celloutsig_1_18z, celloutsig_1_14z[8:1], celloutsig_0_24z, 5'h00 };
endmodule
