 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 06:16:01 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U1034/ZN (INV_X8)                                     0.1816     0.5937 r
  U670/ZN (XNOR2_X2)                                    0.3314     0.9251 r
  U665/ZN (XNOR2_X2)                                    0.3416     1.2667 r
  U664/ZN (XNOR2_X2)                                    0.3066     1.5733 r
  U486/ZN (NAND3_X2)                                    0.1236     1.6968 f
  U485/ZN (NAND3_X2)                                    0.1167     1.8135 r
  U671/ZN (NAND2_X2)                                    0.0666     1.8801 f
  U537/ZN (INV_X2)                                      0.0719     1.9520 r
  U759/ZN (AOI21_X2)                                    0.0589     2.0109 f
  dut_sram_write_data_reg[9]/D (DFF_X2)                 0.0000     2.0109 f
  data arrival time                                                2.0109

  clock clk (rise edge)                                 2.3800     2.3800
  clock network delay (ideal)                           0.0000     2.3800
  clock uncertainty                                    -0.0500     2.3300
  dut_sram_write_data_reg[9]/CK (DFF_X2)                0.0000     2.3300 r
  library setup time                                   -0.3189     2.0111
  data required time                                               2.0111
  --------------------------------------------------------------------------
  data required time                                               2.0111
  data arrival time                                               -2.0109
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0002


1
