-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_teste1/ipshared/fdc7/CMFteste1/solution1/syn/vhdl/CMFteste1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_teste1/ipshared/fdc7/CMFteste1/solution1/impl/verilog/CMFteste1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_teste1/ip/design_teste1_CMFteste1_0_0/sim/design_teste1_CMFteste1_0_0.vhd" \
-endlib
-makelib xcelium_lib/sim_clk_gen_v1_0_2 \
  "../../../../project_1708.srcs/sources_1/bd/design_teste1/ipshared/d987/hdl/sim_clk_gen_v1_0_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_teste1/ip/design_teste1_sim_clk_gen_0_0/sim/design_teste1_sim_clk_gen_0_0.v" \
-endlib
-makelib xcelium_lib/xlconstant_v1_1_5 \
  "../../../../project_1708.srcs/sources_1/bd/design_teste1/ipshared/4649/hdl/xlconstant_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_teste1/ip/design_teste1_xlconstant_0_0/sim/design_teste1_xlconstant_0_0.v" \
  "../../../bd/design_teste1/ip/design_teste1_xlconstant_0_1/sim/design_teste1_xlconstant_0_1.v" \
  "../../../bd/design_teste1/ip/design_teste1_xlconstant_1_0/sim/design_teste1_xlconstant_1_0.v" \
  "../../../bd/design_teste1/sim/design_teste1.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

