
*** Running vivado
    with args -log design_1_ws2812b_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_ws2812b_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_ws2812b_0_0.tcl -notrace
Command: synth_design -top design_1_ws2812b_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_ws2812b_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8136 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 464.066 ; gain = 169.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_ws2812b_0_0' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/ip/design_1_ws2812b_0_0/synth/design_1_ws2812b_0_0.vhd:63]
	Parameter clk_Hz bound to: 65000000 - type: integer 
	Parameter striplen bound to: 64 - type: integer 
	Parameter t0h bound to: 400 - type: integer 
	Parameter t1h bound to: 800 - type: integer 
	Parameter t0l bound to: 850 - type: integer 
	Parameter t1l bound to: 450 - type: integer 
	Parameter tbit bound to: 1250 - type: integer 
	Parameter tres bound to: 60 - type: integer 
	Parameter bpp bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'ws2812b' declared at 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd:5' bound to instance 'U0' of component 'ws2812b' [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/ip/design_1_ws2812b_0_0/synth/design_1_ws2812b_0_0.vhd:96]
INFO: [Synth 8-638] synthesizing module 'ws2812b' [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd:30]
	Parameter clk_Hz bound to: 65000000 - type: integer 
	Parameter striplen bound to: 64 - type: integer 
	Parameter t0h bound to: 400 - type: integer 
	Parameter t1h bound to: 800 - type: integer 
	Parameter t0l bound to: 850 - type: integer 
	Parameter t1l bound to: 450 - type: integer 
	Parameter tbit bound to: 1250 - type: integer 
	Parameter tres bound to: 60 - type: integer 
	Parameter bpp bound to: 24 - type: integer 
WARNING: [Synth 8-6774] Null subtype or type declaration found [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd:69]
WARNING: [Synth 8-6014] Unused sequential element bit_count_reg was removed.  [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'ws2812b' (1#1) [C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/imports/test_rtl/ws2812b.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'design_1_ws2812b_0_0' (2#1) [c:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.srcs/sources_1/bd/design_1/ip/design_1_ws2812b_0_0/synth/design_1_ws2812b_0_0.vhd:63]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 528.145 ; gain = 233.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 528.145 ; gain = 233.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 528.145 ; gain = 233.617
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 528.145 ; gain = 233.617
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ws2812b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'U0/data_reg[23]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[22]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[21]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[20]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[19]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[18]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[17]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[16]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[15]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[14]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[13]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[12]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[11]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[10]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[9]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[8]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[7]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[6]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[5]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[4]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[3]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[2]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/data_reg[1]' (FD) to 'U0/data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/data_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |     5|
|2     |  U0     |ws2812b |     5|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 671.254 ; gain = 376.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 791.605 ; gain = 497.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 791.605 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.runs/design_1_ws2812b_0_0_synth_1/design_1_ws2812b_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1181.570 ; gain = 389.965
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1181.570 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/admin/Documents/pxl/3dejaar/embedded_os/Eindopdracht_EOS/test_rtl/test_rtl.runs/design_1_ws2812b_0_0_synth_1/design_1_ws2812b_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_ws2812b_0_0_utilization_synth.rpt -pb design_1_ws2812b_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 18:44:52 2019...
