Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: glue_logic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "glue_logic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "glue_logic"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : glue_logic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/gsyac/Documents/MCD/MCD Project/VHDL/src/MCD_CPLD/main.vhd" in Library work.
Entity <glue_logic> compiled.
Entity <glue_logic> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <glue_logic> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <glue_logic> in library <work> (Architecture <behavioral>).
Entity <glue_logic> analyzed. Unit <glue_logic> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <glue_logic>.
    Related source file is "C:/Users/gsyac/Documents/MCD/MCD Project/VHDL/src/MCD_CPLD/main.vhd".
    Found 1-bit tristate buffer for signal <BERR>.
    Found 1-bit tristate buffer for signal <LED<5>>.
    Found 1-bit tristate buffer for signal <LED<3>>.
    Found 1-bit tristate buffer for signal <LED<1>>.
    Found 1-bit tristate buffer for signal <ROMLOE>.
    Found 1-bit tristate buffer for signal <ROMLCE>.
    Found 1-bit tristate buffer for signal <ROMHOE>.
    Found 1-bit tristate buffer for signal <ROMHCE>.
    Found 2-bit tristate buffer for signal <RAMLCE>.
    Found 1-bit tristate buffer for signal <RAMLOE>.
    Found 2-bit tristate buffer for signal <RAMHCE>.
    Found 1-bit tristate buffer for signal <RAMHOE>.
    Found 1-bit tristate buffer for signal <DUARTCS>.
    Found 8-bit register for signal <decode_bus>.
    Found 1-bit register for signal <Mtridata_DUARTCS> created at line 64.
    Found 1-bit register for signal <Mtridata_RAMHCE<0>> created at line 62.
    Found 1-bit register for signal <Mtridata_RAMHCE<1>> created at line 62.
    Found 1-bit register for signal <Mtridata_RAMHOE> created at line 61.
    Found 1-bit register for signal <Mtridata_RAMLCE<0>> created at line 59.
    Found 1-bit register for signal <Mtridata_RAMLCE<1>> created at line 59.
    Found 1-bit register for signal <Mtridata_RAMLOE> created at line 58.
    Found 1-bit register for signal <Mtridata_ROMHCE> created at line 56.
    Found 1-bit register for signal <Mtridata_ROMHOE> created at line 55.
    Found 1-bit register for signal <Mtridata_ROMLCE> created at line 53.
    Found 1-bit register for signal <Mtridata_ROMLOE> created at line 52.
    Found 1-bit register for signal <Mtrien_DUARTCS> created at line 64.
    Found 1-bit register for signal <Mtrien_RAMHCE<0>> created at line 62.
    Found 1-bit register for signal <Mtrien_RAMHCE<1>> created at line 62.
    Found 1-bit register for signal <Mtrien_RAMHOE> created at line 61.
    Found 1-bit register for signal <Mtrien_RAMLCE<0>> created at line 59.
    Found 1-bit register for signal <Mtrien_RAMLCE<1>> created at line 59.
    Found 1-bit register for signal <Mtrien_RAMLOE> created at line 58.
    Found 1-bit register for signal <Mtrien_ROMHCE> created at line 56.
    Found 1-bit register for signal <Mtrien_ROMHOE> created at line 55.
    Found 1-bit register for signal <Mtrien_ROMLCE> created at line 53.
    Found 1-bit register for signal <Mtrien_ROMLOE> created at line 52.
    Summary:
	inferred  20 D-type flip-flop(s).
	inferred  15 Tristate(s).
Unit <glue_logic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 23
 1-bit register                                        : 22
 8-bit register                                        : 1
# Tristates                                            : 15
 1-bit tristate buffer                                 : 15

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMLCE<1>>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMLCE<0>>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_DUARTCS>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_ROMHOE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMLOE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMHCE<1>>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMHCE<0>>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_RAMHOE>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <0> (without init value) has a constant value of 0 in block <Mtridata_ROMHCE>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 20
 Flip-Flops                                            : 20

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Mtridata_ROMHCE> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMHOE> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMHCE<0>> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMHCE<1>> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMLOE> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_ROMHOE> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_DUARTCS> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMLCE<0>> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Mtridata_RAMLCE<1>> (without init value) has a constant value of 0 in block <glue_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_ROMHCE and Mtridata_RAMHOE Mtridata_RAMHOE signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_RAMHOE and Mtridata_RAMHCE<0> Mtridata_RAMHCE<0> signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_RAMHCE<0> and Mtridata_RAMHCE<1> Mtridata_RAMHCE<1> signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_RAMHCE<0> and Mtridata_RAMLOE Mtridata_RAMLOE signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_RAMHCE<0> and Mtridata_ROMHOE Mtridata_ROMHOE signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_RAMHCE<0> and Mtridata_DUARTCS Mtridata_DUARTCS signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_DUARTCS and Mtridata_RAMLCE<0> Mtridata_RAMLCE<0> signal will be lost.
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_DUARTCS and Mtridata_RAMLCE<1> Mtridata_RAMLCE<1> signal will be lost.
INFO:Xst:2261 - The FF/Latch <Mtridata_ROMLCE> in Unit <glue_logic> is equivalent to the following FF/Latch, which will be removed : <Mtridata_ROMLOE> 
WARNING:Xst:638 - in unit glue_logic Conflict on KEEP property on signal Mtridata_ROMLCE and Mtridata_ROMLOE Mtridata_ROMLOE signal will be lost.

Optimizing unit <glue_logic> ...
  implementation constraint: IOB=auto	 : Mtrien_RAMLOE
  implementation constraint: IOB=auto	 : Mtrien_RAMLCE<0>
  implementation constraint: IOB=auto	 : Mtrien_ROMLCE
  implementation constraint: IOB=auto	 : Mtrien_RAMLCE<1>
  implementation constraint: IOB=auto	 : Mtridata_ROMLCE
  implementation constraint: IOB=auto	 : Mtrien_RAMHCE<0>
  implementation constraint: IOB=auto	 : Mtrien_RAMHCE<1>
  implementation constraint: IOB=auto	 : Mtrien_ROMLOE
  implementation constraint: IOB=auto	 : Mtridata_DUARTCS
  implementation constraint: IOB=auto	 : Mtrien_RAMHOE
  implementation constraint: IOB=auto	 : Mtrien_ROMHCE
  implementation constraint: IOB=auto	 : Mtrien_DUARTCS
  implementation constraint: IOB=auto	 : Mtrien_ROMHOE

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : glue_logic.ngr
Top Level Output File Name         : glue_logic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 33

Cell Usage :
# BELS                             : 92
#      AND2                        : 23
#      AND4                        : 1
#      GND                         : 1
#      INV                         : 32
#      OR2                         : 27
#      OR3                         : 4
#      OR4                         : 4
# FlipFlops/Latches                : 20
#      FD                          : 8
#      FDCE                        : 12
# IO Buffers                       : 33
#      IBUF                        : 12
#      OBUF                        : 6
#      OBUFE                       : 15
=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.81 secs
 
--> 

Total memory usage is 4499460 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

