// Seed: 1427644880
module module_0 (
    input supply0 id_0,
    input wand id_1,
    input wand id_2,
    output wor id_3,
    input wor id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri0 id_9,
    output wand id_10,
    input tri1 id_11,
    output tri1 id_12,
    input wor id_13,
    input wand id_14,
    input supply0 id_15,
    input wor id_16,
    input wor id_17,
    input tri0 id_18,
    inout supply0 id_19,
    input supply1 id_20,
    output supply0 id_21
);
  assign id_19 = 1;
endmodule
module module_1 (
    output wor id_0,
    output uwire id_1
    , id_9,
    input uwire id_2,
    input wor id_3,
    input tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7
);
  assign id_1 = id_4;
  tri id_10;
  module_0(
      id_10,
      id_5,
      id_4,
      id_1,
      id_4,
      id_5,
      id_6,
      id_10,
      id_10,
      id_1,
      id_1,
      id_2,
      id_10,
      id_2,
      id_10,
      id_3,
      id_7,
      id_2,
      id_3,
      id_10,
      id_6,
      id_10
  );
  supply1 id_11;
  assign id_10 = id_11 != id_10;
  always @(posedge 1 or posedge id_2) begin
    wait (id_10);
  end
endmodule
