// Seed: 1485361884
module module_0 (
    id_1
);
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 (id_10);
  output wire id_2;
  inout wire id_1;
  assign id_6[1] = id_3 == id_10;
  logic [-1 'd0 ==  -1 : -1] id_11, id_12;
endmodule
