// Seed: 1071032602
module module_0 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    input supply1 id_5
);
  assign id_4 = 1'b0;
  assign id_0 = 1'd0 < id_5;
endmodule
module module_1 #(
    parameter id_12 = 32'd27,
    parameter id_15 = 32'd90,
    parameter id_20 = 32'd59,
    parameter id_3  = 32'd63
) (
    output uwire id_0,
    output wor id_1,
    output tri id_2,
    output wand _id_3,
    input uwire id_4,
    output wire id_5,
    output wor id_6,
    input uwire id_7,
    input uwire id_8,
    input uwire id_9,
    output supply0 id_10,
    output tri id_11,
    output tri _id_12,
    input supply1 id_13,
    output wire id_14,
    input wire _id_15,
    input wor id_16,
    input supply0 id_17
);
  wire id_19;
  logic [id_3 : id_12] _id_20;
  ;
  wire id_21;
  wire [id_20 : id_15] id_22;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_4,
      id_14,
      id_13
  );
  assign modCall_1.id_4 = 0;
endmodule
