// Seed: 43728930
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    output tri id_4,
    input uwire id_5,
    output uwire id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    input supply1 module_0,
    input supply0 id_11,
    output supply1 id_12,
    output tri id_13,
    input wor id_14,
    output tri1 id_15
);
  logic id_17;
  ;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input tri1 id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri1 id_5,
    output uwire id_6
);
  wire id_8;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_6,
      id_4,
      id_1,
      id_5,
      id_6,
      id_3,
      id_0,
      id_5,
      id_6,
      id_6,
      id_2,
      id_6
  );
  logic id_9;
  nor primCall (id_6, id_4, id_3, id_0);
endmodule
