# EEC283-Project
FUNCTIONAL VERIFICATION AND FAULT MODELING OF A RISC-V REGISTER FILE USING SYSTEMVERILOG
