strict digraph "compose( ,  )" {
	node [label="\N"];
	"8:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca67c10>",
		fillcolor=cadetblue,
		label="8:BS
y = 3'b110;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca67c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"Leaf_5:AL"	 [def_var="['y']",
		label="Leaf_5:AL"];
	"8:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"12:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29ad3626d0>",
		fillcolor=cadetblue,
		label="12:BS
y = 3'b010;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29ad3626d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"12:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"14:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca9e910>",
		fillcolor=lightcyan,
		label="14:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"14:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca95590>",
		fillcolor=cadetblue,
		label="14:BS
y = 3'b000;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca95590>]",
		style=filled,
		typ=BlockingSubstitution];
	"14:CA" -> "14:BS"	 [cond="[]",
		lineno=None];
	"5:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f29aca1d950>",
		fillcolor=turquoise,
		label="5:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"6:CX"	 [ast="<pyverilog.vparser.ast.CasexStatement object at 0x7f29aca95550>",
		fillcolor=lightgray,
		label="6:CX",
		statements="[]",
		style=filled,
		typ=CasexStatement];
	"5:BL" -> "6:CX"	 [cond="[]",
		lineno=None];
	"11:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca6b8d0>",
		fillcolor=cadetblue,
		label="11:BS
y = 3'b011;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca6b8d0>]",
		style=filled,
		typ=BlockingSubstitution];
	"11:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"9:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca16ed0>",
		fillcolor=lightcyan,
		label="9:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"9:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca16c10>",
		fillcolor=cadetblue,
		label="9:BS
y = 3'b101;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca16c10>]",
		style=filled,
		typ=BlockingSubstitution];
	"9:CA" -> "9:BS"	 [cond="[]",
		lineno=None];
	"7:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca75350>",
		fillcolor=lightcyan,
		label="7:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"7:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca75450>",
		fillcolor=cadetblue,
		label="7:BS
y = 3'b111;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca75450>]",
		style=filled,
		typ=BlockingSubstitution];
	"7:CA" -> "7:BS"	 [cond="[]",
		lineno=None];
	"13:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca9e3d0>",
		fillcolor=lightcyan,
		label="13:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"13:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca9e790>",
		fillcolor=cadetblue,
		label="13:BS
y = 3'b001;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca9e790>]",
		style=filled,
		typ=BlockingSubstitution];
	"13:CA" -> "13:BS"	 [cond="[]",
		lineno=None];
	"10:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca703d0>",
		fillcolor=lightcyan,
		label="10:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"10:BS"	 [ast="<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca81410>",
		fillcolor=cadetblue,
		label="10:BS
y = 3'b100;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f29aca81410>]",
		style=filled,
		typ=BlockingSubstitution];
	"10:CA" -> "10:BS"	 [cond="[]",
		lineno=None];
	"6:CX" -> "14:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"6:CX" -> "9:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"6:CX" -> "7:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"6:CX" -> "13:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"6:CX" -> "10:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"11:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca6bc90>",
		fillcolor=lightcyan,
		label="11:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"6:CX" -> "11:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"8:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca67f10>",
		fillcolor=lightcyan,
		label="8:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"6:CX" -> "8:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"12:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29aca6be10>",
		fillcolor=lightcyan,
		label="12:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"6:CX" -> "12:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"15:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f29ac9228d0>",
		fillcolor=lightcyan,
		label="15:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"6:CX" -> "15:CA"	 [cond="['D']",
		label=D,
		lineno=6];
	"11:CA" -> "11:BS"	 [cond="[]",
		lineno=None];
	"5:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f29aca61450>",
		clk_sens=False,
		fillcolor=gold,
		label="5:AL",
		sens="['D']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['D']"];
	"5:AL" -> "5:BL"	 [cond="[]",
		lineno=None];
	"9:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"7:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"8:CA" -> "8:BS"	 [cond="[]",
		lineno=None];
	"14:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"12:CA" -> "12:BS"	 [cond="[]",
		lineno=None];
	"10:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"13:BS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"15:SS"	 [ast="<pyverilog.vparser.ast.SingleStatement object at 0x7f29ac922c50>",
		fillcolor=aquamarine,
		label="15:SS",
		statements="[]",
		style=filled,
		typ=SingleStatement];
	"15:SS" -> "Leaf_5:AL"	 [cond="[]",
		lineno=None];
	"15:CA" -> "15:SS"	 [cond="[]",
		lineno=None];
}
