Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 6ED1B51D080
	for <lists+amd-gfx@lfdr.de>; Fri,  6 May 2022 07:11:51 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id CED5510FFEC;
	Fri,  6 May 2022 05:11:49 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from mail-pj1-x1036.google.com (mail-pj1-x1036.google.com
 [IPv6:2607:f8b0:4864:20::1036])
 by gabe.freedesktop.org (Postfix) with ESMTPS id 6056110FFEB
 for <amd-gfx@lists.freedesktop.org>; Fri,  6 May 2022 05:11:48 +0000 (UTC)
Received: by mail-pj1-x1036.google.com with SMTP id
 w17-20020a17090a529100b001db302efed6so5932196pjh.4
 for <amd-gfx@lists.freedesktop.org>; Thu, 05 May 2022 22:11:48 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=mime-version:references:in-reply-to:from:date:message-id:subject:to
 :cc; bh=aWAUmo62xpHfyCsjmfZdd+7F818bcEObsQKs7T6NBSM=;
 b=opVXI6wYh4RLlO7W9IelrqBAl4hTOr/JZTsuo+4KCvhc6UOTL2ThrcbdqfTxRgpkr2
 JM95fxWH1B7vZyQQ/faVHe/IBz++vLktTKiuSf4WzhqBQ6REn30W8KXxDkqZ4RacSJCD
 aaOA+qITokopliT7v2WNEJRz4QveCZ31FPHwVh5GsqIbftFhlMYT0Cs1j+jgIC4MgUpJ
 wCjoZxOvTh2br6dhuCE9esFe7KtfVgTO0LRFV5EtKhzs6NUskZ3bkIF0DrvwRBLnkYWm
 yuS/LIuJoeuS0EFF3JRJGGaYLXL78htlmSThQYD4wV8wn4UD1OQS8HE6GWhJWkQOBxqL
 /g0Q==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=x-gm-message-state:mime-version:references:in-reply-to:from:date
 :message-id:subject:to:cc;
 bh=aWAUmo62xpHfyCsjmfZdd+7F818bcEObsQKs7T6NBSM=;
 b=1Hjj7e6rRl7CfTdEWAodJMJ9YVktOc563KGU6tPPEdk9eNvTLRX5thFBXz14Y/jJtK
 M/B8RtkxZ+S0y8XLmCyXY3d5Ci82nsXj6tmASt7e8Me5vkdVif0KgIGvdwzQZsqM1S5+
 yoQxwLiByfxrSqirPzF3CDsi2yQet3pxztd+ux8VawK2kQo4f5jop0k7KasBAnv6s+DJ
 3oaloFsmtz0mBLHjkrRS7FglRdhXE2A7241baVxIsU9xnRmLY6wInI8JKqf5VdLEoQOn
 JXK26JokB06VgXna8t68WBfnICczia4+IfgDq3/FAcPMDTSGvnYlHTZEkw0YBPfe3c6O
 q1XQ==
X-Gm-Message-State: AOAM530QAepkhHshZLfGEwMl+c4nNvV/BF9qFOEEieDuF4gA2KV59F5u
 Kekk8FTdvkWOt1lbCL2LvwYpINlkApRj0NDR80WRl7SG4Y4=
X-Google-Smtp-Source: ABdhPJwquwwYLYqWYAbwHwHBxtDOaYetrqNnc4B5acGooCX5HJNZrK06qV28ixDC437Q5mED77DAAQ0OrsL76EV33A8=
X-Received: by 2002:a17:90a:488c:b0:1c7:b62e:8e8c with SMTP id
 b12-20020a17090a488c00b001c7b62e8e8cmr10189574pjh.157.1651813907824; Thu, 05
 May 2022 22:11:47 -0700 (PDT)
MIME-Version: 1.0
References: <20220430073400.2494-1-ricetons@gmail.com>
 <CADnq5_Mq7tCYusk0HNge_4FXLhmT4i3e93Pbjo5Z2GNgJPshnQ@mail.gmail.com>
In-Reply-To: <CADnq5_Mq7tCYusk0HNge_4FXLhmT4i3e93Pbjo5Z2GNgJPshnQ@mail.gmail.com>
From: Haohui Mai <ricetons@gmail.com>
Date: Fri, 6 May 2022 13:11:32 +0800
Message-ID: <CAHpOOhErddPws33nm_UVL+kL3_kxfjtJUP1gdUWEK-VHbS-50A@mail.gmail.com>
Subject: Re: [PATCH v6] drm/amdgpu: Ensure the DMA engine is deactivated
 during set ups
To: Alex Deucher <alexdeucher@gmail.com>
Content-Type: text/plain; charset="UTF-8"
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: Yifan Zhang <yifan1.zhang@amd.com>, "Chen, Guchun" <Guchun.Chen@amd.com>,
 =?UTF-8?Q?Christian_K=C3=B6nig?= <ckoenig.leichtzumerken@gmail.com>,
 amd-gfx list <amd-gfx@lists.freedesktop.org>, Lang Yu <lang.yu@amd.com>,
 Hawking Zhang <Hawking.Zhang@amd.com>
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

The only thing that matters is that the IP should be halted before
programming the ring buffers.

What about rephrasing the commit messages to highlight the issue a
little bit better?

On Fri, May 6, 2022 at 12:33 AM Alex Deucher <alexdeucher@gmail.com> wrote:
>
> On Sat, Apr 30, 2022 at 3:34 AM <ricetons@gmail.com> wrote:
> >
> > From: Haohui Mai <ricetons@gmail.com>
> >
> > The patch fully deactivates the DMA engine before setting up the ring
> > buffer to avoid potential data races and crashes.
>
> Does this actually fix an issue you are seeing?  I don't think it will
> hurt anything, but I also don't think it's strictly necessary.  AFAIK,
> only the HALT bit really matters.  So the commit message might be
> somewhat misleading.
>
> Alex
>
> >
> > Signed-off-by: Haohui Mai <ricetons@gmail.com>
> > ---
> >  drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c | 109 +++++++++++++++----------
> >  1 file changed, 64 insertions(+), 45 deletions(-)
> >
> > diff --git a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > index 013d2dec81d0..1fac9d8e99de 100644
> > --- a/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > +++ b/drivers/gpu/drm/amd/amdgpu/sdma_v5_2.c
> > @@ -459,7 +459,6 @@ static void sdma_v5_2_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 se
> >         }
> >  }
> >
> > -
> >  /**
> >   * sdma_v5_2_gfx_stop - stop the gfx async dma engines
> >   *
> > @@ -505,17 +504,21 @@ static void sdma_v5_2_rlc_stop(struct amdgpu_device *adev)
> >  }
> >
> >  /**
> > - * sdma_v5_2_ctx_switch_enable - stop the async dma engines context switch
> > + * sdma_v5_2_ctx_switch_enable_for_instance - start the async dma engines
> > + * context switch for an instance
> >   *
> >   * @adev: amdgpu_device pointer
> > - * @enable: enable/disable the DMA MEs context switch.
> > + * @instance_idx: the index of the SDMA instance
> >   *
> > - * Halt or unhalt the async dma engines context switch.
> > + * Unhalt the async dma engines context switch.
> >   */
> > -static void sdma_v5_2_ctx_switch_enable(struct amdgpu_device *adev, bool enable)
> > +static void sdma_v5_2_ctx_switch_enable_for_instance(struct amdgpu_device *adev, int instance_idx)
> >  {
> >         u32 f32_cntl, phase_quantum = 0;
> > -       int i;
> > +
> > +       if (WARN_ON(instance_idx >= adev->sdma.num_instances)) {
> > +               return;
> > +       }
> >
> >         if (amdgpu_sdma_phase_quantum) {
> >                 unsigned value = amdgpu_sdma_phase_quantum;
> > @@ -539,50 +542,68 @@ static void sdma_v5_2_ctx_switch_enable(struct amdgpu_device *adev, bool enable)
> >                 phase_quantum =
> >                         value << SDMA0_PHASE0_QUANTUM__VALUE__SHIFT |
> >                         unit  << SDMA0_PHASE0_QUANTUM__UNIT__SHIFT;
> > -       }
> > -
> > -       for (i = 0; i < adev->sdma.num_instances; i++) {
> > -               if (enable && amdgpu_sdma_phase_quantum) {
> > -                       WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_PHASE0_QUANTUM),
> > -                              phase_quantum);
> > -                       WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_PHASE1_QUANTUM),
> > -                              phase_quantum);
> > -                       WREG32_SOC15_IP(GC, sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_PHASE2_QUANTUM),
> > -                              phase_quantum);
> > -               }
> >
> > -               if (!amdgpu_sriov_vf(adev)) {
> > -                       f32_cntl = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CNTL));
> > -                       f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_CNTL,
> > -                                       AUTO_CTXSW_ENABLE, enable ? 1 : 0);
> > -                       WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CNTL), f32_cntl);
> > -               }
> > +               WREG32_SOC15_IP(GC,
> > +                       sdma_v5_2_get_reg_offset(adev, instance_idx, mmSDMA0_PHASE0_QUANTUM),
> > +                       phase_quantum);
> > +               WREG32_SOC15_IP(GC,
> > +                       sdma_v5_2_get_reg_offset(adev, instance_idx, mmSDMA0_PHASE1_QUANTUM),
> > +                   phase_quantum);
> > +               WREG32_SOC15_IP(GC,
> > +                       sdma_v5_2_get_reg_offset(adev, instance_idx, mmSDMA0_PHASE2_QUANTUM),
> > +                   phase_quantum);
> >         }
> >
> > +       if (!amdgpu_sriov_vf(adev)) {
> > +               f32_cntl = RREG32(sdma_v5_2_get_reg_offset(adev, instance_idx, mmSDMA0_CNTL));
> > +               f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_CNTL,
> > +                               AUTO_CTXSW_ENABLE, 1);
> > +               WREG32(sdma_v5_2_get_reg_offset(adev, instance_idx, mmSDMA0_CNTL), f32_cntl);
> > +       }
> >  }
> >
> >  /**
> > - * sdma_v5_2_enable - stop the async dma engines
> > + * sdma_v5_2_ctx_switch_disable_all - stop the async dma engines context switch
> >   *
> >   * @adev: amdgpu_device pointer
> > - * @enable: enable/disable the DMA MEs.
> >   *
> > - * Halt or unhalt the async dma engines.
> > + * Halt the async dma engines context switch.
> >   */
> > -static void sdma_v5_2_enable(struct amdgpu_device *adev, bool enable)
> > +static void sdma_v5_2_ctx_switch_disable_all(struct amdgpu_device *adev)
> >  {
> >         u32 f32_cntl;
> >         int i;
> >
> > -       if (!enable) {
> > -               sdma_v5_2_gfx_stop(adev);
> > -               sdma_v5_2_rlc_stop(adev);
> > +       if (amdgpu_sriov_vf(adev))
> > +               return;
> > +
> > +       for (i = 0; i < adev->sdma.num_instances; i++) {
> > +               f32_cntl = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CNTL));
> > +               f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_CNTL,
> > +                               AUTO_CTXSW_ENABLE, 0);
> > +               WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_CNTL), f32_cntl);
> >         }
> > +}
> > +
> > +/**
> > + * sdma_v5_2_halt - stop the async dma engines
> > + *
> > + * @adev: amdgpu_device pointer
> > + *
> > + * Halt the async dma engines.
> > + */
> > +static void sdma_v5_2_halt(struct amdgpu_device *adev)
> > +{
> > +       int i;
> > +       u32 f32_cntl;
> > +
> > +       sdma_v5_2_gfx_stop(adev);
> > +       sdma_v5_2_rlc_stop(adev);
> >
> >         if (!amdgpu_sriov_vf(adev)) {
> >                 for (i = 0; i < adev->sdma.num_instances; i++) {
> >                         f32_cntl = RREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_F32_CNTL));
> > -                       f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_F32_CNTL, HALT, enable ? 0 : 1);
> > +                       f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_F32_CNTL, HALT, 1);
> >                         WREG32(sdma_v5_2_get_reg_offset(adev, i, mmSDMA0_F32_CNTL), f32_cntl);
> >                 }
> >         }
> > @@ -594,6 +615,9 @@ static void sdma_v5_2_enable(struct amdgpu_device *adev, bool enable)
> >   * @adev: amdgpu_device pointer
> >   *
> >   * Set up the gfx DMA ring buffers and enable them.
> > + * It assumes that the dma engine is stopped for each instance.
> > + * The function enables the engine and preemptions sequentially for each instance.
> > + *
> >   * Returns 0 for success, error for failure.
> >   */
> >  static int sdma_v5_2_gfx_resume(struct amdgpu_device *adev)
> > @@ -737,10 +761,7 @@ static int sdma_v5_2_gfx_resume(struct amdgpu_device *adev)
> >
> >                 ring->sched.ready = true;
> >
> > -               if (amdgpu_sriov_vf(adev)) { /* bare-metal sequence doesn't need below to lines */
> > -                       sdma_v5_2_ctx_switch_enable(adev, true);
> > -                       sdma_v5_2_enable(adev, true);
> > -               }
> > +               sdma_v5_2_ctx_switch_enable_for_instance(adev, i);
> >
> >                 r = amdgpu_ring_test_ring(ring);
> >                 if (r) {
> > @@ -784,7 +805,7 @@ static int sdma_v5_2_load_microcode(struct amdgpu_device *adev)
> >         int i, j;
> >
> >         /* halt the MEs */
> > -       sdma_v5_2_enable(adev, false);
> > +       sdma_v5_2_halt(adev);
> >
> >         for (i = 0; i < adev->sdma.num_instances; i++) {
> >                 if (!adev->sdma.instance[i].fw)
> > @@ -856,8 +877,8 @@ static int sdma_v5_2_start(struct amdgpu_device *adev)
> >         int r = 0;
> >
> >         if (amdgpu_sriov_vf(adev)) {
> > -               sdma_v5_2_ctx_switch_enable(adev, false);
> > -               sdma_v5_2_enable(adev, false);
> > +               sdma_v5_2_ctx_switch_disable_all(adev);
> > +               sdma_v5_2_halt(adev);
> >
> >                 /* set RB registers */
> >                 r = sdma_v5_2_gfx_resume(adev);
> > @@ -881,12 +902,10 @@ static int sdma_v5_2_start(struct amdgpu_device *adev)
> >                 amdgpu_gfx_off_ctrl(adev, false);
> >
> >         sdma_v5_2_soft_reset(adev);
> > -       /* unhalt the MEs */
> > -       sdma_v5_2_enable(adev, true);
> > -       /* enable sdma ring preemption */
> > -       sdma_v5_2_ctx_switch_enable(adev, true);
> >
> > -       /* start the gfx rings and rlc compute queues */
> > +       /* Soft reset supposes to disable the dma engine and preemption.
> > +        * Now start the gfx rings and rlc compute queues.
> > +        */
> >         r = sdma_v5_2_gfx_resume(adev);
> >         if (adev->in_s0ix)
> >                 amdgpu_gfx_off_ctrl(adev, true);
> > @@ -1340,8 +1359,8 @@ static int sdma_v5_2_hw_fini(void *handle)
> >         if (amdgpu_sriov_vf(adev))
> >                 return 0;
> >
> > -       sdma_v5_2_ctx_switch_enable(adev, false);
> > -       sdma_v5_2_enable(adev, false);
> > +       sdma_v5_2_ctx_switch_disable_all(adev);
> > +       sdma_v5_2_halt(adev);
> >
> >         return 0;
> >  }
> > --
> > 2.25.1
> >
