<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3391" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3391{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t2_3391{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3391{left:491px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3391{left:70px;bottom:306px;letter-spacing:0.13px;}
#t5_3391{left:152px;bottom:306px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_3391{left:70px;bottom:283px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t7_3391{left:70px;bottom:266px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#t8_3391{left:70px;bottom:249px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3391{left:70px;bottom:232px;letter-spacing:-0.16px;}
#ta_3391{left:70px;bottom:174px;letter-spacing:0.13px;}
#tb_3391{left:152px;bottom:174px;letter-spacing:0.14px;word-spacing:0.01px;}
#tc_3391{left:70px;bottom:150px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_3391{left:70px;bottom:125px;letter-spacing:-0.14px;}
#te_3391{left:96px;bottom:125px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tf_3391{left:76px;bottom:1039px;letter-spacing:-0.14px;}
#tg_3391{left:293px;bottom:1039px;letter-spacing:-0.11px;}
#th_3391{left:671px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_3391{left:76px;bottom:1014px;letter-spacing:-0.14px;}
#tj_3391{left:293px;bottom:1014px;letter-spacing:-0.11px;}
#tk_3391{left:671px;bottom:1014px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tl_3391{left:76px;bottom:990px;letter-spacing:-0.14px;}
#tm_3391{left:293px;bottom:990px;letter-spacing:-0.11px;}
#tn_3391{left:671px;bottom:990px;letter-spacing:-0.12px;word-spacing:0.01px;}
#to_3391{left:76px;bottom:965px;letter-spacing:-0.14px;}
#tp_3391{left:293px;bottom:965px;letter-spacing:-0.11px;}
#tq_3391{left:671px;bottom:965px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_3391{left:76px;bottom:941px;letter-spacing:-0.14px;}
#ts_3391{left:293px;bottom:941px;letter-spacing:-0.11px;}
#tt_3391{left:671px;bottom:941px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_3391{left:76px;bottom:917px;letter-spacing:-0.14px;}
#tv_3391{left:293px;bottom:917px;letter-spacing:-0.11px;}
#tw_3391{left:671px;bottom:917px;letter-spacing:-0.11px;}
#tx_3391{left:671px;bottom:900px;letter-spacing:-0.1px;}
#ty_3391{left:76px;bottom:875px;letter-spacing:-0.13px;}
#tz_3391{left:76px;bottom:859px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t10_3391{left:293px;bottom:875px;letter-spacing:-0.14px;}
#t11_3391{left:76px;bottom:834px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t12_3391{left:293px;bottom:834px;letter-spacing:-0.12px;}
#t13_3391{left:671px;bottom:834px;letter-spacing:-0.12px;}
#t14_3391{left:76px;bottom:810px;letter-spacing:-0.14px;}
#t15_3391{left:293px;bottom:810px;letter-spacing:-0.11px;}
#t16_3391{left:671px;bottom:810px;letter-spacing:-0.12px;}
#t17_3391{left:76px;bottom:785px;letter-spacing:-0.14px;}
#t18_3391{left:293px;bottom:785px;letter-spacing:-0.11px;}
#t19_3391{left:671px;bottom:785px;letter-spacing:-0.12px;}
#t1a_3391{left:76px;bottom:761px;letter-spacing:-0.16px;word-spacing:0.02px;}
#t1b_3391{left:293px;bottom:761px;letter-spacing:-0.12px;}
#t1c_3391{left:670px;bottom:761px;letter-spacing:-0.12px;}
#t1d_3391{left:76px;bottom:736px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1e_3391{left:293px;bottom:736px;letter-spacing:-0.12px;}
#t1f_3391{left:464px;bottom:743px;}
#t1g_3391{left:671px;bottom:736px;letter-spacing:-0.12px;}
#t1h_3391{left:76px;bottom:712px;letter-spacing:-0.14px;}
#t1i_3391{left:293px;bottom:712px;letter-spacing:-0.12px;}
#t1j_3391{left:569px;bottom:719px;}
#t1k_3391{left:671px;bottom:712px;letter-spacing:-0.12px;}
#t1l_3391{left:76px;bottom:687px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1m_3391{left:293px;bottom:687px;letter-spacing:-0.12px;}
#t1n_3391{left:670px;bottom:687px;letter-spacing:-0.12px;}
#t1o_3391{left:76px;bottom:663px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1p_3391{left:293px;bottom:663px;letter-spacing:-0.12px;}
#t1q_3391{left:670px;bottom:663px;letter-spacing:-0.12px;}
#t1r_3391{left:76px;bottom:639px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t1s_3391{left:293px;bottom:639px;letter-spacing:-0.11px;}
#t1t_3391{left:670px;bottom:639px;letter-spacing:-0.12px;}
#t1u_3391{left:76px;bottom:614px;letter-spacing:-0.14px;}
#t1v_3391{left:293px;bottom:614px;letter-spacing:-0.1px;}
#t1w_3391{left:671px;bottom:614px;letter-spacing:-0.12px;}
#t1x_3391{left:76px;bottom:590px;letter-spacing:-0.14px;}
#t1y_3391{left:293px;bottom:590px;letter-spacing:-0.11px;}
#t1z_3391{left:671px;bottom:590px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t20_3391{left:76px;bottom:565px;letter-spacing:-0.13px;}
#t21_3391{left:76px;bottom:548px;letter-spacing:-0.14px;}
#t22_3391{left:293px;bottom:565px;letter-spacing:-0.14px;}
#t23_3391{left:76px;bottom:524px;letter-spacing:-0.14px;}
#t24_3391{left:293px;bottom:524px;letter-spacing:-0.11px;}
#t25_3391{left:671px;bottom:524px;letter-spacing:-0.12px;}
#t26_3391{left:76px;bottom:499px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t27_3391{left:293px;bottom:499px;letter-spacing:-0.14px;}
#t28_3391{left:76px;bottom:475px;letter-spacing:-0.14px;}
#t29_3391{left:76px;bottom:455px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2a_3391{left:91px;bottom:438px;letter-spacing:-0.11px;}
#t2b_3391{left:76px;bottom:419px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t2c_3391{left:91px;bottom:402px;letter-spacing:-0.11px;}
#t2d_3391{left:76px;bottom:382px;letter-spacing:-0.07px;}
#t2e_3391{left:91px;bottom:382px;letter-spacing:-0.11px;word-spacing:-0.52px;}
#t2f_3391{left:91px;bottom:365px;letter-spacing:-0.11px;}
#t2g_3391{left:277px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.03px;}
#t2h_3391{left:591px;bottom:1086px;letter-spacing:0.13px;}
#t2i_3391{left:76px;bottom:1063px;letter-spacing:-0.13px;}
#t2j_3391{left:293px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t2k_3391{left:671px;bottom:1063px;letter-spacing:-0.13px;word-spacing:-0.04px;}

.s1_3391{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3391{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3391{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3391{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3391{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_3391{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3391{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3391{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3391{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3391" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3391Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3391" style="-webkit-user-select: none;"><object width="935" height="1210" data="3391/3391.svg" type="image/svg+xml" id="pdf3391" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3391" class="t s1_3391">Vol. 3A </span><span id="t2_3391" class="t s1_3391">11-7 </span>
<span id="t3_3391" class="t s2_3391">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3391" class="t s3_3391">11.4.2 </span><span id="t5_3391" class="t s3_3391">Presence of the Local APIC </span>
<span id="t6_3391" class="t s4_3391">Beginning with the P6 family processors, the presence or absence of an on-chip local APIC can be detected using </span>
<span id="t7_3391" class="t s4_3391">the CPUID instruction. When the CPUID instruction is executed with a source operand of 1 in the EAX register, bit 9 </span>
<span id="t8_3391" class="t s4_3391">of the CPUID feature flags returned in the EDX register indicates the presence (set) or absence (clear) of a local </span>
<span id="t9_3391" class="t s4_3391">APIC. </span>
<span id="ta_3391" class="t s3_3391">11.4.3 </span><span id="tb_3391" class="t s3_3391">Enabling or Disabling the Local APIC </span>
<span id="tc_3391" class="t s4_3391">The local APIC can be enabled or disabled in either of two ways: </span>
<span id="td_3391" class="t s4_3391">1. </span><span id="te_3391" class="t s4_3391">Using the APIC global enable/disable flag in the IA32_APIC_BASE MSR (MSR address 1BH; see Figure 11-5): </span>
<span id="tf_3391" class="t s5_3391">FEE0 0230H </span><span id="tg_3391" class="t s5_3391">Interrupt Request Register (IRR); bits 127:96 </span><span id="th_3391" class="t s5_3391">Read Only. </span>
<span id="ti_3391" class="t s5_3391">FEE0 0240H </span><span id="tj_3391" class="t s5_3391">Interrupt Request Register (IRR); bits 159:128 </span><span id="tk_3391" class="t s5_3391">Read Only. </span>
<span id="tl_3391" class="t s5_3391">FEE0 0250H </span><span id="tm_3391" class="t s5_3391">Interrupt Request Register (IRR); bits 191:160 </span><span id="tn_3391" class="t s5_3391">Read Only. </span>
<span id="to_3391" class="t s5_3391">FEE0 0260H </span><span id="tp_3391" class="t s5_3391">Interrupt Request Register (IRR); bits 223:192 </span><span id="tq_3391" class="t s5_3391">Read Only. </span>
<span id="tr_3391" class="t s5_3391">FEE0 0270H </span><span id="ts_3391" class="t s5_3391">Interrupt Request Register (IRR); bits 255:224 </span><span id="tt_3391" class="t s5_3391">Read Only. </span>
<span id="tu_3391" class="t s5_3391">FEE0 0280H </span><span id="tv_3391" class="t s5_3391">Error Status Register </span><span id="tw_3391" class="t s5_3391">Write/Read; see Section </span>
<span id="tx_3391" class="t s5_3391">11.5.3. </span>
<span id="ty_3391" class="t s5_3391">FEE0 0290H through </span>
<span id="tz_3391" class="t s5_3391">FEE0 02E0H </span>
<span id="t10_3391" class="t s5_3391">Reserved </span>
<span id="t11_3391" class="t s5_3391">FEE0 02F0H </span><span id="t12_3391" class="t s5_3391">LVT Corrected Machine Check Interrupt (CMCI) Register </span><span id="t13_3391" class="t s5_3391">Read/Write. </span>
<span id="t14_3391" class="t s5_3391">FEE0 0300H </span><span id="t15_3391" class="t s5_3391">Interrupt Command Register (ICR); bits 0-31 </span><span id="t16_3391" class="t s5_3391">Read/Write. </span>
<span id="t17_3391" class="t s5_3391">FEE0 0310H </span><span id="t18_3391" class="t s5_3391">Interrupt Command Register (ICR); bits 32-63 </span><span id="t19_3391" class="t s5_3391">Read/Write. </span>
<span id="t1a_3391" class="t s5_3391">FEE0 0320H </span><span id="t1b_3391" class="t s5_3391">LVT Timer Register </span><span id="t1c_3391" class="t s5_3391">Read/Write. </span>
<span id="t1d_3391" class="t s5_3391">FEE0 0330H </span><span id="t1e_3391" class="t s5_3391">LVT Thermal Sensor Register </span>
<span id="t1f_3391" class="t s6_3391">2 </span>
<span id="t1g_3391" class="t s5_3391">Read/Write. </span>
<span id="t1h_3391" class="t s5_3391">FEE0 0340H </span><span id="t1i_3391" class="t s5_3391">LVT Performance Monitoring Counters Register </span>
<span id="t1j_3391" class="t s6_3391">3 </span>
<span id="t1k_3391" class="t s5_3391">Read/Write. </span>
<span id="t1l_3391" class="t s5_3391">FEE0 0350H </span><span id="t1m_3391" class="t s5_3391">LVT LINT0 Register </span><span id="t1n_3391" class="t s5_3391">Read/Write. </span>
<span id="t1o_3391" class="t s5_3391">FEE0 0360H </span><span id="t1p_3391" class="t s5_3391">LVT LINT1 Register </span><span id="t1q_3391" class="t s5_3391">Read/Write. </span>
<span id="t1r_3391" class="t s5_3391">FEE0 0370H </span><span id="t1s_3391" class="t s5_3391">LVT Error Register </span><span id="t1t_3391" class="t s5_3391">Read/Write. </span>
<span id="t1u_3391" class="t s5_3391">FEE0 0380H </span><span id="t1v_3391" class="t s5_3391">Initial Count Register (for Timer) </span><span id="t1w_3391" class="t s5_3391">Read/Write. </span>
<span id="t1x_3391" class="t s5_3391">FEE0 0390H </span><span id="t1y_3391" class="t s5_3391">Current Count Register (for Timer) </span><span id="t1z_3391" class="t s5_3391">Read Only. </span>
<span id="t20_3391" class="t s5_3391">FEE0 03A0H through </span>
<span id="t21_3391" class="t s5_3391">FEE0 03D0H </span>
<span id="t22_3391" class="t s5_3391">Reserved </span>
<span id="t23_3391" class="t s5_3391">FEE0 03E0H </span><span id="t24_3391" class="t s5_3391">Divide Configuration Register (for Timer) </span><span id="t25_3391" class="t s5_3391">Read/Write. </span>
<span id="t26_3391" class="t s5_3391">FEE0 03F0H </span><span id="t27_3391" class="t s5_3391">Reserved </span>
<span id="t28_3391" class="t s7_3391">NOTES: </span>
<span id="t29_3391" class="t s5_3391">1. Not supported in the Pentium 4 and Intel Xeon processors. The Illegal Register Access bit (7) of the ESR will not be set when writ- </span>
<span id="t2a_3391" class="t s5_3391">ing to these registers. </span>
<span id="t2b_3391" class="t s5_3391">2. Introduced in the Pentium 4 and Intel Xeon processors. This APIC register and its associated function are implementation depen- </span>
<span id="t2c_3391" class="t s5_3391">dent and may not be present in future IA-32 or Intel 64 processors. </span>
<span id="t2d_3391" class="t s5_3391">3. </span><span id="t2e_3391" class="t s5_3391">Introduced in the Pentium Pro processor. This APIC register and its associated function are implementation dependent and may not </span>
<span id="t2f_3391" class="t s5_3391">be present in future IA-32 or Intel 64 processors. </span>
<span id="t2g_3391" class="t s8_3391">Table 11-1. Local APIC Register Address Map </span><span id="t2h_3391" class="t s8_3391">(Contd.) </span>
<span id="t2i_3391" class="t s9_3391">Address </span><span id="t2j_3391" class="t s9_3391">Register Name </span><span id="t2k_3391" class="t s9_3391">Software Read/Write </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
