Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Fri Nov 20 13:13:30 2015
| Host         : ws8.labo3 running 64-bit Ubuntu 14.04.1 LTS
| Command      : report_timing -file ./report/rgb_to_bw_timing_synth.rpt
| Design       : rgb_to_bw
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.183ns  (required time - arrival time)
  Source:                 rgb_to_bw_AXILiteS_s_axi_U/int_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            mul_reg_97_reg/D[8]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.042ns  (logic 1.748ns (57.465%)  route 1.294ns (42.535%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 9.600 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=52, unset)           1.677     1.677    rgb_to_bw_AXILiteS_s_axi_U/ap_clk
                         FDRE                                         r  rgb_to_bw_AXILiteS_s_axi_U/int_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 r  rgb_to_bw_AXILiteS_s_axi_U/int_red_reg[1]/Q
                         net (fo=4, unplaced)         0.494     2.667    rgb_to_bw_AXILiteS_s_axi_U/tmp_2_cast_fu_54_p1[1]
                         LUT2 (Prop_lut2_I0_O)        0.295     2.962 r  rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_11/O
                         net (fo=1, unplaced)         0.000     2.962    rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_11_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.512 r  rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_4/CO[3]
                         net (fo=1, unplaced)         0.000     3.512    rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     3.626    rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_3_n_0
                         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.919 r  rgb_to_bw_AXILiteS_s_axi_U/mul_reg_97_reg_i_2/CO[0]
                         net (fo=1, unplaced)         0.800     4.719    tmp1_fu_58_p2[8]
                         DSP48E1                                      r  mul_reg_97_reg/D[8]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=52, unset)           1.600     9.600    ap_clk
                         DSP48E1                                      r  mul_reg_97_reg/CLK
                         clock pessimism              0.000     9.600    
                         clock uncertainty           -0.035     9.564    
                         DSP48E1 (Setup_dsp48e1_CLK_D[8])
                                                     -0.662     8.902    mul_reg_97_reg
  -------------------------------------------------------------------
                         required time                          8.902    
                         arrival time                          -4.719    
  -------------------------------------------------------------------
                         slack                                  4.183    




