<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Fri May 21 13:52:25 2021" VIVADOVERSION="2017.4">

  <SYSTEMINFO ARCH="kintex7" DEVICE="7k160t" NAME="scpu_sim" PACKAGE="ffg676" SPEEDGRADE="-2L"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="NOT1" PORT="Op1"/>
        <CONNECTION INSTANCE="SCPU_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a0_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a1_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a2_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a3_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a4_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a5_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a6_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="a7_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="a7"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="gp_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_gp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="gp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="ra_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_ra">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="ra"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s0_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s1_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s10_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s10">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s10"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s11_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s11">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s11"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s2_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s3_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s4_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s5_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s6_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s7_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s7">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s7"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s8_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s8">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s8"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="s9_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s9">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="s9"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="sp_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_sp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="sp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t0_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t0"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t1_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t1">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t2_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t2">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t2"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t3_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t3">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t3"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t4_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t4">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t4"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t5_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t5">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t5"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="t6_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t6">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="t6"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="tp_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_tp">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="tp"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="31" NAME="x0_0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_x0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="SCPU_0" PORT="x0"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE FULLNAME="/Addr11_2" HWVERSION="1.0" INSTANCE="Addr11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="Addr_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="Addr11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/NOT1" HWVERSION="2.0" INSTANCE="NOT1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="util_vector_logic" VLNV="xilinx.com:ip:util_vector_logic:2.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="C_OPERATION" VALUE="not"/>
        <PARAMETER NAME="C_SIZE" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_util_vector_logic_0_0"/>
        <PARAMETER NAME="LOGO_FILE" VALUE="data/sym_notgate.png"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="0" NAME="Op1" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="Res" RIGHT="0" SIGIS="undef" SIGNAME="NOT1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/PC11_2" HWVERSION="1.0" INSTANCE="PC11_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="32"/>
        <PARAMETER NAME="DIN_FROM" VALUE="11"/>
        <PARAMETER NAME="DIN_TO" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_xlslice_0_1"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="10"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="31" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="PC_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="9" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/RAM_B" HWVERSION="8.0" INSTANCE="RAM_B" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="1"/>
        <PARAMETER NAME="C_HAS_D" VALUE="1"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="1"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="scpu_sim_dist_mem_gen_0_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="1"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_dist_mem_gen_0_0"/>
        <PARAMETER NAME="memory_type" VALUE="single_port_ram"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../../../OExp02-IP2SOC/COE/COE/D_mem.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="Addr11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="d" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="Data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="NOT1_Res">
          <CONNECTIONS>
            <CONNECTION INSTANCE="NOT1" PORT="Res"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="SCPU_0_MemRW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="MemRW"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="RAM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="Data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/ROM" HWVERSION="8.0" INSTANCE="ROM" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dist_mem_gen" VLNV="xilinx.com:ip:dist_mem_gen:8.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=dist_mem_gen;v=v8_0;d=pg063-dist-mem-gen.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_FAMILY" VALUE="kintex7"/>
        <PARAMETER NAME="C_ADDR_WIDTH" VALUE="10"/>
        <PARAMETER NAME="C_DEFAULT_DATA" VALUE="0"/>
        <PARAMETER NAME="C_DEPTH" VALUE="1024"/>
        <PARAMETER NAME="C_HAS_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_D" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_DPRA" VALUE="0"/>
        <PARAMETER NAME="C_HAS_I_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_CLK" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QDPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_CE" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_RST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_QSPO_SRST" VALUE="0"/>
        <PARAMETER NAME="C_HAS_SPO" VALUE="1"/>
        <PARAMETER NAME="C_HAS_WE" VALUE="0"/>
        <PARAMETER NAME="C_MEM_INIT_FILE" VALUE="scpu_sim_RAM_B_0.mif"/>
        <PARAMETER NAME="C_ELABORATION_DIR" VALUE="./"/>
        <PARAMETER NAME="C_MEM_TYPE" VALUE="0"/>
        <PARAMETER NAME="C_PIPELINE_STAGES" VALUE="0"/>
        <PARAMETER NAME="C_QCE_JOINED" VALUE="0"/>
        <PARAMETER NAME="C_QUALIFY_WE" VALUE="0"/>
        <PARAMETER NAME="C_READ_MIF" VALUE="1"/>
        <PARAMETER NAME="C_REG_A_D_INPUTS" VALUE="0"/>
        <PARAMETER NAME="C_REG_DPRA_INPUT" VALUE="0"/>
        <PARAMETER NAME="C_SYNC_ENABLE" VALUE="1"/>
        <PARAMETER NAME="C_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_PARSER_TYPE" VALUE="1"/>
        <PARAMETER NAME="depth" VALUE="1024"/>
        <PARAMETER NAME="data_width" VALUE="32"/>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_RAM_B_0"/>
        <PARAMETER NAME="memory_type" VALUE="rom"/>
        <PARAMETER NAME="input_options" VALUE="non_registered"/>
        <PARAMETER NAME="input_clock_enable" VALUE="false"/>
        <PARAMETER NAME="qualify_we_with_i_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="simple_dual_port_address" VALUE="non_registered"/>
        <PARAMETER NAME="output_options" VALUE="non_registered"/>
        <PARAMETER NAME="Pipeline_Stages" VALUE="0"/>
        <PARAMETER NAME="common_output_clk" VALUE="false"/>
        <PARAMETER NAME="single_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="common_output_ce" VALUE="false"/>
        <PARAMETER NAME="dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="simple_dual_port_output_clock_enable" VALUE="false"/>
        <PARAMETER NAME="coefficient_file" VALUE="../../../../../../../../OExp02-IP2SOC/COE/I_mem_test.coe"/>
        <PARAMETER NAME="default_data_radix" VALUE="16"/>
        <PARAMETER NAME="default_data" VALUE="0"/>
        <PARAMETER NAME="reset_qspo" VALUE="false"/>
        <PARAMETER NAME="reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qspo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qdpo" VALUE="false"/>
        <PARAMETER NAME="sync_reset_qsdpo" VALUE="false"/>
        <PARAMETER NAME="ce_overrides" VALUE="ce_overrides_sync_controls"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="9" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="PC11_2_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC11_2" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="spo" RIGHT="0" SIGIS="undef" SIGNAME="ROM_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="SCPU_0" PORT="inst_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE FULLNAME="/SCPU_0" HWVERSION="1.0" INSTANCE="SCPU_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="SCPU" VLNV="xilinx.com:user:SCPU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="scpu_sim_SCPU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="MIO_ready" SIGIS="undef"/>
        <PORT DIR="I" LEFT="31" NAME="inst_in" RIGHT="0" SIGIS="undef" SIGNAME="ROM_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="ROM" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="31" NAME="Data_in" RIGHT="0" SIGIS="undef" SIGNAME="RAM_B_spo">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B" PORT="spo"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="CPU_MIO" SIGIS="undef"/>
        <PORT DIR="O" NAME="MemRW" SIGIS="undef" SIGNAME="SCPU_0_MemRW">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="PC_out" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_PC_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="PC11_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Data_out" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_Data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="RAM_B" PORT="d"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="Addr_out" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_Addr_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Addr11_2" PORT="Din"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="x0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_x0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="x0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="ra" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_ra">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="ra_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="sp" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_sp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="sp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="gp" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_gp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="gp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="tp" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_tp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="tp_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t1" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t2" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s1" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a0" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a0_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a1" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a1_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a2" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a3" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a4" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a4_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a5" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a5_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a6" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a6_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="a7" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_a7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="a7_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s2" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s2_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s3" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s4" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s4_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s5" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s5_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s6" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s6_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s7" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s7_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s8" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s8">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s8_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s9" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s9">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s9_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s10" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s10">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s10_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="s11" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_s11">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="s11_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t3" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t4" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t4_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t5" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t5_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="31" NAME="t6" RIGHT="0" SIGIS="undef" SIGNAME="SCPU_0_t6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="t6_0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
