

================================================================
== Vivado HLS Report for 'convolve_Loop_BUFFER_RESET_proc'
================================================================
* Date:           Sat Nov 26 05:43:31 2016

* Version:        2015.2 (Build 1266856 on Fri Jun 26 16:57:37 PM 2015)
* Project:        convolution_layer_1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  299607|  300391|  299607|  300391|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+--------+--------+-----------+-----------+-----------+------+----------+
        |                 |     Latency     | Iteration |  Initiation Interval  | Trip |          |
        |    Loop Name    |   min  |   max  |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------------+--------+--------+-----------+-----------+-----------+------+----------+
        |- BUFFER_RESET   |     117|     117|          1|          1|          1|   117|    yes   |
        |- SCAN_LINE      |  299488|  300272| 382 ~ 383 |          -|          -|   784|    no    |
        | + BUFFER_SHIFT  |     234|     234|          2|          2|          2|   117|    yes   |
        | + SCAN_LINE.2   |     136|     136|         17|          5|          1|    25|    yes   |
        +-----------------+--------+--------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    621|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     754|   1504|
|Memory           |        0|      -|      16|     15|
|Multiplexer      |        -|      -|       -|    176|
|Register         |        -|      -|     390|      1|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1160|   2317|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                 Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |convolve_fadd_32ns_32ns_32_5_full_dsp_U1  |convolve_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |convolve_fcmp_32ns_32ns_1_1_U4            |convolve_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |convolve_fmul_32ns_32ns_32_4_max_dsp_U2   |convolve_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |convolve_sitofp_32ns_32_6_U3              |convolve_sitofp_32ns_32_6              |        0|      0|  340|  554|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                       |        0|      5|  754| 1504|
    +------------------------------------------+---------------------------------------+---------+-------+-----+-----+

    * Memory: 
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |   Memory   |                  Module                  | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |linebuff_U  |convolve_Loop_BUFFER_RESET_proc_linebuff  |        0|  16|  15|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total       |                                          |        0|  16|  15|   117|    8|     1|          936|
    +------------+------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_403_p2  |     +    |      0|  0|   5|           5|           1|
    |inner_loop_s_fu_423_p2         |     +    |      0|  0|   3|           3|           1|
    |outer_loop_1_fu_510_p2         |     +    |      0|  0|   3|           3|           1|
    |pixels_read_1_fu_325_p2        |     +    |      0|  0|  10|          10|           1|
    |pos_1_fu_367_p2                |     +    |      0|  0|   7|           7|           1|
    |pos_fu_308_p2                  |     +    |      0|  0|   7|           7|           1|
    |sh_assign_2_fu_758_p2          |     +    |      0|  0|   9|           8|           9|
    |sh_assign_fu_640_p2            |     +    |      0|  0|   9|           8|           9|
    |t_1_fu_347_p2                  |     +    |      0|  0|  32|          32|           5|
    |tmp22_fu_494_p2                |     +    |      0|  0|   4|           4|           4|
    |tmp_16_fu_479_p2               |     +    |      0|  0|   4|           9|           9|
    |tmp_20_fu_504_p2               |     +    |      0|  0|   5|           5|           5|
    |m_fu_335_p2                    |     -    |      0|  0|  32|          32|          32|
    |tmp_12_fu_465_p2               |     -    |      0|  0|   4|           9|           9|
    |tmp_1_i_i1_fu_772_p2           |     -    |      0|  0|   8|           7|           8|
    |tmp_1_i_i_fu_654_p2            |     -    |      0|  0|   8|           7|           8|
    |inner_loop_mid2_fu_429_p3      |  Select  |      0|  0|   3|           1|           3|
    |outer_loop_mid2_fu_415_p3      |  Select  |      0|  0|   3|           1|           1|
    |p_Val2_s_fu_604_p3             |  Select  |      0|  0|  32|           1|          32|
    |p_t_fu_353_p3                  |  Select  |      0|  0|  32|           1|          32|
    |result_V_1_fu_831_p3           |  Select  |      0|  0|   8|           1|           8|
    |result_V_fu_714_p3             |  Select  |      0|  0|   8|           1|           8|
    |sh_assign_1_fu_664_p3          |  Select  |      0|  0|   9|           1|           9|
    |sh_assign_3_fu_781_p3          |  Select  |      0|  0|   9|           1|           9|
    |tmp_9_fu_384_p3                |  Select  |      0|  0|   8|           1|           8|
    |ap_sig_bdd_302                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_90                  |    and   |      0|  0|   1|           1|           1|
    |or_cond_fu_598_p2              |    and   |      0|  0|   1|           1|           1|
    |tmp21_fu_592_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_13_fu_560_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_361_p2            |   icmp   |      0|  0|   3|           7|           5|
    |exitcond6_fu_319_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond7_i_i_fu_302_p2        |   icmp   |      0|  0|   3|           7|           5|
    |exitcond_flatten_fu_397_p2     |   icmp   |      0|  0|   2|           5|           4|
    |exitcond_fu_409_p2             |   icmp   |      0|  0|   2|           3|           3|
    |icmp_fu_581_p2                 |   icmp   |      0|  0|  10|          30|           1|
    |notlhs_fu_542_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_548_p2               |   icmp   |      0|  0|   8|          23|           1|
    |tmp_4_fu_341_p2                |   icmp   |      0|  0|  11|          32|           5|
    |tmp_5_fu_566_p2                |   icmp   |      0|  0|   4|          10|           7|
    |tmp_6_fu_378_p2                |   icmp   |      0|  0|   3|           7|           5|
    |tmp_3_i_i1_fu_793_p2           |   lshr   |      0|  0|  63|          24|          24|
    |tmp_3_i_i_fu_676_p2            |   lshr   |      0|  0|  63|          24|          24|
    |ap_sig_bdd_285                 |    or    |      0|  0|   1|           1|           1|
    |tmp_10_fu_554_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_5_i_i1_fu_803_p2           |    shl   |      0|  0|  85|          31|          31|
    |tmp_5_i_i_fu_686_p2            |    shl   |      0|  0|  85|          31|          31|
    |not_s_fu_587_p2                |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 621|         425|         380|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  18|         21|    1|         21|
    |ap_reg_ppiten_pp2_it3         |   1|          2|    1|          2|
    |grp_fu_293_p0                 |  32|          3|   32|         96|
    |indvar_flatten_phi_fu_242_p4  |   5|          2|    5|         10|
    |indvar_flatten_reg_238        |   5|          2|    5|         10|
    |inner_loop_phi_fu_253_p4      |   3|          2|    3|          6|
    |inner_loop_reg_249            |   3|          2|    3|          6|
    |linebuff_address0             |   7|          5|    7|         35|
    |linebuff_d0                   |   8|          3|    8|         24|
    |outer_loop_phi_fu_276_p4      |   3|          2|    3|          6|
    |outer_loop_reg_272            |   3|          2|    3|          6|
    |output_1_reg_260              |  32|          2|   32|         64|
    |pixels_read_reg_214           |  10|          2|   10|         20|
    |pos1_reg_226                  |   7|          2|    7|         14|
    |pos_0_i_i_reg_192             |   7|          2|    7|         14|
    |t_reg_203                     |  32|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 176|         56|  159|        398|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  20|   0|   20|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it0                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it1                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it2                |   1|   0|    1|          0|
    |ap_reg_ppiten_pp2_it3                |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_20_reg_909_pp2_it1  |   5|   0|    5|          0|
    |exitcond5_reg_876                    |   1|   0|    1|          0|
    |exitcond_flatten_reg_890             |   1|   0|    1|          0|
    |indvar_flatten_next_reg_894          |   5|   0|    5|          0|
    |indvar_flatten_reg_238               |   5|   0|    5|          0|
    |inner_loop_mid2_reg_899              |   3|   0|    3|          0|
    |inner_loop_reg_249                   |   3|   0|    3|          0|
    |input_assign_to_int_reg_954          |  32|   0|   32|          0|
    |linebuff_load_1_reg_919              |   8|   0|    8|          0|
    |loc_V_2_reg_978                      |   8|   0|    8|          0|
    |loc_V_3_reg_984                      |  23|   0|   23|          0|
    |m_reg_861                            |  32|   0|   32|          0|
    |or_cond_reg_964                      |   1|   0|    1|          0|
    |outer_loop_1_reg_914                 |   3|   0|    3|          0|
    |outer_loop_reg_272                   |   3|   0|    3|          0|
    |output_1_reg_260                     |  32|   0|   32|          0|
    |p_t_reg_871                          |  32|   0|   32|          0|
    |pixels_read_1_reg_851                |  10|   0|   10|          0|
    |pixels_read_reg_214                  |  10|   0|   10|          0|
    |pos1_reg_226                         |   7|   0|    7|          0|
    |pos_0_i_i_reg_192                    |   7|   0|    7|          0|
    |pos_1_reg_880                        |   7|   0|    7|          0|
    |read_reg_856                         |   8|   0|    8|          0|
    |result_V_1_reg_989                   |   8|   0|    8|          0|
    |result_V_reg_968                     |   8|   0|    8|          0|
    |t_reg_203                            |  32|   0|   32|          0|
    |tmp_13_reg_959                       |   1|   0|    1|          0|
    |tmp_19_reg_929                       |  32|   0|   32|          0|
    |tmp_20_reg_909                       |   5|   0|    5|          0|
    |tmp_22_reg_944                       |  32|   0|   32|          0|
    |tmp_4_reg_866                        |   1|   0|    1|          0|
    |exitcond_flatten_reg_890             |   0|   1|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 390|   1|  391|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_start              |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_done               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_continue           |  in |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_idle               | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|ap_ready              | out |    1| ap_ctrl_hs | convolve_Loop_BUFFER_RESET_proc | return value |
|weights_address0      | out |    5|  ap_memory |             weights             |     array    |
|weights_ce0           | out |    1|  ap_memory |             weights             |     array    |
|weights_q0            |  in |   32|  ap_memory |             weights             |     array    |
|image_V_dout          |  in |    8|   ap_fifo  |             image_V             |    pointer   |
|image_V_empty_n       |  in |    1|   ap_fifo  |             image_V             |    pointer   |
|image_V_read          | out |    1|   ap_fifo  |             image_V             |    pointer   |
|conv_output_V_din     | out |    8|   ap_fifo  |          conv_output_V          |    pointer   |
|conv_output_V_full_n  |  in |    1|   ap_fifo  |          conv_output_V          |    pointer   |
|conv_output_V_write   | out |    1|   ap_fifo  |          conv_output_V          |    pointer   |
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 2, depth = 2
  * Pipeline-2: initiation interval (II) = 5, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 32
* Pipeline: 3
  Pipeline-0: II = 1, D = 1, States = { 2 }
  Pipeline-1: II = 2, D = 2, States = { 4 5 }
  Pipeline-2: II = 5, D = 17, States = { 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7_i_i)
	2  / (!exitcond7_i_i)
3 --> 
	4  / (!exitcond6)
4 --> 
	6  / (exitcond5)
	5  / (!exitcond5)
5 --> 
	4  / true
6 --> 
	23  / (exitcond_flatten)
	7  / (!exitcond_flatten)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	6  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / (or_cond)
	32  / (!or_cond)
31 --> 
	32  / true
32 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: stg_33 [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface([25 x float]* %weights, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_1: stg_34 [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i8* %image_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str25, [1 x i8]* @p_str25, [8 x i8]* @ap_fifo_str)

ST_1: stg_35 [1/1] 0.00ns
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i8* %conv_output_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str26, [1 x i8]* @p_str26, [8 x i8]* @ap_fifo_str)

ST_1: linebuff [1/1] 2.39ns
newFuncRoot:3  %linebuff = alloca [117 x i8], align 16

ST_1: stg_37 [1/1] 1.57ns
newFuncRoot:4  br label %0


 <State 2>: 3.54ns
ST_2: pos_0_i_i [1/1] 0.00ns
:0  %pos_0_i_i = phi i7 [ 0, %newFuncRoot ], [ %pos, %1 ]

ST_2: exitcond7_i_i [1/1] 1.97ns
:1  %exitcond7_i_i = icmp eq i7 %pos_0_i_i, -11

ST_2: pos [1/1] 1.72ns
:2  %pos = add i7 %pos_0_i_i, 1

ST_2: stg_41 [1/1] 1.57ns
:3  br i1 %exitcond7_i_i, label %.preheader9, label %1

ST_2: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

ST_2: stg_43 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3) nounwind

ST_2: tmp [1/1] 0.00ns
:2  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3)

ST_2: stg_45 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: tmp_i [1/1] 0.00ns
:4  %tmp_i = zext i7 %pos_0_i_i to i64

ST_2: linebuff_addr [1/1] 0.00ns
:5  %linebuff_addr = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_i

ST_2: stg_48 [1/1] 2.39ns
:6  store i8 0, i8* %linebuff_addr, align 1

ST_2: empty_12 [1/1] 0.00ns
:7  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3, i32 %tmp)

ST_2: stg_50 [1/1] 0.00ns
:8  br label %0


 <State 3>: 6.33ns
ST_3: t [1/1] 0.00ns
.preheader9:0  %t = phi i32 [ %p_t, %._crit_edge10 ], [ 0, %0 ]

ST_3: pixels_read [1/1] 0.00ns
.preheader9:1  %pixels_read = phi i10 [ %pixels_read_1, %._crit_edge10 ], [ 0, %0 ]

ST_3: exitcond6 [1/1] 2.07ns
.preheader9:2  %exitcond6 = icmp eq i10 %pixels_read, -240

ST_3: pixels_read_1 [1/1] 1.84ns
.preheader9:3  %pixels_read_1 = add i10 %pixels_read, 1

ST_3: stg_55 [1/1] 0.00ns
.preheader9:4  br i1 %exitcond6, label %.exitStub, label %4

ST_3: pixels_read_cast9 [1/1] 0.00ns
:0  %pixels_read_cast9 = zext i10 %pixels_read to i32

ST_3: empty_16 [1/1] 0.00ns
:1  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)

ST_3: stg_58 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str4) nounwind

ST_3: tmp_2 [1/1] 0.00ns
:3  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str4)

ST_3: read [1/1] 4.38ns
:4  %read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %image_V)

ST_3: m [1/1] 2.44ns
:5  %m = sub nsw i32 %pixels_read_cast9, %t

ST_3: tmp_4 [1/1] 2.52ns
:6  %tmp_4 = icmp sgt i32 %m, 27

ST_3: t_1 [1/1] 2.44ns
:7  %t_1 = add nsw i32 %t, 28

ST_3: p_t [1/1] 1.37ns
:8  %p_t = select i1 %tmp_4, i32 %t_1, i32 %t

ST_3: stg_65 [1/1] 1.57ns
:9  br label %3

ST_3: stg_66 [1/1] 0.00ns
.exitStub:0  ret void


 <State 4>: 4.11ns
ST_4: pos1 [1/1] 0.00ns
:0  %pos1 = phi i7 [ 0, %4 ], [ %pos_1, %_ifconv ]

ST_4: exitcond5 [1/1] 1.97ns
:1  %exitcond5 = icmp eq i7 %pos1, -11

ST_4: pos_1 [1/1] 1.72ns
:2  %pos_1 = add i7 %pos1, 1

ST_4: stg_70 [1/1] 1.57ns
:3  br i1 %exitcond5, label %.preheader, label %_ifconv

ST_4: tmp_8 [1/1] 0.00ns
_ifconv:5  %tmp_8 = zext i7 %pos_1 to i64

ST_4: linebuff_addr_1 [1/1] 0.00ns
_ifconv:6  %linebuff_addr_1 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_8

ST_4: linebuff_load [2/2] 2.39ns
_ifconv:7  %linebuff_load = load i8* %linebuff_addr_1, align 1


 <State 5>: 6.15ns
ST_5: empty_17 [1/1] 0.00ns
_ifconv:0  %empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 117, i64 117, i64 117)

ST_5: stg_75 [1/1] 0.00ns
_ifconv:1  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

ST_5: tmp_3 [1/1] 0.00ns
_ifconv:2  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str5)

ST_5: stg_77 [1/1] 0.00ns
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: tmp_6 [1/1] 1.97ns
_ifconv:4  %tmp_6 = icmp ult i7 %pos1, -12

ST_5: linebuff_load [1/2] 2.39ns
_ifconv:7  %linebuff_load = load i8* %linebuff_addr_1, align 1

ST_5: tmp_9 [1/1] 1.37ns
_ifconv:8  %tmp_9 = select i1 %tmp_6, i8 %linebuff_load, i8 %read

ST_5: tmp_s [1/1] 0.00ns
_ifconv:9  %tmp_s = zext i7 %pos1 to i64

ST_5: linebuff_addr_2 [1/1] 0.00ns
_ifconv:10  %linebuff_addr_2 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_s

ST_5: stg_83 [1/1] 2.39ns
_ifconv:11  store i8 %tmp_9, i8* %linebuff_addr_2, align 1

ST_5: empty_18 [1/1] 0.00ns
_ifconv:12  %empty_18 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str5, i32 %tmp_3)

ST_5: stg_85 [1/1] 0.00ns
_ifconv:13  br label %3


 <State 6>: 8.12ns
ST_6: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i5 [ %indvar_flatten_next, %.preheader8 ], [ 0, %3 ]

ST_6: inner_loop [1/1] 0.00ns
.preheader:1  %inner_loop = phi i3 [ %inner_loop_mid2, %.preheader8 ], [ 0, %3 ]

ST_6: output_1 [1/1] 0.00ns
.preheader:2  %output_1 = phi float [ %output, %.preheader8 ], [ 0.000000e+00, %3 ]

ST_6: outer_loop [1/1] 0.00ns
.preheader:3  %outer_loop = phi i3 [ %outer_loop_1, %.preheader8 ], [ 0, %3 ]

ST_6: exitcond_flatten [1/1] 1.91ns
.preheader:4  %exitcond_flatten = icmp eq i5 %indvar_flatten, -7

ST_6: indvar_flatten_next [1/1] 1.72ns
.preheader:5  %indvar_flatten_next = add i5 %indvar_flatten, 1

ST_6: stg_92 [1/1] 0.00ns
.preheader:6  br i1 %exitcond_flatten, label %2, label %.preheader8

ST_6: exitcond [1/1] 1.62ns
.preheader8:1  %exitcond = icmp eq i3 %outer_loop, -3

ST_6: outer_loop_mid2 [1/1] 1.37ns
.preheader8:2  %outer_loop_mid2 = select i1 %exitcond, i3 0, i3 %outer_loop

ST_6: inner_loop_s [1/1] 0.80ns
.preheader8:3  %inner_loop_s = add i3 %inner_loop, 1

ST_6: inner_loop_mid2 [1/1] 1.37ns
.preheader8:4  %inner_loop_mid2 = select i1 %exitcond, i3 %inner_loop_s, i3 %inner_loop

ST_6: inner_loop_cast7_cast [1/1] 0.00ns
.preheader8:5  %inner_loop_cast7_cast = zext i3 %inner_loop_mid2 to i4

ST_6: p_shl2 [1/1] 0.00ns
.preheader8:6  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %inner_loop_mid2, i5 0)

ST_6: p_shl2_cast [1/1] 0.00ns
.preheader8:7  %p_shl2_cast = zext i8 %p_shl2 to i9

ST_6: p_shl3 [1/1] 0.00ns
.preheader8:8  %p_shl3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %inner_loop_mid2, i2 0)

ST_6: p_shl3_cast [1/1] 0.00ns
.preheader8:9  %p_shl3_cast = zext i5 %p_shl3 to i9

ST_6: tmp_12 [1/1] 1.37ns
.preheader8:10  %tmp_12 = sub i9 %p_shl2_cast, %p_shl3_cast

ST_6: outer_loop_cast4_cast [1/1] 0.00ns
.preheader8:11  %outer_loop_cast4_cast = zext i3 %outer_loop_mid2 to i4

ST_6: outer_loop_cast5 [1/1] 0.00ns
.preheader8:12  %outer_loop_cast5 = zext i3 %outer_loop_mid2 to i9

ST_6: tmp_16 [1/1] 1.37ns
.preheader8:15  %tmp_16 = add i9 %outer_loop_cast5, %tmp_12

ST_6: tmp_16_cast [1/1] 0.00ns
.preheader8:16  %tmp_16_cast = sext i9 %tmp_16 to i32

ST_6: tmp_17 [1/1] 0.00ns
.preheader8:17  %tmp_17 = zext i32 %tmp_16_cast to i64

ST_6: linebuff_addr_3 [1/1] 0.00ns
.preheader8:18  %linebuff_addr_3 = getelementptr inbounds [117 x i8]* %linebuff, i64 0, i64 %tmp_17

ST_6: linebuff_load_1 [2/2] 2.39ns
.preheader8:19  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1

ST_6: tmp22 [1/1] 0.80ns
.preheader8:22  %tmp22 = add i4 %outer_loop_cast4_cast, %inner_loop_cast7_cast

ST_6: tmp22_cast [1/1] 0.00ns
.preheader8:23  %tmp22_cast = zext i4 %tmp22 to i5

ST_6: tmp_20 [1/1] 1.72ns
.preheader8:24  %tmp_20 = add i5 %p_shl3, %tmp22_cast

ST_6: outer_loop_1 [1/1] 0.80ns
.preheader8:31  %outer_loop_1 = add i3 %outer_loop_mid2, 1


 <State 7>: 2.39ns
ST_7: linebuff_load_1 [1/2] 2.39ns
.preheader8:19  %linebuff_load_1 = load i8* %linebuff_addr_3, align 1


 <State 8>: 6.41ns
ST_8: tmp_18 [1/1] 0.00ns
.preheader8:20  %tmp_18 = zext i8 %linebuff_load_1 to i32

ST_8: tmp_19 [6/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 9>: 6.41ns
ST_9: tmp_19 [5/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 10>: 6.41ns
ST_10: tmp_19 [4/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 11>: 6.41ns
ST_11: tmp_19 [3/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 12>: 6.41ns
ST_12: tmp_19 [2/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float


 <State 13>: 6.41ns
ST_13: tmp_19 [1/6] 6.41ns
.preheader8:21  %tmp_19 = sitofp i32 %tmp_18 to float

ST_13: tmp_21 [1/1] 0.00ns
.preheader8:25  %tmp_21 = zext i5 %tmp_20 to i64

ST_13: weights_addr [1/1] 0.00ns
.preheader8:26  %weights_addr = getelementptr [25 x float]* %weights, i64 0, i64 %tmp_21

ST_13: weights_load [2/2] 2.39ns
.preheader8:27  %weights_load = load float* %weights_addr, align 4


 <State 14>: 8.09ns
ST_14: weights_load [1/2] 2.39ns
.preheader8:27  %weights_load = load float* %weights_addr, align 4

ST_14: tmp_22 [4/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 15>: 5.70ns
ST_15: tmp_22 [3/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 16>: 5.70ns
ST_16: tmp_22 [2/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 17>: 5.70ns
ST_17: tmp_22 [1/4] 5.70ns
.preheader8:28  %tmp_22 = fmul float %tmp_19, %weights_load


 <State 18>: 7.26ns
ST_18: output [5/5] 7.26ns
.preheader8:29  %output = fadd float %output_1, %tmp_22


 <State 19>: 7.26ns
ST_19: output [4/5] 7.26ns
.preheader8:29  %output = fadd float %output_1, %tmp_22


 <State 20>: 7.26ns
ST_20: output [3/5] 7.26ns
.preheader8:29  %output = fadd float %output_1, %tmp_22


 <State 21>: 7.26ns
ST_21: output [2/5] 7.26ns
.preheader8:29  %output = fadd float %output_1, %tmp_22


 <State 22>: 7.26ns
ST_22: empty_14 [1/1] 0.00ns
.preheader8:0  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

ST_22: tmp_25 [1/1] 0.00ns
.preheader8:13  %tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str6)

ST_22: stg_136 [1/1] 0.00ns
.preheader8:14  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_22: output [1/5] 7.26ns
.preheader8:29  %output = fadd float %output_1, %tmp_22

ST_22: empty_15 [1/1] 0.00ns
.preheader8:30  %empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str6, i32 %tmp_25)

ST_22: stg_139 [1/1] 0.00ns
.preheader8:32  br label %.preheader


 <State 23>: 8.16ns
ST_23: input_assign_to_int [1/1] 0.00ns
:0  %input_assign_to_int = bitcast float %output_1 to i32

ST_23: tmp_7 [1/1] 0.00ns
:1  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %input_assign_to_int, i32 23, i32 30)

ST_23: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = trunc i32 %input_assign_to_int to i23

ST_23: notlhs [1/1] 2.00ns
:3  %notlhs = icmp ne i8 %tmp_7, -1

ST_23: notrhs [1/1] 2.39ns
:4  %notrhs = icmp eq i23 %tmp_1, 0

ST_23: tmp_10 [1/1] 1.37ns
:5  %tmp_10 = or i1 %notrhs, %notlhs

ST_23: tmp_11 [1/1] 6.79ns
:6  %tmp_11 = fcmp ogt float %output_1, 0.000000e+00

ST_23: tmp_13 [1/1] 1.37ns
:7  %tmp_13 = and i1 %tmp_10, %tmp_11

ST_23: tmp_5 [1/1] 2.07ns
:29  %tmp_5 = icmp ugt i10 %pixels_read, 116

ST_23: tmp_24 [1/1] 0.00ns
:30  %tmp_24 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %m, i32 2, i32 31)

ST_23: icmp [1/1] 2.49ns
:31  %icmp = icmp sgt i30 %tmp_24, 0

ST_23: not_s [1/1] 1.37ns
:32  %not_s = xor i1 %tmp_4, true

ST_23: tmp21 [1/1] 1.37ns
:33  %tmp21 = and i1 %tmp_5, %not_s

ST_23: or_cond [1/1] 1.37ns
:34  %or_cond = and i1 %tmp21, %icmp


 <State 24>: 8.61ns
ST_24: p_Val2_s [1/1] 1.37ns
:8  %p_Val2_s = select i1 %tmp_13, i32 %input_assign_to_int, i32 0

ST_24: loc_V [1/1] 0.00ns
:9  %loc_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind

ST_24: loc_V_1 [1/1] 0.00ns
:10  %loc_V_1 = trunc i32 %p_Val2_s to i23

ST_24: p_Result_s [1/1] 0.00ns
:11  %p_Result_s = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_1) nounwind

ST_24: tmp_i_cast_i [1/1] 0.00ns
:12  %tmp_i_cast_i = zext i24 %p_Result_s to i31

ST_24: tmp_i_i_cast_i [1/1] 0.00ns
:13  %tmp_i_i_cast_i = zext i8 %loc_V to i9

ST_24: sh_assign [1/1] 1.72ns
:14  %sh_assign = add i9 -127, %tmp_i_i_cast_i

ST_24: isNeg [1/1] 0.00ns
:15  %isNeg = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign, i32 8)

ST_24: tmp_1_i_i [1/1] 1.72ns
:16  %tmp_1_i_i = sub i8 127, %loc_V

ST_24: tmp_1_i_cast_i [1/1] 0.00ns
:17  %tmp_1_i_cast_i = sext i8 %tmp_1_i_i to i9

ST_24: sh_assign_1 [1/1] 1.37ns
:18  %sh_assign_1 = select i1 %isNeg, i9 %tmp_1_i_cast_i, i9 %sh_assign

ST_24: sh_assign_1_i_cast_i_cast [1/1] 0.00ns
:19  %sh_assign_1_i_cast_i_cast = sext i9 %sh_assign_1 to i24

ST_24: tmp_3_i_i [1/1] 2.78ns
:20  %tmp_3_i_i = lshr i24 %p_Result_s, %sh_assign_1_i_cast_i_cast

ST_24: tmp_4_i_cast_i [1/1] 0.00ns
:21  %tmp_4_i_cast_i = zext i9 %sh_assign_1 to i31

ST_24: tmp_5_i_i [1/1] 2.78ns
:22  %tmp_5_i_i = shl i31 %tmp_i_cast_i, %tmp_4_i_cast_i

ST_24: tmp_23 [1/1] 0.00ns
:23  %tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i, i32 23)

ST_24: tmp_14 [1/1] 0.00ns
:24  %tmp_14 = zext i1 %tmp_23 to i8

ST_24: tmp_15 [1/1] 0.00ns
:25  %tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_5_i_i, i32 23, i32 30)

ST_24: result_V [1/1] 1.37ns
:26  %result_V = select i1 %isNeg, i8 %tmp_14, i8 %tmp_15


 <State 25>: 6.41ns
ST_25: output1 [1/1] 0.00ns
:27  %output1 = zext i8 %result_V to i32

ST_25: output_2 [6/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float


 <State 26>: 6.41ns
ST_26: output_2 [5/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float


 <State 27>: 6.41ns
ST_27: output_2 [4/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float


 <State 28>: 6.41ns
ST_28: output_2 [3/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float


 <State 29>: 6.41ns
ST_29: output_2 [2/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float


 <State 30>: 6.41ns
ST_30: output_2 [1/6] 6.41ns
:28  %output_2 = sitofp i32 %output1 to float

ST_30: stg_180 [1/1] 0.00ns
:35  br i1 %or_cond, label %5, label %._crit_edge10

ST_30: p_Val2_4 [1/1] 0.00ns
:0  %p_Val2_4 = bitcast float %output_2 to i32

ST_30: loc_V_2 [1/1] 0.00ns
:1  %loc_V_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_4, i32 23, i32 30) nounwind

ST_30: loc_V_3 [1/1] 0.00ns
:2  %loc_V_3 = trunc i32 %p_Val2_4 to i23


 <State 31>: 7.24ns
ST_31: p_Result_4 [1/1] 0.00ns
:3  %p_Result_4 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %loc_V_3) nounwind

ST_31: tmp_i_cast_i6 [1/1] 0.00ns
:4  %tmp_i_cast_i6 = zext i24 %p_Result_4 to i31

ST_31: tmp_i_i_cast_i7 [1/1] 0.00ns
:5  %tmp_i_i_cast_i7 = zext i8 %loc_V_2 to i9

ST_31: sh_assign_2 [1/1] 1.72ns
:6  %sh_assign_2 = add i9 -127, %tmp_i_i_cast_i7

ST_31: isNeg_1 [1/1] 0.00ns
:7  %isNeg_1 = call i1 @_ssdm_op_BitSelect.i1.i9.i32(i9 %sh_assign_2, i32 8)

ST_31: tmp_1_i_i1 [1/1] 1.72ns
:8  %tmp_1_i_i1 = sub i8 127, %loc_V_2

ST_31: tmp_1_i_cast_i1 [1/1] 0.00ns
:9  %tmp_1_i_cast_i1 = sext i8 %tmp_1_i_i1 to i9

ST_31: sh_assign_3 [1/1] 1.37ns
:10  %sh_assign_3 = select i1 %isNeg_1, i9 %tmp_1_i_cast_i1, i9 %sh_assign_2

ST_31: sh_assign_1_i_cast_i13_cast [1/1] 0.00ns
:11  %sh_assign_1_i_cast_i13_cast = sext i9 %sh_assign_3 to i24

ST_31: tmp_3_i_i1 [1/1] 2.78ns
:12  %tmp_3_i_i1 = lshr i24 %p_Result_4, %sh_assign_1_i_cast_i13_cast

ST_31: tmp_4_i_cast_i1 [1/1] 0.00ns
:13  %tmp_4_i_cast_i1 = zext i9 %sh_assign_3 to i31

ST_31: tmp_5_i_i1 [1/1] 2.78ns
:14  %tmp_5_i_i1 = shl i31 %tmp_i_cast_i6, %tmp_4_i_cast_i1

ST_31: tmp_28 [1/1] 0.00ns
:15  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %tmp_3_i_i1, i32 23)

ST_31: tmp_26 [1/1] 0.00ns
:16  %tmp_26 = zext i1 %tmp_28 to i8

ST_31: tmp_27 [1/1] 0.00ns
:17  %tmp_27 = call i8 @_ssdm_op_PartSelect.i8.i31.i32.i32(i31 %tmp_5_i_i1, i32 23, i32 30)

ST_31: result_V_1 [1/1] 1.37ns
:18  %result_V_1 = select i1 %isNeg_1, i8 %tmp_26, i8 %tmp_27


 <State 32>: 4.38ns
ST_32: stg_200 [1/1] 4.38ns
:19  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %conv_output_V, i8 %result_V_1)

ST_32: stg_201 [1/1] 0.00ns
:20  br label %._crit_edge10

ST_32: empty_13 [1/1] 0.00ns
._crit_edge10:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str4, i32 %tmp_2)

ST_32: stg_203 [1/1] 0.00ns
._crit_edge10:1  br label %.preheader9



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7f80e630e0f0; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ image_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7f80e5fe4db0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_output_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7f80e65ee690; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_33                      (specinterface    ) [ 000000000000000000000000000000000]
stg_34                      (specinterface    ) [ 000000000000000000000000000000000]
stg_35                      (specinterface    ) [ 000000000000000000000000000000000]
linebuff                    (alloca           ) [ 001111111111111111111111111111111]
stg_37                      (br               ) [ 011000000000000000000000000000000]
pos_0_i_i                   (phi              ) [ 001000000000000000000000000000000]
exitcond7_i_i               (icmp             ) [ 001000000000000000000000000000000]
pos                         (add              ) [ 011000000000000000000000000000000]
stg_41                      (br               ) [ 001111111111111111111111111111111]
empty                       (speclooptripcount) [ 000000000000000000000000000000000]
stg_43                      (specloopname     ) [ 000000000000000000000000000000000]
tmp                         (specregionbegin  ) [ 000000000000000000000000000000000]
stg_45                      (specpipeline     ) [ 000000000000000000000000000000000]
tmp_i                       (zext             ) [ 000000000000000000000000000000000]
linebuff_addr               (getelementptr    ) [ 000000000000000000000000000000000]
stg_48                      (store            ) [ 000000000000000000000000000000000]
empty_12                    (specregionend    ) [ 000000000000000000000000000000000]
stg_50                      (br               ) [ 011000000000000000000000000000000]
t                           (phi              ) [ 000100000000000000000000000000000]
pixels_read                 (phi              ) [ 000111111111111111111111000000000]
exitcond6                   (icmp             ) [ 000111111111111111111111111111111]
pixels_read_1               (add              ) [ 001111111111111111111111111111111]
stg_55                      (br               ) [ 000000000000000000000000000000000]
pixels_read_cast9           (zext             ) [ 000000000000000000000000000000000]
empty_16                    (speclooptripcount) [ 000000000000000000000000000000000]
stg_58                      (specloopname     ) [ 000000000000000000000000000000000]
tmp_2                       (specregionbegin  ) [ 000011111111111111111111111111111]
read                        (read             ) [ 000011000000000000000000000000000]
m                           (sub              ) [ 000011111111111111111111000000000]
tmp_4                       (icmp             ) [ 000011111111111111111111000000000]
t_1                         (add              ) [ 000000000000000000000000000000000]
p_t                         (select           ) [ 001111111111111111111111111111111]
stg_65                      (br               ) [ 000111111111111111111111111111111]
stg_66                      (ret              ) [ 000000000000000000000000000000000]
pos1                        (phi              ) [ 000011000000000000000000000000000]
exitcond5                   (icmp             ) [ 000111111111111111111111111111111]
pos_1                       (add              ) [ 000111111111111111111111111111111]
stg_70                      (br               ) [ 000111111111111111111111111111111]
tmp_8                       (zext             ) [ 000000000000000000000000000000000]
linebuff_addr_1             (getelementptr    ) [ 000001000000000000000000000000000]
empty_17                    (speclooptripcount) [ 000000000000000000000000000000000]
stg_75                      (specloopname     ) [ 000000000000000000000000000000000]
tmp_3                       (specregionbegin  ) [ 000000000000000000000000000000000]
stg_77                      (specpipeline     ) [ 000000000000000000000000000000000]
tmp_6                       (icmp             ) [ 000000000000000000000000000000000]
linebuff_load               (load             ) [ 000000000000000000000000000000000]
tmp_9                       (select           ) [ 000000000000000000000000000000000]
tmp_s                       (zext             ) [ 000000000000000000000000000000000]
linebuff_addr_2             (getelementptr    ) [ 000000000000000000000000000000000]
stg_83                      (store            ) [ 000000000000000000000000000000000]
empty_18                    (specregionend    ) [ 000000000000000000000000000000000]
stg_85                      (br               ) [ 000111111111111111111111111111111]
indvar_flatten              (phi              ) [ 000000100000000000000000000000000]
inner_loop                  (phi              ) [ 000000100000000000000000000000000]
output_1                    (phi              ) [ 000000111111111111111111000000000]
outer_loop                  (phi              ) [ 000000100000000000000000000000000]
exitcond_flatten            (icmp             ) [ 000111111111111111111111111111111]
indvar_flatten_next         (add              ) [ 000111111111111111111111111111111]
stg_92                      (br               ) [ 000000000000000000000000000000000]
exitcond                    (icmp             ) [ 000000000000000000000000000000000]
outer_loop_mid2             (select           ) [ 000000000000000000000000000000000]
inner_loop_s                (add              ) [ 000000000000000000000000000000000]
inner_loop_mid2             (select           ) [ 000111111111111111111111111111111]
inner_loop_cast7_cast       (zext             ) [ 000000000000000000000000000000000]
p_shl2                      (bitconcatenate   ) [ 000000000000000000000000000000000]
p_shl2_cast                 (zext             ) [ 000000000000000000000000000000000]
p_shl3                      (bitconcatenate   ) [ 000000000000000000000000000000000]
p_shl3_cast                 (zext             ) [ 000000000000000000000000000000000]
tmp_12                      (sub              ) [ 000000000000000000000000000000000]
outer_loop_cast4_cast       (zext             ) [ 000000000000000000000000000000000]
outer_loop_cast5            (zext             ) [ 000000000000000000000000000000000]
tmp_16                      (add              ) [ 000000000000000000000000000000000]
tmp_16_cast                 (sext             ) [ 000000000000000000000000000000000]
tmp_17                      (zext             ) [ 000000000000000000000000000000000]
linebuff_addr_3             (getelementptr    ) [ 000000010000000000000000000000000]
tmp22                       (add              ) [ 000000000000000000000000000000000]
tmp22_cast                  (zext             ) [ 000000000000000000000000000000000]
tmp_20                      (add              ) [ 000000111111110000000000000000000]
outer_loop_1                (add              ) [ 000111111111111111111111111111111]
linebuff_load_1             (load             ) [ 000000001000000000000000000000000]
tmp_18                      (zext             ) [ 000000111111110000000000000000000]
tmp_19                      (sitofp           ) [ 000000110110001111000000000000000]
tmp_21                      (zext             ) [ 000000000000000000000000000000000]
weights_addr                (getelementptr    ) [ 000000000100001000000000000000000]
weights_load                (load             ) [ 000000110010000111000000000000000]
tmp_22                      (fmul             ) [ 000000111110000000111110000000000]
empty_14                    (speclooptripcount) [ 000000000000000000000000000000000]
tmp_25                      (specregionbegin  ) [ 000000000000000000000000000000000]
stg_136                     (specpipeline     ) [ 000000000000000000000000000000000]
output                      (fadd             ) [ 000111111111111111111111111111111]
empty_15                    (specregionend    ) [ 000000000000000000000000000000000]
stg_139                     (br               ) [ 000111111111111111111111111111111]
input_assign_to_int         (bitcast          ) [ 000000000000000000000000100000000]
tmp_7                       (partselect       ) [ 000000000000000000000000000000000]
tmp_1                       (trunc            ) [ 000000000000000000000000000000000]
notlhs                      (icmp             ) [ 000000000000000000000000000000000]
notrhs                      (icmp             ) [ 000000000000000000000000000000000]
tmp_10                      (or               ) [ 000000000000000000000000000000000]
tmp_11                      (fcmp             ) [ 000000000000000000000000000000000]
tmp_13                      (and              ) [ 000000000000000000000000100000000]
tmp_5                       (icmp             ) [ 000000000000000000000000000000000]
tmp_24                      (partselect       ) [ 000000000000000000000000000000000]
icmp                        (icmp             ) [ 000000000000000000000000000000000]
not_s                       (xor              ) [ 000000000000000000000000000000000]
tmp21                       (and              ) [ 000000000000000000000000000000000]
or_cond                     (and              ) [ 000000000000000000000000111111111]
p_Val2_s                    (select           ) [ 000000000000000000000000000000000]
loc_V                       (partselect       ) [ 000000000000000000000000000000000]
loc_V_1                     (trunc            ) [ 000000000000000000000000000000000]
p_Result_s                  (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_i_cast_i                (zext             ) [ 000000000000000000000000000000000]
tmp_i_i_cast_i              (zext             ) [ 000000000000000000000000000000000]
sh_assign                   (add              ) [ 000000000000000000000000000000000]
isNeg                       (bitselect        ) [ 000000000000000000000000000000000]
tmp_1_i_i                   (sub              ) [ 000000000000000000000000000000000]
tmp_1_i_cast_i              (sext             ) [ 000000000000000000000000000000000]
sh_assign_1                 (select           ) [ 000000000000000000000000000000000]
sh_assign_1_i_cast_i_cast   (sext             ) [ 000000000000000000000000000000000]
tmp_3_i_i                   (lshr             ) [ 000000000000000000000000000000000]
tmp_4_i_cast_i              (zext             ) [ 000000000000000000000000000000000]
tmp_5_i_i                   (shl              ) [ 000000000000000000000000000000000]
tmp_23                      (bitselect        ) [ 000000000000000000000000000000000]
tmp_14                      (zext             ) [ 000000000000000000000000000000000]
tmp_15                      (partselect       ) [ 000000000000000000000000000000000]
result_V                    (select           ) [ 000000000000000000000000010000000]
output1                     (zext             ) [ 000000000000000000000000001111100]
output_2                    (sitofp           ) [ 000000000000000000000000000000000]
stg_180                     (br               ) [ 000000000000000000000000000000000]
p_Val2_4                    (bitcast          ) [ 000000000000000000000000000000000]
loc_V_2                     (partselect       ) [ 000000000000000000000000000000010]
loc_V_3                     (trunc            ) [ 000000000000000000000000000000010]
p_Result_4                  (bitconcatenate   ) [ 000000000000000000000000000000000]
tmp_i_cast_i6               (zext             ) [ 000000000000000000000000000000000]
tmp_i_i_cast_i7             (zext             ) [ 000000000000000000000000000000000]
sh_assign_2                 (add              ) [ 000000000000000000000000000000000]
isNeg_1                     (bitselect        ) [ 000000000000000000000000000000000]
tmp_1_i_i1                  (sub              ) [ 000000000000000000000000000000000]
tmp_1_i_cast_i1             (sext             ) [ 000000000000000000000000000000000]
sh_assign_3                 (select           ) [ 000000000000000000000000000000000]
sh_assign_1_i_cast_i13_cast (sext             ) [ 000000000000000000000000000000000]
tmp_3_i_i1                  (lshr             ) [ 000000000000000000000000000000000]
tmp_4_i_cast_i1             (zext             ) [ 000000000000000000000000000000000]
tmp_5_i_i1                  (shl              ) [ 000000000000000000000000000000000]
tmp_28                      (bitselect        ) [ 000000000000000000000000000000000]
tmp_26                      (zext             ) [ 000000000000000000000000000000000]
tmp_27                      (partselect       ) [ 000000000000000000000000000000000]
result_V_1                  (select           ) [ 000111111111111111111111111111101]
stg_200                     (write            ) [ 000000000000000000000000000000000]
stg_201                     (br               ) [ 000000000000000000000000000000000]
empty_13                    (specregionend    ) [ 000000000000000000000000000000000]
stg_203                     (br               ) [ 001111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="image_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="image_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_output_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_output_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="linebuff_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="linebuff/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="read/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="stg_200_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="8" slack="1"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_200/32 "/>
</bind>
</comp>

<comp id="147" class="1004" name="linebuff_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_48/2 linebuff_load/4 stg_83/5 linebuff_load_1/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="linebuff_addr_1_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="7" slack="0"/>
<pin id="163" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="linebuff_addr_2_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_2/5 "/>
</bind>
</comp>

<comp id="173" class="1004" name="linebuff_addr_3_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuff_addr_3/6 "/>
</bind>
</comp>

<comp id="180" class="1004" name="weights_addr_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="5" slack="0"/>
<pin id="184" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/13 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/13 "/>
</bind>
</comp>

<comp id="192" class="1005" name="pos_0_i_i_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="7" slack="1"/>
<pin id="194" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos_0_i_i (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="pos_0_i_i_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos_0_i_i/2 "/>
</bind>
</comp>

<comp id="203" class="1005" name="t_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="1"/>
<pin id="205" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="t_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="1" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t/3 "/>
</bind>
</comp>

<comp id="214" class="1005" name="pixels_read_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="10" slack="1"/>
<pin id="216" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="pixels_read (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="pixels_read_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="1" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pixels_read/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="pos1_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="1"/>
<pin id="228" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="pos1 (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="pos1_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="7" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="pos1/4 "/>
</bind>
</comp>

<comp id="238" class="1005" name="indvar_flatten_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="indvar_flatten_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/6 "/>
</bind>
</comp>

<comp id="249" class="1005" name="inner_loop_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="3" slack="1"/>
<pin id="251" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="inner_loop (phireg) "/>
</bind>
</comp>

<comp id="253" class="1004" name="inner_loop_phi_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="0"/>
<pin id="255" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="1" slack="1"/>
<pin id="257" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="inner_loop/6 "/>
</bind>
</comp>

<comp id="260" class="1005" name="output_1_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="1"/>
<pin id="262" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_1 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="output_1_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="32" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_1/6 "/>
</bind>
</comp>

<comp id="272" class="1005" name="outer_loop_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="3" slack="1"/>
<pin id="274" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="outer_loop (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="outer_loop_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="1" slack="1"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="outer_loop/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="12"/>
<pin id="285" dir="0" index="1" bw="32" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="output/18 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_22/14 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sitofp(39) " fcode="sitofp"/>
<opset="tmp_19/8 output_2/25 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_11_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/23 "/>
</bind>
</comp>

<comp id="302" class="1004" name="exitcond7_i_i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="7" slack="0"/>
<pin id="304" dir="0" index="1" bw="7" slack="0"/>
<pin id="305" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7_i_i/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="pos_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="exitcond6_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="0"/>
<pin id="321" dir="0" index="1" bw="10" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="pixels_read_1_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pixels_read_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="pixels_read_cast9_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="pixels_read_cast9/3 "/>
</bind>
</comp>

<comp id="335" class="1004" name="m_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_4_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="32" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="t_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="6" slack="0"/>
<pin id="350" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_t_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="32" slack="0"/>
<pin id="356" dir="0" index="2" bw="32" slack="0"/>
<pin id="357" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_t/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="exitcond5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="7" slack="0"/>
<pin id="363" dir="0" index="1" bw="7" slack="0"/>
<pin id="364" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="pos_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="0" index="1" bw="1" slack="0"/>
<pin id="370" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pos_1/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_8_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="7" slack="0"/>
<pin id="375" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_6_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="1"/>
<pin id="380" dir="0" index="1" bw="7" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp_9_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="8" slack="0"/>
<pin id="387" dir="0" index="2" bw="8" slack="2"/>
<pin id="388" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_s_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="exitcond_flatten_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="0"/>
<pin id="399" dir="0" index="1" bw="5" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/6 "/>
</bind>
</comp>

<comp id="403" class="1004" name="indvar_flatten_next_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/6 "/>
</bind>
</comp>

<comp id="409" class="1004" name="exitcond_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="0" index="1" bw="3" slack="0"/>
<pin id="412" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="outer_loop_mid2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="3" slack="0"/>
<pin id="418" dir="0" index="2" bw="3" slack="0"/>
<pin id="419" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="outer_loop_mid2/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="inner_loop_s_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="0"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inner_loop_s/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="inner_loop_mid2_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="0" index="2" bw="3" slack="0"/>
<pin id="433" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inner_loop_mid2/6 "/>
</bind>
</comp>

<comp id="437" class="1004" name="inner_loop_cast7_cast_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="3" slack="0"/>
<pin id="439" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inner_loop_cast7_cast/6 "/>
</bind>
</comp>

<comp id="441" class="1004" name="p_shl2_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="8" slack="0"/>
<pin id="443" dir="0" index="1" bw="3" slack="0"/>
<pin id="444" dir="0" index="2" bw="1" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_shl2_cast_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/6 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="0" index="1" bw="3" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="461" class="1004" name="p_shl3_cast_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="5" slack="0"/>
<pin id="463" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_12_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="8" slack="0"/>
<pin id="467" dir="0" index="1" bw="5" slack="0"/>
<pin id="468" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="outer_loop_cast4_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outer_loop_cast4_cast/6 "/>
</bind>
</comp>

<comp id="475" class="1004" name="outer_loop_cast5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="3" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="outer_loop_cast5/6 "/>
</bind>
</comp>

<comp id="479" class="1004" name="tmp_16_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="3" slack="0"/>
<pin id="481" dir="0" index="1" bw="9" slack="0"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_16_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="9" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_17_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="9" slack="0"/>
<pin id="491" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp22_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="3" slack="0"/>
<pin id="496" dir="0" index="1" bw="3" slack="0"/>
<pin id="497" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp22/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp22_cast_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="0"/>
<pin id="502" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp22_cast/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_20_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="5" slack="0"/>
<pin id="506" dir="0" index="1" bw="4" slack="0"/>
<pin id="507" dir="1" index="2" bw="5" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="outer_loop_1_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="3" slack="0"/>
<pin id="512" dir="0" index="1" bw="1" slack="0"/>
<pin id="513" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="outer_loop_1/6 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_18_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_21_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="7"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_21/13 "/>
</bind>
</comp>

<comp id="524" class="1004" name="input_assign_to_int_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="1"/>
<pin id="526" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="input_assign_to_int/23 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_7_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="8" slack="0"/>
<pin id="530" dir="0" index="1" bw="32" slack="0"/>
<pin id="531" dir="0" index="2" bw="6" slack="0"/>
<pin id="532" dir="0" index="3" bw="6" slack="0"/>
<pin id="533" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/23 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/23 "/>
</bind>
</comp>

<comp id="542" class="1004" name="notlhs_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="8" slack="0"/>
<pin id="544" dir="0" index="1" bw="8" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/23 "/>
</bind>
</comp>

<comp id="548" class="1004" name="notrhs_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="23" slack="0"/>
<pin id="550" dir="0" index="1" bw="23" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/23 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_10_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="0"/>
<pin id="556" dir="0" index="1" bw="1" slack="0"/>
<pin id="557" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/23 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_13_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="1" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_13/23 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="3"/>
<pin id="568" dir="0" index="1" bw="10" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_24_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="30" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="3"/>
<pin id="575" dir="0" index="2" bw="3" slack="0"/>
<pin id="576" dir="0" index="3" bw="6" slack="0"/>
<pin id="577" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/23 "/>
</bind>
</comp>

<comp id="581" class="1004" name="icmp_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="30" slack="0"/>
<pin id="583" dir="0" index="1" bw="30" slack="0"/>
<pin id="584" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/23 "/>
</bind>
</comp>

<comp id="587" class="1004" name="not_s_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="3"/>
<pin id="589" dir="0" index="1" bw="1" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/23 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp21_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp21/23 "/>
</bind>
</comp>

<comp id="598" class="1004" name="or_cond_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/23 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Val2_s_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="1"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="0" index="2" bw="32" slack="0"/>
<pin id="608" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/24 "/>
</bind>
</comp>

<comp id="610" class="1004" name="loc_V_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="0" index="2" bw="6" slack="0"/>
<pin id="614" dir="0" index="3" bw="6" slack="0"/>
<pin id="615" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V/24 "/>
</bind>
</comp>

<comp id="620" class="1004" name="loc_V_1_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_1/24 "/>
</bind>
</comp>

<comp id="624" class="1004" name="p_Result_s_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="24" slack="0"/>
<pin id="626" dir="0" index="1" bw="1" slack="0"/>
<pin id="627" dir="0" index="2" bw="23" slack="0"/>
<pin id="628" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/24 "/>
</bind>
</comp>

<comp id="632" class="1004" name="tmp_i_cast_i_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="24" slack="0"/>
<pin id="634" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i/24 "/>
</bind>
</comp>

<comp id="636" class="1004" name="tmp_i_i_cast_i_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="8" slack="0"/>
<pin id="638" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i/24 "/>
</bind>
</comp>

<comp id="640" class="1004" name="sh_assign_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="0"/>
<pin id="642" dir="0" index="1" bw="8" slack="0"/>
<pin id="643" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign/24 "/>
</bind>
</comp>

<comp id="646" class="1004" name="isNeg_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="0"/>
<pin id="648" dir="0" index="1" bw="9" slack="0"/>
<pin id="649" dir="0" index="2" bw="5" slack="0"/>
<pin id="650" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/24 "/>
</bind>
</comp>

<comp id="654" class="1004" name="tmp_1_i_i_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="0"/>
<pin id="656" dir="0" index="1" bw="8" slack="0"/>
<pin id="657" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i/24 "/>
</bind>
</comp>

<comp id="660" class="1004" name="tmp_1_i_cast_i_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="0"/>
<pin id="662" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_cast_i/24 "/>
</bind>
</comp>

<comp id="664" class="1004" name="sh_assign_1_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="1" slack="0"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="0" index="2" bw="9" slack="0"/>
<pin id="668" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/24 "/>
</bind>
</comp>

<comp id="672" class="1004" name="sh_assign_1_i_cast_i_cast_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="9" slack="0"/>
<pin id="674" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast_i_cast/24 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_3_i_i_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="24" slack="0"/>
<pin id="678" dir="0" index="1" bw="9" slack="0"/>
<pin id="679" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i/24 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_4_i_cast_i_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="9" slack="0"/>
<pin id="684" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast_i/24 "/>
</bind>
</comp>

<comp id="686" class="1004" name="tmp_5_i_i_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="24" slack="0"/>
<pin id="688" dir="0" index="1" bw="9" slack="0"/>
<pin id="689" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i/24 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_23_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="24" slack="0"/>
<pin id="695" dir="0" index="2" bw="6" slack="0"/>
<pin id="696" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/24 "/>
</bind>
</comp>

<comp id="700" class="1004" name="tmp_14_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="1" slack="0"/>
<pin id="702" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/24 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_15_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="8" slack="0"/>
<pin id="706" dir="0" index="1" bw="31" slack="0"/>
<pin id="707" dir="0" index="2" bw="6" slack="0"/>
<pin id="708" dir="0" index="3" bw="6" slack="0"/>
<pin id="709" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/24 "/>
</bind>
</comp>

<comp id="714" class="1004" name="result_V_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="0"/>
<pin id="716" dir="0" index="1" bw="8" slack="0"/>
<pin id="717" dir="0" index="2" bw="8" slack="0"/>
<pin id="718" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/24 "/>
</bind>
</comp>

<comp id="722" class="1004" name="output1_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="8" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="output1/25 "/>
</bind>
</comp>

<comp id="726" class="1004" name="p_Val2_4_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="0"/>
<pin id="728" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_4/30 "/>
</bind>
</comp>

<comp id="730" class="1004" name="loc_V_2_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="8" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="6" slack="0"/>
<pin id="734" dir="0" index="3" bw="6" slack="0"/>
<pin id="735" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="loc_V_2/30 "/>
</bind>
</comp>

<comp id="740" class="1004" name="loc_V_3_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="loc_V_3/30 "/>
</bind>
</comp>

<comp id="744" class="1004" name="p_Result_4_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="24" slack="0"/>
<pin id="746" dir="0" index="1" bw="1" slack="0"/>
<pin id="747" dir="0" index="2" bw="23" slack="1"/>
<pin id="748" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/31 "/>
</bind>
</comp>

<comp id="751" class="1004" name="tmp_i_cast_i6_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="24" slack="0"/>
<pin id="753" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_i6/31 "/>
</bind>
</comp>

<comp id="755" class="1004" name="tmp_i_i_cast_i7_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="8" slack="1"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_i_cast_i7/31 "/>
</bind>
</comp>

<comp id="758" class="1004" name="sh_assign_2_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="0"/>
<pin id="761" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sh_assign_2/31 "/>
</bind>
</comp>

<comp id="764" class="1004" name="isNeg_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="1" slack="0"/>
<pin id="766" dir="0" index="1" bw="9" slack="0"/>
<pin id="767" dir="0" index="2" bw="5" slack="0"/>
<pin id="768" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg_1/31 "/>
</bind>
</comp>

<comp id="772" class="1004" name="tmp_1_i_i1_fu_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="8" slack="0"/>
<pin id="774" dir="0" index="1" bw="8" slack="1"/>
<pin id="775" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_1_i_i1/31 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_1_i_cast_i1_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="8" slack="0"/>
<pin id="779" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_i_cast_i1/31 "/>
</bind>
</comp>

<comp id="781" class="1004" name="sh_assign_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="9" slack="0"/>
<pin id="784" dir="0" index="2" bw="9" slack="0"/>
<pin id="785" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_3/31 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sh_assign_1_i_cast_i13_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="9" slack="0"/>
<pin id="791" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_assign_1_i_cast_i13_cast/31 "/>
</bind>
</comp>

<comp id="793" class="1004" name="tmp_3_i_i1_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="24" slack="0"/>
<pin id="795" dir="0" index="1" bw="9" slack="0"/>
<pin id="796" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_3_i_i1/31 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_4_i_cast_i1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="9" slack="0"/>
<pin id="801" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_i_cast_i1/31 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_5_i_i1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="24" slack="0"/>
<pin id="805" dir="0" index="1" bw="9" slack="0"/>
<pin id="806" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_5_i_i1/31 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_28_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="24" slack="0"/>
<pin id="812" dir="0" index="2" bw="6" slack="0"/>
<pin id="813" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/31 "/>
</bind>
</comp>

<comp id="817" class="1004" name="tmp_26_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_26/31 "/>
</bind>
</comp>

<comp id="821" class="1004" name="tmp_27_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="8" slack="0"/>
<pin id="823" dir="0" index="1" bw="31" slack="0"/>
<pin id="824" dir="0" index="2" bw="6" slack="0"/>
<pin id="825" dir="0" index="3" bw="6" slack="0"/>
<pin id="826" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_27/31 "/>
</bind>
</comp>

<comp id="831" class="1004" name="result_V_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="8" slack="0"/>
<pin id="834" dir="0" index="2" bw="8" slack="0"/>
<pin id="835" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V_1/31 "/>
</bind>
</comp>

<comp id="842" class="1005" name="pos_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="7" slack="0"/>
<pin id="844" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="pos "/>
</bind>
</comp>

<comp id="847" class="1005" name="exitcond6_reg_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="1" slack="1"/>
<pin id="849" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="851" class="1005" name="pixels_read_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="10" slack="0"/>
<pin id="853" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="pixels_read_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="read_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="8" slack="2"/>
<pin id="858" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="read "/>
</bind>
</comp>

<comp id="861" class="1005" name="m_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="3"/>
<pin id="863" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="866" class="1005" name="tmp_4_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="1" slack="3"/>
<pin id="868" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="871" class="1005" name="p_t_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_t "/>
</bind>
</comp>

<comp id="876" class="1005" name="exitcond5_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="1" slack="1"/>
<pin id="878" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond5 "/>
</bind>
</comp>

<comp id="880" class="1005" name="pos_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="7" slack="0"/>
<pin id="882" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="pos_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="linebuff_addr_1_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="1"/>
<pin id="887" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_addr_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="exitcond_flatten_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="1" slack="1"/>
<pin id="892" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="894" class="1005" name="indvar_flatten_next_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="5" slack="0"/>
<pin id="896" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="899" class="1005" name="inner_loop_mid2_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="3" slack="0"/>
<pin id="901" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="inner_loop_mid2 "/>
</bind>
</comp>

<comp id="904" class="1005" name="linebuff_addr_3_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="1"/>
<pin id="906" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_addr_3 "/>
</bind>
</comp>

<comp id="909" class="1005" name="tmp_20_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="5" slack="7"/>
<pin id="911" dir="1" index="1" bw="5" slack="7"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="914" class="1005" name="outer_loop_1_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="3" slack="0"/>
<pin id="916" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="outer_loop_1 "/>
</bind>
</comp>

<comp id="919" class="1005" name="linebuff_load_1_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="8" slack="1"/>
<pin id="921" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="linebuff_load_1 "/>
</bind>
</comp>

<comp id="924" class="1005" name="tmp_18_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_18 "/>
</bind>
</comp>

<comp id="929" class="1005" name="tmp_19_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="934" class="1005" name="weights_addr_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="1"/>
<pin id="936" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="939" class="1005" name="weights_load_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="1"/>
<pin id="941" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="944" class="1005" name="tmp_22_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="949" class="1005" name="output_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output "/>
</bind>
</comp>

<comp id="954" class="1005" name="input_assign_to_int_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_assign_to_int "/>
</bind>
</comp>

<comp id="959" class="1005" name="tmp_13_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="1" slack="1"/>
<pin id="961" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="964" class="1005" name="or_cond_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="7"/>
<pin id="966" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="968" class="1005" name="result_V_reg_968">
<pin_list>
<pin id="969" dir="0" index="0" bw="8" slack="1"/>
<pin id="970" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="973" class="1005" name="output1_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="32" slack="1"/>
<pin id="975" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output1 "/>
</bind>
</comp>

<comp id="978" class="1005" name="loc_V_2_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="8" slack="1"/>
<pin id="980" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_2 "/>
</bind>
</comp>

<comp id="984" class="1005" name="loc_V_3_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="23" slack="1"/>
<pin id="986" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="loc_V_3 "/>
</bind>
</comp>

<comp id="989" class="1005" name="result_V_1_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="8" slack="1"/>
<pin id="991" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="result_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="58" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="128" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="4" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="158"><net_src comp="147" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="165"><net_src comp="159" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="171"><net_src comp="42" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="172"><net_src comp="166" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="179"><net_src comp="173" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="185"><net_src comp="0" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="22" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="192" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="10" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="217"><net_src comp="48" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="225"><net_src comp="218" pin="4"/><net_sink comp="214" pin=0"/></net>

<net id="229"><net_src comp="22" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="249" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="263"><net_src comp="74" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="72" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="260" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="187" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="260" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="74" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="306"><net_src comp="196" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="196" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="196" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="323"><net_src comp="218" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="50" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="218" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="218" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="207" pin="4"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="60" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="207" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="358"><net_src comp="341" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="347" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="207" pin="4"/><net_sink comp="353" pin=2"/></net>

<net id="365"><net_src comp="230" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="230" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="26" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="382"><net_src comp="226" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="389"><net_src comp="378" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="153" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="384" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="395"><net_src comp="226" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="401"><net_src comp="242" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="76" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="242" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="78" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="413"><net_src comp="276" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="414"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="420"><net_src comp="409" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="276" pin="4"/><net_sink comp="415" pin=2"/></net>

<net id="427"><net_src comp="253" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="82" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="409" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="253" pin="4"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="429" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="446"><net_src comp="84" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="429" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="452"><net_src comp="441" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="458"><net_src comp="86" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="429" pin="3"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="88" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="464"><net_src comp="453" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="449" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="461" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="474"><net_src comp="415" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="415" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="465" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="498"><net_src comp="471" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="437" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="494" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="508"><net_src comp="453" pin="3"/><net_sink comp="504" pin=0"/></net>

<net id="509"><net_src comp="500" pin="1"/><net_sink comp="504" pin=1"/></net>

<net id="514"><net_src comp="415" pin="3"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="82" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="519"><net_src comp="516" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="523"><net_src comp="520" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="527"><net_src comp="260" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="534"><net_src comp="94" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="524" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="96" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="98" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="541"><net_src comp="524" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="528" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="100" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="538" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="102" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="558"><net_src comp="548" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="542" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="564"><net_src comp="554" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="296" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="570"><net_src comp="214" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="104" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="578"><net_src comp="106" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="579"><net_src comp="66" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="580"><net_src comp="108" pin="0"/><net_sink comp="572" pin=3"/></net>

<net id="585"><net_src comp="572" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="110" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="591"><net_src comp="112" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="566" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="587" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="581" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="609"><net_src comp="10" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="616"><net_src comp="94" pin="0"/><net_sink comp="610" pin=0"/></net>

<net id="617"><net_src comp="604" pin="3"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="96" pin="0"/><net_sink comp="610" pin=2"/></net>

<net id="619"><net_src comp="98" pin="0"/><net_sink comp="610" pin=3"/></net>

<net id="623"><net_src comp="604" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="114" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="630"><net_src comp="112" pin="0"/><net_sink comp="624" pin=1"/></net>

<net id="631"><net_src comp="620" pin="1"/><net_sink comp="624" pin=2"/></net>

<net id="635"><net_src comp="624" pin="3"/><net_sink comp="632" pin=0"/></net>

<net id="639"><net_src comp="610" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="116" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="118" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="640" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="120" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="658"><net_src comp="122" pin="0"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="610" pin="4"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="654" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="646" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="670"><net_src comp="660" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="671"><net_src comp="640" pin="2"/><net_sink comp="664" pin=2"/></net>

<net id="675"><net_src comp="664" pin="3"/><net_sink comp="672" pin=0"/></net>

<net id="680"><net_src comp="624" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="672" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="664" pin="3"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="632" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="697"><net_src comp="124" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="698"><net_src comp="676" pin="2"/><net_sink comp="692" pin=1"/></net>

<net id="699"><net_src comp="96" pin="0"/><net_sink comp="692" pin=2"/></net>

<net id="703"><net_src comp="692" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="710"><net_src comp="126" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="686" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="712"><net_src comp="96" pin="0"/><net_sink comp="704" pin=2"/></net>

<net id="713"><net_src comp="98" pin="0"/><net_sink comp="704" pin=3"/></net>

<net id="719"><net_src comp="646" pin="3"/><net_sink comp="714" pin=0"/></net>

<net id="720"><net_src comp="700" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="721"><net_src comp="704" pin="4"/><net_sink comp="714" pin=2"/></net>

<net id="725"><net_src comp="722" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="729"><net_src comp="293" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="736"><net_src comp="94" pin="0"/><net_sink comp="730" pin=0"/></net>

<net id="737"><net_src comp="726" pin="1"/><net_sink comp="730" pin=1"/></net>

<net id="738"><net_src comp="96" pin="0"/><net_sink comp="730" pin=2"/></net>

<net id="739"><net_src comp="98" pin="0"/><net_sink comp="730" pin=3"/></net>

<net id="743"><net_src comp="726" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="749"><net_src comp="114" pin="0"/><net_sink comp="744" pin=0"/></net>

<net id="750"><net_src comp="112" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="754"><net_src comp="744" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="762"><net_src comp="116" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="769"><net_src comp="118" pin="0"/><net_sink comp="764" pin=0"/></net>

<net id="770"><net_src comp="758" pin="2"/><net_sink comp="764" pin=1"/></net>

<net id="771"><net_src comp="120" pin="0"/><net_sink comp="764" pin=2"/></net>

<net id="776"><net_src comp="122" pin="0"/><net_sink comp="772" pin=0"/></net>

<net id="780"><net_src comp="772" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="764" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="758" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="792"><net_src comp="781" pin="3"/><net_sink comp="789" pin=0"/></net>

<net id="797"><net_src comp="744" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="798"><net_src comp="789" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="802"><net_src comp="781" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="807"><net_src comp="751" pin="1"/><net_sink comp="803" pin=0"/></net>

<net id="808"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="814"><net_src comp="124" pin="0"/><net_sink comp="809" pin=0"/></net>

<net id="815"><net_src comp="793" pin="2"/><net_sink comp="809" pin=1"/></net>

<net id="816"><net_src comp="96" pin="0"/><net_sink comp="809" pin=2"/></net>

<net id="820"><net_src comp="809" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="827"><net_src comp="126" pin="0"/><net_sink comp="821" pin=0"/></net>

<net id="828"><net_src comp="803" pin="2"/><net_sink comp="821" pin=1"/></net>

<net id="829"><net_src comp="96" pin="0"/><net_sink comp="821" pin=2"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="821" pin=3"/></net>

<net id="836"><net_src comp="764" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="817" pin="1"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="821" pin="4"/><net_sink comp="831" pin=2"/></net>

<net id="845"><net_src comp="308" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="846"><net_src comp="842" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="850"><net_src comp="319" pin="2"/><net_sink comp="847" pin=0"/></net>

<net id="854"><net_src comp="325" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="859"><net_src comp="134" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="864"><net_src comp="335" pin="2"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="869"><net_src comp="341" pin="2"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="874"><net_src comp="353" pin="3"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="879"><net_src comp="361" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="883"><net_src comp="367" pin="2"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="888"><net_src comp="159" pin="3"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="893"><net_src comp="397" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="403" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="902"><net_src comp="429" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="907"><net_src comp="173" pin="3"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="912"><net_src comp="504" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="917"><net_src comp="510" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="922"><net_src comp="153" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="927"><net_src comp="516" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="932"><net_src comp="293" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="937"><net_src comp="180" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="942"><net_src comp="187" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="947"><net_src comp="288" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="952"><net_src comp="283" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="957"><net_src comp="524" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="962"><net_src comp="560" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="604" pin=0"/></net>

<net id="967"><net_src comp="598" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="971"><net_src comp="714" pin="3"/><net_sink comp="968" pin=0"/></net>

<net id="972"><net_src comp="968" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="976"><net_src comp="722" pin="1"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="981"><net_src comp="730" pin="4"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="772" pin=1"/></net>

<net id="987"><net_src comp="740" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="744" pin=2"/></net>

<net id="992"><net_src comp="831" pin="3"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="140" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weights | {}
	Port: image_V | {}
	Port: conv_output_V | {32 }
  - Chain level:
	State 1
	State 2
		exitcond7_i_i : 1
		pos : 1
		stg_41 : 2
		tmp_i : 1
		linebuff_addr : 2
		stg_48 : 3
		empty_12 : 1
	State 3
		exitcond6 : 1
		pixels_read_1 : 1
		stg_55 : 2
		pixels_read_cast9 : 1
		m : 2
		tmp_4 : 3
		t_1 : 1
		p_t : 4
	State 4
		exitcond5 : 1
		pos_1 : 1
		stg_70 : 2
		tmp_8 : 2
		linebuff_addr_1 : 3
		linebuff_load : 4
	State 5
		tmp_9 : 1
		linebuff_addr_2 : 1
		stg_83 : 2
		empty_18 : 1
	State 6
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_92 : 2
		exitcond : 1
		outer_loop_mid2 : 2
		inner_loop_s : 1
		inner_loop_mid2 : 2
		inner_loop_cast7_cast : 3
		p_shl2 : 3
		p_shl2_cast : 4
		p_shl3 : 3
		p_shl3_cast : 4
		tmp_12 : 5
		outer_loop_cast4_cast : 3
		outer_loop_cast5 : 3
		tmp_16 : 6
		tmp_16_cast : 7
		tmp_17 : 8
		linebuff_addr_3 : 9
		linebuff_load_1 : 10
		tmp22 : 4
		tmp22_cast : 5
		tmp_20 : 6
		outer_loop_1 : 3
	State 7
	State 8
		tmp_19 : 1
	State 9
	State 10
	State 11
	State 12
	State 13
		weights_addr : 1
		weights_load : 2
	State 14
		tmp_22 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		empty_15 : 1
	State 23
		tmp_7 : 1
		tmp_1 : 1
		notlhs : 2
		notrhs : 2
		tmp_10 : 3
		tmp_13 : 3
		icmp : 1
	State 24
		loc_V : 1
		loc_V_1 : 1
		p_Result_s : 2
		tmp_i_cast_i : 3
		tmp_i_i_cast_i : 2
		sh_assign : 3
		isNeg : 4
		tmp_1_i_i : 2
		tmp_1_i_cast_i : 3
		sh_assign_1 : 5
		sh_assign_1_i_cast_i_cast : 6
		tmp_3_i_i : 7
		tmp_4_i_cast_i : 6
		tmp_5_i_i : 7
		tmp_23 : 8
		tmp_14 : 9
		tmp_15 : 8
		result_V : 10
	State 25
		output_2 : 1
	State 26
	State 27
	State 28
	State 29
	State 30
		p_Val2_4 : 1
		loc_V_2 : 2
		loc_V_3 : 2
	State 31
		tmp_i_cast_i6 : 1
		sh_assign_2 : 1
		isNeg_1 : 2
		tmp_1_i_cast_i1 : 1
		sh_assign_3 : 3
		sh_assign_1_i_cast_i13_cast : 4
		tmp_3_i_i1 : 5
		tmp_4_i_cast_i1 : 4
		tmp_5_i_i1 : 5
		tmp_28 : 6
		tmp_26 : 7
		tmp_27 : 6
		result_V_1 : 8
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|
| Operation|           Functional Unit          |  DSP48E |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|
|  sitofp  |             grp_fu_293             |    0    |   340   |   554   |
|----------|------------------------------------|---------|---------|---------|
|   fadd   |             grp_fu_283             |    2    |   205   |   390   |
|----------|------------------------------------|---------|---------|---------|
|   fmul   |             grp_fu_288             |    3    |   143   |   321   |
|----------|------------------------------------|---------|---------|---------|
|   fcmp   |            tmp_11_fu_296           |    0    |    66   |   239   |
|----------|------------------------------------|---------|---------|---------|
|   lshr   |          tmp_3_i_i_fu_676          |    0    |    0    |    63   |
|          |          tmp_3_i_i1_fu_793         |    0    |    0    |    63   |
|----------|------------------------------------|---------|---------|---------|
|    shl   |          tmp_5_i_i_fu_686          |    0    |    0    |    63   |
|          |          tmp_5_i_i1_fu_803         |    0    |    0    |    63   |
|----------|------------------------------------|---------|---------|---------|
|          |             p_t_fu_353             |    0    |    0    |    32   |
|          |            tmp_9_fu_384            |    0    |    0    |    8    |
|          |       outer_loop_mid2_fu_415       |    0    |    0    |    3    |
|          |       inner_loop_mid2_fu_429       |    0    |    0    |    3    |
|  select  |           p_Val2_s_fu_604          |    0    |    0    |    32   |
|          |         sh_assign_1_fu_664         |    0    |    0    |    9    |
|          |           result_V_fu_714          |    0    |    0    |    8    |
|          |         sh_assign_3_fu_781         |    0    |    0    |    9    |
|          |          result_V_1_fu_831         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |             pos_fu_308             |    0    |    0    |    7    |
|          |        pixels_read_1_fu_325        |    0    |    0    |    10   |
|          |             t_1_fu_347             |    0    |    0    |    32   |
|          |            pos_1_fu_367            |    0    |    0    |    7    |
|          |     indvar_flatten_next_fu_403     |    0    |    0    |    5    |
|    add   |         inner_loop_s_fu_423        |    0    |    0    |    3    |
|          |            tmp_16_fu_479           |    0    |    0    |   4.5   |
|          |            tmp22_fu_494            |    0    |    0    |    3    |
|          |            tmp_20_fu_504           |    0    |    0    |    5    |
|          |         outer_loop_1_fu_510        |    0    |    0    |    3    |
|          |          sh_assign_fu_640          |    0    |    0    |    8    |
|          |         sh_assign_2_fu_758         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |        exitcond7_i_i_fu_302        |    0    |    0    |    3    |
|          |          exitcond6_fu_319          |    0    |    0    |    4    |
|          |            tmp_4_fu_341            |    0    |    0    |    11   |
|          |          exitcond5_fu_361          |    0    |    0    |    3    |
|          |            tmp_6_fu_378            |    0    |    0    |    3    |
|   icmp   |       exitcond_flatten_fu_397      |    0    |    0    |    2    |
|          |           exitcond_fu_409          |    0    |    0    |    2    |
|          |            notlhs_fu_542           |    0    |    0    |    3    |
|          |            notrhs_fu_548           |    0    |    0    |    8    |
|          |            tmp_5_fu_566            |    0    |    0    |    4    |
|          |             icmp_fu_581            |    0    |    0    |    10   |
|----------|------------------------------------|---------|---------|---------|
|          |              m_fu_335              |    0    |    0    |    32   |
|    sub   |            tmp_12_fu_465           |    0    |    0    |   4.5   |
|          |          tmp_1_i_i_fu_654          |    0    |    0    |    8    |
|          |          tmp_1_i_i1_fu_772         |    0    |    0    |    8    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_13_fu_560           |    0    |    0    |    1    |
|    and   |            tmp21_fu_592            |    0    |    0    |    1    |
|          |           or_cond_fu_598           |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|    or    |            tmp_10_fu_554           |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|    xor   |            not_s_fu_587            |    0    |    0    |    1    |
|----------|------------------------------------|---------|---------|---------|
|   read   |          read_read_fu_134          |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   write  |        stg_200_write_fu_140        |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_i_fu_314            |    0    |    0    |    0    |
|          |      pixels_read_cast9_fu_331      |    0    |    0    |    0    |
|          |            tmp_8_fu_373            |    0    |    0    |    0    |
|          |            tmp_s_fu_392            |    0    |    0    |    0    |
|          |    inner_loop_cast7_cast_fu_437    |    0    |    0    |    0    |
|          |         p_shl2_cast_fu_449         |    0    |    0    |    0    |
|          |         p_shl3_cast_fu_461         |    0    |    0    |    0    |
|          |    outer_loop_cast4_cast_fu_471    |    0    |    0    |    0    |
|          |       outer_loop_cast5_fu_475      |    0    |    0    |    0    |
|          |            tmp_17_fu_489           |    0    |    0    |    0    |
|   zext   |          tmp22_cast_fu_500         |    0    |    0    |    0    |
|          |            tmp_18_fu_516           |    0    |    0    |    0    |
|          |            tmp_21_fu_520           |    0    |    0    |    0    |
|          |         tmp_i_cast_i_fu_632        |    0    |    0    |    0    |
|          |        tmp_i_i_cast_i_fu_636       |    0    |    0    |    0    |
|          |        tmp_4_i_cast_i_fu_682       |    0    |    0    |    0    |
|          |            tmp_14_fu_700           |    0    |    0    |    0    |
|          |           output1_fu_722           |    0    |    0    |    0    |
|          |        tmp_i_cast_i6_fu_751        |    0    |    0    |    0    |
|          |       tmp_i_i_cast_i7_fu_755       |    0    |    0    |    0    |
|          |       tmp_4_i_cast_i1_fu_799       |    0    |    0    |    0    |
|          |            tmp_26_fu_817           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            p_shl2_fu_441           |    0    |    0    |    0    |
|bitconcatenate|            p_shl3_fu_453           |    0    |    0    |    0    |
|          |          p_Result_s_fu_624         |    0    |    0    |    0    |
|          |          p_Result_4_fu_744         |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |         tmp_16_cast_fu_485         |    0    |    0    |    0    |
|          |        tmp_1_i_cast_i_fu_660       |    0    |    0    |    0    |
|   sext   |  sh_assign_1_i_cast_i_cast_fu_672  |    0    |    0    |    0    |
|          |       tmp_1_i_cast_i1_fu_777       |    0    |    0    |    0    |
|          | sh_assign_1_i_cast_i13_cast_fu_789 |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_7_fu_528            |    0    |    0    |    0    |
|          |            tmp_24_fu_572           |    0    |    0    |    0    |
|partselect|            loc_V_fu_610            |    0    |    0    |    0    |
|          |            tmp_15_fu_704           |    0    |    0    |    0    |
|          |           loc_V_2_fu_730           |    0    |    0    |    0    |
|          |            tmp_27_fu_821           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            tmp_1_fu_538            |    0    |    0    |    0    |
|   trunc  |           loc_V_1_fu_620           |    0    |    0    |    0    |
|          |           loc_V_3_fu_740           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|          |            isNeg_fu_646            |    0    |    0    |    0    |
| bitselect|            tmp_23_fu_692           |    0    |    0    |    0    |
|          |           isNeg_1_fu_764           |    0    |    0    |    0    |
|          |            tmp_28_fu_809           |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|
|   Total  |                                    |    5    |   754   |   2074  |
|----------|------------------------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|linebuff|    0   |   16   |   15   |
+--------+--------+--------+--------+
|  Total |    0   |   16   |   15   |
+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     exitcond5_reg_876     |    1   |
|     exitcond6_reg_847     |    1   |
|  exitcond_flatten_reg_890 |    1   |
|indvar_flatten_next_reg_894|    5   |
|   indvar_flatten_reg_238  |    5   |
|  inner_loop_mid2_reg_899  |    3   |
|     inner_loop_reg_249    |    3   |
|input_assign_to_int_reg_954|   32   |
|  linebuff_addr_1_reg_885  |    7   |
|  linebuff_addr_3_reg_904  |    7   |
|  linebuff_load_1_reg_919  |    8   |
|      loc_V_2_reg_978      |    8   |
|      loc_V_3_reg_984      |   23   |
|         m_reg_861         |   32   |
|      or_cond_reg_964      |    1   |
|    outer_loop_1_reg_914   |    3   |
|     outer_loop_reg_272    |    3   |
|      output1_reg_973      |   32   |
|      output_1_reg_260     |   32   |
|       output_reg_949      |   32   |
|        p_t_reg_871        |   32   |
|   pixels_read_1_reg_851   |   10   |
|    pixels_read_reg_214    |   10   |
|        pos1_reg_226       |    7   |
|     pos_0_i_i_reg_192     |    7   |
|       pos_1_reg_880       |    7   |
|        pos_reg_842        |    7   |
|        read_reg_856       |    8   |
|     result_V_1_reg_989    |    8   |
|      result_V_reg_968     |    8   |
|         t_reg_203         |   32   |
|       tmp_13_reg_959      |    1   |
|       tmp_18_reg_924      |   32   |
|       tmp_19_reg_929      |   32   |
|       tmp_20_reg_909      |    5   |
|       tmp_22_reg_944      |   32   |
|       tmp_4_reg_866       |    1   |
|    weights_addr_reg_934   |    5   |
|    weights_load_reg_939   |   32   |
+---------------------------+--------+
|           Total           |   515  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_153  |  p0  |   6  |   7  |   42   ||    7    |
|  grp_access_fu_153  |  p1  |   2  |   8  |   16   ||    8    |
|  grp_access_fu_187  |  p0  |   2  |   5  |   10   ||    5    |
| pixels_read_reg_214 |  p0  |   2  |  10  |   20   ||    10   |
|     pos1_reg_226    |  p0  |   2  |   7  |   14   ||    7    |
|   output_1_reg_260  |  p0  |   2  |  32  |   64   ||    32   |
|      grp_fu_288     |  p1  |   2  |  32  |   64   ||    32   |
|      grp_fu_293     |  p0  |   4  |   8  |   32   ||    8    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   262  ||  12.936 ||   109   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   754  |  2074  |
|   Memory  |    0   |    -   |    -   |   16   |   15   |
|Multiplexer|    -   |    -   |   12   |    -   |   109  |
|  Register |    -   |    -   |    -   |   515  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   12   |  1285  |  2198  |
+-----------+--------+--------+--------+--------+--------+
