Timing Analyzer report for USB-to-I2S-Converter
Sat Aug 29 00:24:06 2020
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 31. Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Output Ports
 46. Unconstrained Output Ports
 47. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; USB-to-I2S-Converter                                ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL025YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.8%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; SDC File List                                                                                     ;
+---------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                 ; Status ; Read at                  ;
+---------------------------------------------------------------+--------+--------------------------+
; nios_custom/synthesis/submodules/altera_reset_controller.sdc  ; OK     ; Sat Aug 29 00:24:05 2020 ;
; nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc ; OK     ; Sat Aug 29 00:24:05 2020 ;
+---------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+
; fpga_clk                                         ; Base      ; 83.333    ; 12.0 MHz  ; 0.000 ; 41.666    ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                    ; { fpga_clk }                                         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20833.250 ; 0.05 MHz  ; 0.000 ; 10416.625 ; 50.00      ; 250       ; 1           ;       ;        ;           ;            ; false    ; fpga_clk ; pll1|altpll_component|auto_generated|pll1|inclk[0] ; { pll1|altpll_component|auto_generated|pll1|clk[1] } ;
+--------------------------------------------------+-----------+-----------+-----------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 279.72 MHz ; 279.72 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20829.675 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.455 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.518    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.270 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                              ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20829.675 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.497      ;
; 20829.900 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.272      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.929 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.243      ;
; 20829.936 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.236      ;
; 20830.086 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.086      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.107 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.065      ;
; 20830.161 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 3.011      ;
; 20830.228 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.944      ;
; 20830.235 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.937      ;
; 20830.237 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.935      ;
; 20830.276 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.896      ;
; 20830.276 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.896      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.280 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.892      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.314 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.858      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.325 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.847      ;
; 20830.342 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.830      ;
; 20830.347 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.825      ;
; 20830.353 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.819      ;
; 20830.379 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.793      ;
; 20830.388 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.784      ;
; 20830.415 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.757      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.450 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.722      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.459 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.713      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.463 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.709      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.469 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.703      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.479 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.693      ;
; 20830.489 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.683      ;
; 20830.489 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.683      ;
; 20830.489 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.079     ; 2.683      ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                           ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.455 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|sample_right_r[0]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|sample_left_r[0]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.758      ;
; 0.492 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.783      ;
; 0.502 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.796      ;
; 0.510 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.801      ;
; 0.511 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.802      ;
; 0.513 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.804      ;
; 0.513 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.804      ;
; 0.528 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.819      ;
; 0.536 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.827      ;
; 0.633 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.924      ;
; 0.687 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.979      ;
; 0.700 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.992      ;
; 0.701 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.994      ;
; 0.703 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.994      ;
; 0.704 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.995      ;
; 0.708 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.999      ;
; 0.709 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.000      ;
; 0.713 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.004      ;
; 0.727 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.018      ;
; 0.730 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.020      ;
; 0.737 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.027      ;
; 0.742 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.033      ;
; 0.746 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.037      ;
; 0.747 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.749 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.042      ;
; 0.766 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.766 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.058      ;
; 0.769 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.060      ;
; 0.770 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.061      ;
; 0.790 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.081      ;
; 0.891 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.182      ;
; 0.950 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.241      ;
; 0.980 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.271      ;
; 1.002 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.293      ;
; 1.092 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.383      ;
; 1.101 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.392      ;
; 1.102 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.393      ;
; 1.102 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.393      ;
; 1.103 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.394      ;
; 1.103 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.394      ;
; 1.109 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.400      ;
; 1.110 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.401      ;
; 1.110 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.401      ;
; 1.111 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.402      ;
; 1.112 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.403      ;
; 1.112 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.403      ;
; 1.112 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.403      ;
; 1.119 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.410      ;
; 1.120 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.411      ;
; 1.121 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.412      ;
; 1.121 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.412      ;
; 1.121 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.412      ;
; 1.129 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.420      ;
; 1.138 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.429      ;
; 1.169 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.460      ;
; 1.210 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 1.501      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 294.55 MHz ; 294.55 MHz      ; pll1|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20829.855 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.516    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.277 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                               ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20829.855 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 3.325      ;
; 20830.076 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 3.104      ;
; 20830.149 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 3.031      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.199 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.981      ;
; 20830.249 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.931      ;
; 20830.370 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.810      ;
; 20830.387 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.793      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.391 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.789      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.743      ;
; 20830.437 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.743      ;
; 20830.526 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.655      ;
; 20830.526 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.655      ;
; 20830.543 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.637      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.546 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.634      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.566 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.615      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.575 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.606      ;
; 20830.589 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.592      ;
; 20830.589 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.592      ;
; 20830.613 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.567      ;
; 20830.618 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.563      ;
; 20830.619 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.562      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.650 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.531      ;
; 20830.681 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.499      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.693 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.488      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.701 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.480      ;
; 20830.702 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.071     ; 2.479      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.711 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.469      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.716 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.464      ;
; 20830.719 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.461      ;
; 20830.719 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.072     ; 2.461      ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.402 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; shift_register:I2S_shift_register1|sample_right_r[0]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; shift_register:I2S_shift_register1|sample_left_r[0]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.684      ;
; 0.455 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.722      ;
; 0.470 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.740      ;
; 0.473 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.739      ;
; 0.474 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.740      ;
; 0.475 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.741      ;
; 0.492 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.760      ;
; 0.586 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.852      ;
; 0.609 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.630 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.896      ;
; 0.646 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.913      ;
; 0.646 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.914      ;
; 0.648 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.648 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.914      ;
; 0.650 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.650 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.916      ;
; 0.654 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.654 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.920      ;
; 0.655 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.922      ;
; 0.656 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.922      ;
; 0.690 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.965      ;
; 0.700 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.700 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.967      ;
; 0.700 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.966      ;
; 0.710 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.977      ;
; 0.714 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.983      ;
; 0.718 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.984      ;
; 0.723 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.989      ;
; 0.737 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.003      ;
; 0.812 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.078      ;
; 0.876 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.142      ;
; 0.914 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.180      ;
; 0.932 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.198      ;
; 1.014 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.014 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.281      ;
; 1.016 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.019 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.286      ;
; 1.021 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.287      ;
; 1.021 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.287      ;
; 1.023 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.289      ;
; 1.029 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.296      ;
; 1.031 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.301      ;
; 1.047 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.314      ;
; 1.061 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.327      ;
; 1.096 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.363      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20831.718 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; fpga_clk                                         ; 41.081    ; 0.000         ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; 10416.386 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                               ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 20831.718 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.482      ;
; 20831.803 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.397      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.823 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.377      ;
; 20831.850 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.350      ;
; 20831.881 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.319      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.908 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.292      ;
; 20831.916 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.284      ;
; 20831.919 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.281      ;
; 20831.935 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.265      ;
; 20831.955 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.245      ;
; 20831.958 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.242      ;
; 20831.961 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.239      ;
; 20831.976 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.224      ;
; 20831.981 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.219      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.986 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.214      ;
; 20831.989 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.211      ;
; 20832.001 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.199      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.013 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.187      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.018 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.182      ;
; 20832.043 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.157      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.052 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.148      ;
; 20832.053 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.147      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.060 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.140      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.068 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.132      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.071 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.129      ;
; 20832.073 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.127      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
; 20832.077 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 20833.250    ; -0.037     ; 1.123      ;
+-----------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; shift_register:I2S_shift_register1|data_out             ; shift_register:I2S_shift_register1|data_out             ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; shift_register:I2S_shift_register1|sample_right_r[0]    ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; shift_register:I2S_shift_register1|sample_left_r[0]     ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; shift_register:I2S_shift_register1|current_out          ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; sample_generator:sample_generator1|out[12]              ; sample_generator:sample_generator1|out[13]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[7]               ; sample_generator:sample_generator1|out[8]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[10]              ; sample_generator:sample_generator1|out[11]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[16]              ; sample_generator:sample_generator1|out[17]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sample_generator:sample_generator1|out[17]              ; sample_generator:sample_generator1|out[18]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sample_generator:sample_generator1|out[24]              ; sample_generator:sample_generator1|out[25]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sample_generator:sample_generator1|out[21]              ; sample_generator:sample_generator1|out[22]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sample_generator:sample_generator1|out[27]              ; sample_generator:sample_generator1|out[28]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sample_generator:sample_generator1|out[28]              ; sample_generator:sample_generator1|out[29]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sample_generator:sample_generator1|out[9]               ; sample_generator:sample_generator1|out[10]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sample_generator:sample_generator1|out[14]              ; sample_generator:sample_generator1|out[15]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sample_generator:sample_generator1|out[23]              ; sample_generator:sample_generator1|out[24]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sample_generator:sample_generator1|out[25]              ; sample_generator:sample_generator1|out[26]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sample_generator:sample_generator1|out[3]               ; sample_generator:sample_generator1|out[4]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sample_generator:sample_generator1|out[11]              ; sample_generator:sample_generator1|out[12]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sample_generator:sample_generator1|out[30]              ; sample_generator:sample_generator1|out[31]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sample_generator:sample_generator1|out[2]               ; sample_generator:sample_generator1|out[3]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
; 0.203 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; sample_generator:sample_generator1|out[0]               ; sample_generator:sample_generator1|out[1]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.325      ;
; 0.208 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[1]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.331      ;
; 0.217 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.254 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.START_s        ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.261 ; sample_generator:sample_generator1|out[4]               ; sample_generator:sample_generator1|out[5]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.382      ;
; 0.266 ; sample_generator:sample_generator1|out[20]              ; sample_generator:sample_generator1|out[21]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sample_generator:sample_generator1|out[15]              ; sample_generator:sample_generator1|out[16]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sample_generator:sample_generator1|out[29]              ; sample_generator:sample_generator1|out[30]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sample_generator:sample_generator1|out[5]               ; sample_generator:sample_generator1|out[6]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sample_generator:sample_generator1|out[6]               ; sample_generator:sample_generator1|out[7]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.389      ;
; 0.269 ; sample_generator:sample_generator1|out[26]              ; sample_generator:sample_generator1|out[27]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; sample_generator:sample_generator1|out[13]              ; sample_generator:sample_generator1|out[14]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sample_generator:sample_generator1|out[18]              ; sample_generator:sample_generator1|out[19]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sample_generator:sample_generator1|out[19]              ; sample_generator:sample_generator1|out[20]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[2]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sample_generator:sample_generator1|out[8]               ; sample_generator:sample_generator1|out[9]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; shift_register:I2S_shift_register1|state.IDLE_s         ; shift_register:I2S_shift_register1|state.RUNNING_s      ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.276 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sample_generator:sample_generator1|out[22]              ; sample_generator:sample_generator1|out[23]              ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.295 ; sample_generator:sample_generator1|out[31]              ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; shift_register:I2S_shift_register1|bit_counter_right[7] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_left_r[0]     ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sample_generator:sample_generator1|out[1]               ; sample_generator:sample_generator1|out[0]               ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sample_processor:sample_processor1|sample_blocks[0][0]  ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.421      ;
; 0.305 ; sample_processor:sample_processor1|current_block_n[3]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; sample_processor:sample_processor1|current_block_n[0]   ; sample_processor:sample_processor1|current_block_n[2]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.432      ;
; 0.313 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[0]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.434      ;
; 0.369 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.490      ;
; 0.375 ; sample_processor:sample_processor1|current_block_n[1]   ; sample_processor:sample_processor1|sample_blocks[0][0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.496      ;
; 0.379 ; sample_processor:sample_processor1|current_block_n[2]   ; sample_processor:sample_processor1|current_block_n[3]   ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.500      ;
; 0.389 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|sample_right_r[0]    ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.510      ;
; 0.428 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|current_out          ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.549      ;
; 0.447 ; shift_register:I2S_shift_register1|bit_counter_right[5] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; shift_register:I2S_shift_register1|bit_counter_right[1] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; shift_register:I2S_shift_register1|bit_counter_right[3] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.569      ;
; 0.451 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_right[0] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.572      ;
; 0.456 ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; shift_register:I2S_shift_register1|bit_counter_left[7]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[1]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[5] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; shift_register:I2S_shift_register1|bit_counter_right[6] ; shift_register:I2S_shift_register1|bit_counter_right[7] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[3]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[3] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.578      ;
; 0.459 ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.580      ;
; 0.460 ; shift_register:I2S_shift_register1|bit_counter_left[2]  ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; shift_register:I2S_shift_register1|bit_counter_right[4] ; shift_register:I2S_shift_register1|bit_counter_right[6] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; shift_register:I2S_shift_register1|bit_counter_right[0] ; shift_register:I2S_shift_register1|bit_counter_right[2] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; shift_register:I2S_shift_register1|bit_counter_right[2] ; shift_register:I2S_shift_register1|bit_counter_right[4] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.581      ;
; 0.462 ; shift_register:I2S_shift_register1|state.START_s        ; shift_register:I2S_shift_register1|bit_counter_left[0]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.583      ;
; 0.465 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[5]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.586      ;
; 0.468 ; shift_register:I2S_shift_register1|bit_counter_left[4]  ; shift_register:I2S_shift_register1|bit_counter_left[6]  ; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.589      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                             ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                  ; 20829.675 ; 0.186 ; N/A      ; N/A     ; 41.081              ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 41.081              ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 20829.675 ; 0.186 ; N/A      ; N/A     ; 10416.270           ;
; Design-wide TNS                                   ; 0.0       ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  fpga_clk                                         ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll1|altpll_component|auto_generated|pll1|clk[1] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+---------------------------------------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; FIFO_RD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; nrst                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_IO[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_RXF                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_TXE                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FIFO_PWREN              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; fpga_clk                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; FIFO_RD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_WR         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; FIFO_RST        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_word_select ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2S_data_out    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; I2S_clk_out     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 391      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                  ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; 391      ; 0        ; 0        ; 0        ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 2     ; 2    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                          ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; Target                                           ; Clock                                            ; Type      ; Status      ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+
; fpga_clk                                         ; fpga_clk                                         ; Base      ; Constrained ;
; pll1|altpll_component|auto_generated|pll1|clk[1] ; pll1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+--------------------------------------------------+--------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; I2S_data_out    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_word_select ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Aug 29 00:24:04 2020
Info: Command: quartus_sta USB-to-I2S-Converter -c USB-to-I2S-Converter
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "my_nios_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "my_nios_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "my_nios_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_cmd_mux_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_004" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "my_nios_mm_interconnect_0_router_008" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "my_nios_mm_interconnect_0_rsp_demux_002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "my_nios_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "my_nios_new_sdram_controller_0" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "my_nios_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "my_nios_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 38 assignments for entity "my_nios_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "my_nios_pio_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "my_nios_pio_1" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "my_nios_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "my_nios_timer_0" -- entity does not exist in design
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc'
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_break:the_my_nios_nios2_gen2_0_cpu_nios2_oci_break|break_readreg* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(46): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_break_path|break_readreg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(46): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 46
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|*resetlatch could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(47): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[33] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|*resetlatch]     -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[33]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(47): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 47
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(48): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[0] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_ready]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[0]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(48): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 48
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(49): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr[34] could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_error]  -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr[34]] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(49): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 49
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(50): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_ocimem:the_my_nios_nios2_gen2_0_cpu_nios2_ocimem|*MonDReg* could not be matched with a keeper File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <from> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
    Info (332050): set_false_path -from [get_keepers *$my_nios_nios2_gen2_0_cpu_ocimem_path|*MonDReg*] -to [get_keepers *$my_nios_nios2_gen2_0_cpu_jtag_sr*] File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(50): Argument <to> is an empty collection File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 50
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_tck:the_my_nios_nios2_gen2_0_cpu_debug_slave_tck|*sr* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(51): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|*jdo* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
    Info (332050): set_false_path -from *$my_nios_nios2_gen2_0_cpu_jtag_sr*    -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|*jdo* File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(51): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 51
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): sld_hub:*|irf_reg* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(52): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_my_nios_nios2_gen2_0_cpu_debug_slave_wrapper|my_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_my_nios_nios2_gen2_0_cpu_debug_slave_sysclk|ir* could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
    Info (332050): set_false_path -from sld_hub:*|irf_reg* -to *$my_nios_nios2_gen2_0_cpu_jtag_sysclk_path|ir* File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(52): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 52
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332174): Ignored filter at my_nios_nios2_gen2_0_cpu.sdc(53): *my_nios_nios2_gen2_0_cpu:*|my_nios_nios2_gen2_0_cpu_nios2_oci:the_my_nios_nios2_gen2_0_cpu_nios2_oci|my_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_my_nios_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go could not be matched with a clock or keeper or register or port or pin or cell or partition File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <from> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
    Info (332050): set_false_path -from sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1] -to *$my_nios_nios2_gen2_0_cpu_oci_debug_path|monitor_go File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Warning (332049): Ignored set_false_path at my_nios_nios2_gen2_0_cpu.sdc(53): Argument <to> is not an object ID File: F:/Documents/GitHub/FPG USB to I2S Converter/src/nios_custom/synthesis/submodules/my_nios_nios2_gen2_0_cpu.sdc Line: 53
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 83.333 -waveform {0.000 41.666} -name fpga_clk fpga_clk
    Info (332110): create_generated_clock -source {pll1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 250 -duty_cycle 50.00 -name {pll1|altpll_component|auto_generated|pll1|clk[1]} {pll1|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 20829.675
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20829.675               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.455
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.455               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.518
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.518               0.000 fpga_clk 
    Info (332119): 10416.270               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20829.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20829.855               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.516               0.000 fpga_clk 
    Info (332119): 10416.277               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 20831.718
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119): 20831.718               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 41.081
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    41.081               0.000 fpga_clk 
    Info (332119): 10416.386               0.000 pll1|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 69 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Sat Aug 29 00:24:06 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


