INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:36:34 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.896ns  (required time - arrival time)
  Source:                 buffer21/outs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Destination:            buffer34/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.600ns period=3.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.200ns  (clk rise@3.200ns - clk rise@0.000ns)
  Data Path Delay:        4.866ns  (logic 1.306ns (26.839%)  route 3.560ns (73.162%))
  Logic Levels:           16  (CARRY4=3 LUT3=2 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.683 - 3.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1808, unset)         0.508     0.508    buffer21/clk
    SLICE_X16Y157        FDRE                                         r  buffer21/outs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y157        FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer21/outs_reg[5]/Q
                         net (fo=1, routed)           0.518     1.280    cmpi6/Memory_reg[2][0]_i_2_0[5]
    SLICE_X13Y157        LUT6 (Prop_lut6_I2_O)        0.043     1.323 r  cmpi6/Memory[2][0]_i_15/O
                         net (fo=1, routed)           0.000     1.323    cmpi6/Memory[2][0]_i_15_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.580 r  cmpi6/Memory_reg[2][0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.580    cmpi6/Memory_reg[2][0]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.629 r  cmpi6/Memory_reg[2][0]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.629    cmpi6/Memory_reg[2][0]_i_4_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     1.736 r  cmpi6/Memory_reg[2][0]_i_2/CO[2]
                         net (fo=7, routed)           0.380     2.116    buffer114/fifo/result[0]
    SLICE_X14Y162        LUT3 (Prop_lut3_I0_O)        0.123     2.239 r  buffer114/fifo/Head[1]_i_3/O
                         net (fo=5, routed)           0.234     2.473    buffer114/fifo/buffer114_outs
    SLICE_X14Y162        LUT6 (Prop_lut6_I0_O)        0.043     2.516 f  buffer114/fifo/transmitValue_i_7__2/O
                         net (fo=1, routed)           0.189     2.705    buffer118/fifo/cond_br46_falseOut_valid
    SLICE_X15Y162        LUT6 (Prop_lut6_I2_O)        0.043     2.748 r  buffer118/fifo/transmitValue_i_5__3/O
                         net (fo=1, routed)           0.137     2.885    buffer118/fifo/fork32/control/blockStopArray[0]
    SLICE_X15Y162        LUT6 (Prop_lut6_I0_O)        0.043     2.928 f  buffer118/fifo/transmitValue_i_2__59/O
                         net (fo=5, routed)           0.262     3.190    buffer64/control/mux29_outs_ready
    SLICE_X16Y162        LUT6 (Prop_lut6_I5_O)        0.043     3.233 r  buffer64/control/transmitValue_i_2__137/O
                         net (fo=3, routed)           0.097     3.330    buffer64/control/transmitValue_i_2__137_n_0
    SLICE_X16Y162        LUT5 (Prop_lut5_I4_O)        0.043     3.373 r  buffer64/control/transmitValue_i_3__81/O
                         net (fo=1, routed)           0.310     3.683    buffer66/control/anyBlockStop_66
    SLICE_X17Y162        LUT6 (Prop_lut6_I0_O)        0.043     3.726 f  buffer66/control/transmitValue_i_2__83/O
                         net (fo=3, routed)           0.180     3.906    buffer64/control/branch_ready__2_86
    SLICE_X18Y161        LUT3 (Prop_lut3_I2_O)        0.043     3.949 f  buffer64/control/Memory[0][31]_i_2__0/O
                         net (fo=5, routed)           0.101     4.050    fork37/control/generateBlocks[1].regblock/buffer42_outs_ready
    SLICE_X18Y161        LUT6 (Prop_lut6_I2_O)        0.043     4.093 r  fork37/control/generateBlocks[1].regblock/i__i_3/O
                         net (fo=9, routed)           0.220     4.313    buffer60/control/outputValid_reg_3
    SLICE_X19Y161        LUT6 (Prop_lut6_I3_O)        0.043     4.356 r  buffer60/control/i__i_1/O
                         net (fo=7, routed)           0.346     4.702    fork17/control/generateBlocks[2].regblock/transmitValue_reg_7
    SLICE_X23Y166        LUT5 (Prop_lut5_I1_O)        0.043     4.745 r  fork17/control/generateBlocks[2].regblock/fullReg_i_4__7/O
                         net (fo=8, routed)           0.326     5.071    fork16/control/generateBlocks[0].regblock/dataReg_reg[5]_2
    SLICE_X23Y166        LUT6 (Prop_lut6_I4_O)        0.043     5.114 r  fork16/control/generateBlocks[0].regblock/dataReg[5]_i_1__1/O
                         net (fo=6, routed)           0.260     5.374    buffer34/E[0]
    SLICE_X20Y167        FDRE                                         r  buffer34/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.200     3.200 r  
                                                      0.000     3.200 r  clk (IN)
                         net (fo=1808, unset)         0.483     3.683    buffer34/clk
    SLICE_X20Y167        FDRE                                         r  buffer34/dataReg_reg[1]/C
                         clock pessimism              0.000     3.683    
                         clock uncertainty           -0.035     3.647    
    SLICE_X20Y167        FDRE (Setup_fdre_C_CE)      -0.169     3.478    buffer34/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                 -1.896    




