<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___c_m_s_i_s__core__base" xml:lang="en-US">
<title>Core Definitions</title>
<indexterm><primary>Core Definitions</primary></indexterm>
<para>

<para>Definitions for base addresses, unions, and structures. </para>
 
</para>
Collaboration diagram for Core Definitions:<para>
    <informalfigure>
        <mediaobject>
            <imageobject>
                <imagedata width="50%" align="center" valign="middle" scalefit="0" fileref="group___c_m_s_i_s__core__base.png"></imagedata>
            </imageobject>
        </mediaobject>
    </informalfigure>
</para>
<simplesect>
    <title>Topics    </title>
        <itemizedlist>
            <listitem><para><link linkend="_group___c_m_s_i_s__register__aliases">Backwards Compatibility Aliases</link></para>

<para>Register alias definitions for backwards compatibility. </para>
</listitem>
        </itemizedlist>
</simplesect>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>&#160;&#160;&#160;(0xE000E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>&#160;&#160;&#160;(0xE0000000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>&#160;&#160;&#160;(0xE0001000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>&#160;&#160;&#160;(0xE0040000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>&#160;&#160;&#160;(0xE000EFB0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga49d50dfd960adfe80ad8c7d110f7c01d">EMSS_BASE</link>&#160;&#160;&#160;(0xE001E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f">SCnSCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</link>&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de">SysTick</link>&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17">NVIC</link>&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43">ITM</link>&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce">DWT</link>&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239">TPI</link>&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772">DCB</link>&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792">DIB</link>&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad8beb5f3600751bdf540add98fcb9364">EMSS</link>&#160;&#160;&#160;((<link linkend="_struct_e_m_s_s___type">EMSS_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga49d50dfd960adfe80ad8c7d110f7c01d">EMSS_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b">MPU</link>&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428">FPU</link>&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>&#160;&#160;&#160;(0xE000EDF0UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d">CoreDebug</link>&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>&#160;&#160;&#160;(0xE001E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>&#160;&#160;&#160;(0xE001E100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>&#160;&#160;&#160;(0xE001E300UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>&#160;&#160;&#160;(0xE001E400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>&#160;&#160;&#160;(0xE001E700UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0">ICB</link>&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323">MEMSYSCTL</link>&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3">ERRBNK</link>&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7">PWRMODCTL</link>&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6">EWIC</link>&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e">PRCCFGINF</link>&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>&#160;&#160;&#160;(0xE001E000UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>&#160;&#160;&#160;(0xE001E100UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>&#160;&#160;&#160;(0xE001E300UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>&#160;&#160;&#160;(0xE001E400UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>&#160;&#160;&#160;(0xE001E700UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0">ICB</link>&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323">MEMSYSCTL</link>&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3">ERRBNK</link>&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7">PWRMODCTL</link>&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6">EWIC</link>&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e">PRCCFGINF</link>&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</para>
</listitem>
        </itemizedlist>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga5cf7bd2d7aa0a6a2e34d2a98807e6fc3">STL_BASE</link>&#160;&#160;&#160;(0xE001E800UL)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___c_m_s_i_s__core__base_1ga1e02fc551a6ccd1ae13182b48adff2f9">STL</link>&#160;&#160;&#160;((<link linkend="_struct_s_t_l___type">STL_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga5cf7bd2d7aa0a6a2e34d2a98807e6fc3">STL_BASE</link>         )</para>
</listitem>
        </itemizedlist>
<section>
<title>Detailed Description</title>

<para>Definitions for base addresses, unions, and structures. </para>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000100">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000154">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000230">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000293">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03112">3112</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000154">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000230">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000293">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01317">1317</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000230">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000293">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02142">2142</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000293">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01392">1392</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01396">1396</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000372">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02217">2217</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000448">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02217">2217</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01566">1566</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000551">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03620">3620</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct</para>

<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01793">1793</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>   )</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000653">Deprecated</link> 
<para>Core Debug configuration struct </para>
</para></para>

<para>Core Debug configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03523">3523</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1gab6e30a2b802d9021619dbb0be7f5d63d"/><section>
    <title>CoreDebug<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>CoreDebug</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug</secondary></indexterm>
<para><computeroutput>#define CoreDebug&#160;&#160;&#160;((<link linkend="_struct_core_debug___type">CoreDebug_Type</link> *)     <link linkend="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b">CoreDebug_BASE</link>)</computeroutput></para>
<para>Core Debug configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01379">1379</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[1/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000099">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000153">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000229">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000292">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03098">3098</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[2/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000153">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000229">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000292">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01304">1304</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[3/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000229">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000292">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02128">2128</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[4/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000292">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01379">1379</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[5/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01384">1384</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[6/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000371">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02203">2203</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[7/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000447">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02203">2203</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[8/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01554">1554</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[9/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000550">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03600">3600</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[10/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address</para>

<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01781">1781</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[11/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para><para><link linkend="_deprecated_1_deprecated000652">Deprecated</link> 
<para>Core Debug Base Address </para>
</para></para>

<para>Core Debug Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03504">3504</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___core_debug_1ga680604dbcda9e9b31a1639fcffe5230b"/><section>
    <title>CoreDebug_BASE<computeroutput>[12/12]</computeroutput></title>
<indexterm><primary>CoreDebug_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>CoreDebug_BASE</secondary></indexterm>
<para><computeroutput>#define CoreDebug_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>Core Debug Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01367">1367</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03113">3113</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01318">1318</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02143">2143</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01393">1393</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02218">2218</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02218">2218</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03621">3621</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03524">3524</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga17ff3ff0a32abe8ce8ae632c6e31d772"/><section>
    <title>DCB<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB</secondary></indexterm>
<para><computeroutput>#define DCB&#160;&#160;&#160;((<link linkend="_struct_d_c_b___type">DCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde">DCB_BASE</link>         )</computeroutput></para>
<para>DCB configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02145">2145</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03099">3099</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01305">1305</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02129">2129</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01380">1380</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02204">2204</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02204">2204</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03601">3601</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03505">3505</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga979239bc18ab4729b5b4dbd0835adcde"/><section>
    <title>DCB_BASE<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DCB_BASE</secondary></indexterm>
<para><computeroutput>#define DCB_BASE&#160;&#160;&#160;(0xE000EDF0UL)</computeroutput></para>
<para>DCB Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02130">2130</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03114">3114</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01319">1319</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02144">2144</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01394">1394</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02219">2219</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02219">2219</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03622">3622</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03525">3525</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaab10845ca61f0a991c300da5c5b56792"/><section>
    <title>DIB<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DIB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB</secondary></indexterm>
<para><computeroutput>#define DIB&#160;&#160;&#160;((<link linkend="_struct_d_i_b___type">DIB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b">DIB_BASE</link>         )</computeroutput></para>
<para>DIB configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02146">2146</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03100">3100</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01306">1306</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02130">2130</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01381">1381</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02205">2205</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02205">2205</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03602">3602</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03506">3506</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4858489bf7e778df2b32664813ed7f2b"/><section>
    <title>DIB_BASE<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>DIB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DIB_BASE</secondary></indexterm>
<para><computeroutput>#define DIB_BASE&#160;&#160;&#160;(0xE000EFB0UL)</computeroutput></para>
<para>DIB Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02131">2131</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03110">3110</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01315">1315</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02140">2140</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01390">1390</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01394">1394</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02215">2215</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02215">2215</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01564">1564</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03612">3612</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01791">1791</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03516">3516</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>      )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01377">1377</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabbe5a060185e1d5afa3f85b14e10a6ce"/><section>
    <title>DWT<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>DWT</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT</secondary></indexterm>
<para><computeroutput>#define DWT&#160;&#160;&#160;((<link linkend="_struct_d_w_t___type">DWT_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2">DWT_BASE</link>         )</computeroutput></para>
<para>DWT configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02143">2143</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03096">3096</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01302">1302</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02126">2126</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01377">1377</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01382">1382</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02201">2201</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02201">2201</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01552">1552</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03592">3592</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01779">1779</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03497">3497</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01365">1365</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gafdab534f961bf8935eb456cb7700dcd2"/><section>
    <title>DWT_BASE<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>DWT_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>DWT_BASE</secondary></indexterm>
<para><computeroutput>#define DWT_BASE&#160;&#160;&#160;(0xE0001000UL)</computeroutput></para>
<para>DWT Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02128">2128</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad8beb5f3600751bdf540add98fcb9364"/><section>
    <title>EMSS</title>
<indexterm><primary>EMSS</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EMSS</secondary></indexterm>
<para><computeroutput>#define EMSS&#160;&#160;&#160;((<link linkend="_struct_e_m_s_s___type">EMSS_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga49d50dfd960adfe80ad8c7d110f7c01d">EMSS_BASE</link>        )</computeroutput></para>
<para>Ehanced MSS Registers struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02147">2147</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga49d50dfd960adfe80ad8c7d110f7c01d"/><section>
    <title>EMSS_BASE</title>
<indexterm><primary>EMSS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EMSS_BASE</secondary></indexterm>
<para><computeroutput>#define EMSS_BASE&#160;&#160;&#160;(0xE001E000UL)</computeroutput></para>
<para>Enhanced Memory SubSystem Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02132">2132</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3"/><section>
    <title>ERRBNK<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ERRBNK</secondary></indexterm>
<para><computeroutput>#define ERRBNK&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</computeroutput></para>
<para>Error Banking configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03615">3615</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gac365de2a06f4254709cefbf82947c5a3"/><section>
    <title>ERRBNK<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ERRBNK</secondary></indexterm>
<para><computeroutput>#define ERRBNK&#160;&#160;&#160;((<link linkend="_struct_err_bnk___type">ErrBnk_Type</link>    *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f">ERRBNK_BASE</link>      )</computeroutput></para>
<para>Error Banking configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03519">3519</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f"/><section>
    <title>ERRBNK_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ERRBNK_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ERRBNK_BASE</secondary></indexterm>
<para><computeroutput>#define ERRBNK_BASE&#160;&#160;&#160;(0xE001E100UL)</computeroutput></para>
<para>Error Banking Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03594">3594</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gacac843f21a47472fb0ca653a63a9fb6f"/><section>
    <title>ERRBNK_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ERRBNK_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ERRBNK_BASE</secondary></indexterm>
<para><computeroutput>#define ERRBNK_BASE&#160;&#160;&#160;(0xE001E100UL)</computeroutput></para>
<para>Error Banking Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03499">3499</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6"/><section>
    <title>EWIC<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EWIC</secondary></indexterm>
<para><computeroutput>#define EWIC&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</computeroutput></para>
<para>EWIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03617">3617</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gab7288428f3edf8e44921c9b9558197d6"/><section>
    <title>EWIC<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EWIC</secondary></indexterm>
<para><computeroutput>#define EWIC&#160;&#160;&#160;((<link linkend="_struct_e_w_i_c___type">EWIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633">EWIC_BASE</link>        )</computeroutput></para>
<para>EWIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03521">3521</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633"/><section>
    <title>EWIC_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>EWIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EWIC_BASE</secondary></indexterm>
<para><computeroutput>#define EWIC_BASE&#160;&#160;&#160;(0xE001E400UL)</computeroutput></para>
<para>External Wakeup Interrupt Controller Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03596">3596</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga7f86bb263a0cd3fc7f45c4128251d633"/><section>
    <title>EWIC_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>EWIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>EWIC_BASE</secondary></indexterm>
<para><computeroutput>#define EWIC_BASE&#160;&#160;&#160;(0xE001E400UL)</computeroutput></para>
<para>External Wakeup Interrupt Controller Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03501">3501</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03132">3132</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02157">2157</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02232">2232</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02232">2232</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>      )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01574">1574</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03640">3640</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>      )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01801">1801</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03543">3543</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabc7c93f2594e85ece1e1a24f10591428"/><section>
    <title>FPU<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU</secondary></indexterm>
<para><computeroutput>#define FPU&#160;&#160;&#160;((<link linkend="_struct_f_p_u___type">FPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28">FPU_BASE</link>         )</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02160">2160</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[1/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03131">3131</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[2/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02156">2156</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[3/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02231">2231</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[4/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02231">2231</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[5/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01573">1573</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[6/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03639">3639</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[7/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01800">1800</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[8/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03542">3542</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga4dcad4027118c098c07bcd575f1fbb28"/><section>
    <title>FPU_BASE<computeroutput>[9/9]</computeroutput></title>
<indexterm><primary>FPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>FPU_BASE</secondary></indexterm>
<para><computeroutput>#define FPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0F30UL)</computeroutput></para>
<para>Floating Point Unit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02159">2159</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0"/><section>
    <title>ICB<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>ICB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ICB</secondary></indexterm>
<para><computeroutput>#define ICB&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03607">3607</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga0e14b8db93c316988141d7f379810aa0"/><section>
    <title>ICB<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>ICB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ICB</secondary></indexterm>
<para><computeroutput>#define ICB&#160;&#160;&#160;((<link linkend="_struct_i_c_b___type">ICB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03511">3511</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03109">3109</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02139">2139</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01393">1393</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02214">2214</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02214">2214</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01563">1563</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03611">3611</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01790">1790</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03515">3515</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>      )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01376">1376</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gabae7cdf882def602cb787bb039ff6a43"/><section>
    <title>ITM<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>ITM</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM</secondary></indexterm>
<para><computeroutput>#define ITM&#160;&#160;&#160;((<link linkend="_struct_i_t_m___type">ITM_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e">ITM_BASE</link>         )</computeroutput></para>
<para>ITM configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02142">2142</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03095">3095</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02125">2125</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01381">1381</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02200">2200</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02200">2200</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01551">1551</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03591">3591</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01778">1778</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03496">3496</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01364">1364</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gadd76251e412a195ec0a8f47227a8359e"/><section>
    <title>ITM_BASE<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>ITM_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>ITM_BASE</secondary></indexterm>
<para><computeroutput>#define ITM_BASE&#160;&#160;&#160;(0xE0000000UL)</computeroutput></para>
<para>ITM Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02127">2127</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323"/><section>
    <title>MEMSYSCTL<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MEMSYSCTL</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</computeroutput></para>
<para>Memory System Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03614">3614</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga87357d6b046d8bf05631e28e40fc1323"/><section>
    <title>MEMSYSCTL<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MEMSYSCTL</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL&#160;&#160;&#160;((<link linkend="_struct_mem_sys_ctl___type">MemSysCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec">MEMSYSCTL_BASE</link>   )</computeroutput></para>
<para>Memory System Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03518">3518</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec"/><section>
    <title>MEMSYSCTL_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MEMSYSCTL_BASE</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_BASE&#160;&#160;&#160;(0xE001E000UL)</computeroutput></para>
<para>Memory System Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03593">3593</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga13ddfd4aa32c363b17a884d654f965ec"/><section>
    <title>MEMSYSCTL_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>MEMSYSCTL_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MEMSYSCTL_BASE</secondary></indexterm>
<para><computeroutput>#define MEMSYSCTL_BASE&#160;&#160;&#160;(0xE001E000UL)</computeroutput></para>
<para>Memory System Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03498">3498</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03118">3118</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01323">1323</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02148">2148</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00659">659</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01398">1398</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01400">1400</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02223">2223</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02223">2223</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01570">1570</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03626">3626</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01797">1797</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03529">3529</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00674">674</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>      )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01383">1383</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaad8182e72fe5037a6ba1eb65a1554e0b"/><section>
    <title>MPU<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU</secondary></indexterm>
<para><computeroutput>#define MPU&#160;&#160;&#160;((<link linkend="_struct_m_p_u___type">MPU_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571">MPU_BASE</link>         )</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02151">2151</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[1/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03117">3117</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[2/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01322">1322</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[3/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02147">2147</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[4/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00658">658</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[5/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01397">1397</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[6/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01399">1399</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[7/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02222">2222</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[8/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02222">2222</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[9/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01569">1569</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[10/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03625">3625</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[11/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01796">1796</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[12/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03528">3528</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[13/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00673">673</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[14/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01382">1382</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0805ccd2bc4e42d63adb0618d2af571"/><section>
    <title>MPU_BASE<computeroutput>[15/15]</computeroutput></title>
<indexterm><primary>MPU_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>MPU_BASE</secondary></indexterm>
<para><computeroutput>#define MPU_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D90UL)</computeroutput></para>
<para>Memory Protection Unit </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02150">2150</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03108">3108</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01314">1314</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02138">2138</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00541">541</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00655">655</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00568">568</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01389">1389</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01392">1392</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02213">2213</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02213">2213</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01562">1562</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03610">3610</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01789">1789</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03514">3514</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00670">670</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>     )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01375">1375</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gac8e97e8ce56ae9f57da1363a937f8a17"/><section>
    <title>NVIC<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>NVIC</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC</secondary></indexterm>
<para><computeroutput>#define NVIC&#160;&#160;&#160;((<link linkend="_struct_n_v_i_c___type">NVIC_Type</link>      *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d">NVIC_BASE</link>        )</computeroutput></para>
<para>NVIC configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02141">2141</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03102">3102</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01308">1308</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02132">2132</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00536">536</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00650">650</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00562">562</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01383">1383</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01386">1386</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02207">2207</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02207">2207</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01556">1556</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03604">3604</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01783">1783</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03508">3508</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00664">664</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01369">1369</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaa0288691785a5f868238e0468b39523d"/><section>
    <title>NVIC_BASE<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>NVIC_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>NVIC_BASE</secondary></indexterm>
<para><computeroutput>#define NVIC_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0100UL)</computeroutput></para>
<para>NVIC Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02135">2135</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e"/><section>
    <title>PRCCFGINF<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PRCCFGINF</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</computeroutput></para>
<para>Processor Configuration Information configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03618">3618</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga16eddad39fe4038df233f134fad4103e"/><section>
    <title>PRCCFGINF<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PRCCFGINF</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF&#160;&#160;&#160;((<link linkend="_struct_prc_cfg_inf___type">PrcCfgInf_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620">PRCCFGINF_BASE</link>   )</computeroutput></para>
<para>Processor Configuration Information configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03522">3522</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620"/><section>
    <title>PRCCFGINF_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PRCCFGINF_BASE</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF_BASE&#160;&#160;&#160;(0xE001E700UL)</computeroutput></para>
<para>Processor Configuration Information Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03597">3597</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1ga3a76fe8ec2ce6cad19127f0408cbb620"/><section>
    <title>PRCCFGINF_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PRCCFGINF_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PRCCFGINF_BASE</secondary></indexterm>
<para><computeroutput>#define PRCCFGINF_BASE&#160;&#160;&#160;(0xE001E700UL)</computeroutput></para>
<para>Processor Configuration Information Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03502">3502</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7"/><section>
    <title>PWRMODCTL<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PWRMODCTL</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</computeroutput></para>
<para>Power Mode Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03616">3616</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaf1384d75e3f81227c50a85eccd4286a7"/><section>
    <title>PWRMODCTL<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PWRMODCTL</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL&#160;&#160;&#160;((<link linkend="_struct_pwr_mod_ctl___type">PwrModCtl_Type</link> *)     <link linkend="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4">PWRMODCTL_BASE</link>   )</computeroutput></para>
<para>Power Mode Control configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03520">3520</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4"/><section>
    <title>PWRMODCTL_BASE<computeroutput>[1/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PWRMODCTL_BASE</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_BASE&#160;&#160;&#160;(0xE001E300UL)</computeroutput></para>
<para>Power Mode Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03595">3595</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___s_c_b_1gaa025ed8ad96eb6fe9b49544f2416e8a4"/><section>
    <title>PWRMODCTL_BASE<computeroutput>[2/2]</computeroutput></title>
<indexterm><primary>PWRMODCTL_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>PWRMODCTL_BASE</secondary></indexterm>
<para><computeroutput>#define PWRMODCTL_BASE&#160;&#160;&#160;(0xE001E300UL)</computeroutput></para>
<para>Power Mode Control Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03500">3500</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03106">3106</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01312">1312</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02136">2136</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00539">539</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00653">653</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00566">566</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01387">1387</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01390">1390</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02211">2211</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02211">2211</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01560">1560</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03608">3608</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01787">1787</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03512">3512</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00668">668</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>      )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01373">1373</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gaaaf6477c2bde2f00f99e3c2fd1060b01"/><section>
    <title>SCB<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB</secondary></indexterm>
<para><computeroutput>#define SCB&#160;&#160;&#160;((<link linkend="_struct_s_c_b___type">SCB_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd">SCB_BASE</link>         )</computeroutput></para>
<para>SCB configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02139">2139</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03103">3103</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01309">1309</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02133">2133</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00537">537</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00651">651</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00563">563</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01384">1384</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01387">1387</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02208">2208</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02208">2208</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01557">1557</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03605">3605</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01784">1784</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03509">3509</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00665">665</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01370">1370</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gad55a7ddb8d4b2398b0c1cfec76c0d9fd"/><section>
    <title>SCB_BASE<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCB_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCB_BASE</secondary></indexterm>
<para><computeroutput>#define SCB_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0D00UL)</computeroutput></para>
<para>System Control Block Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02136">2136</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[1/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03105">3105</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[2/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02135">2135</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[3/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00565">565</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[4/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01389">1389</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[5/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02210">2210</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[6/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02210">2210</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[7/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01559">1559</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[8/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01786">1786</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[9/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00667">667</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[10/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>      )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01372">1372</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga9fe0cd2eef83a8adad94490d9ecca63f"/><section>
    <title>SCnSCB<computeroutput>[11/11]</computeroutput></title>
<indexterm><primary>SCnSCB</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCnSCB</secondary></indexterm>
<para><computeroutput>#define SCnSCB&#160;&#160;&#160;((<link linkend="_struct_s_cn_s_c_b___type">SCnSCB_Type</link>    *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link>         )</computeroutput></para>
<para>System control Register not in SCB </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02138">2138</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03094">3094</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01301">1301</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02124">2124</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00534">534</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00648">648</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00560">560</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01376">1376</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01380">1380</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02199">2199</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02199">2199</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01550">1550</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03590">3590</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01777">1777</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03495">3495</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00662">662</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01363">1363</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770"/><section>
    <title>SCS_BASE<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SCS_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SCS_BASE</secondary></indexterm>
<para><computeroutput>#define SCS_BASE&#160;&#160;&#160;(0xE000E000UL)</computeroutput></para>
<para>System Control Space Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02126">2126</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga1e02fc551a6ccd1ae13182b48adff2f9"/><section>
    <title>STL</title>
<indexterm><primary>STL</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>STL</secondary></indexterm>
<para><computeroutput>#define STL&#160;&#160;&#160;((<link linkend="_struct_s_t_l___type">STL_Type</link>       *)     <link linkend="_group___c_m_s_i_s__core__base_1ga5cf7bd2d7aa0a6a2e34d2a98807e6fc3">STL_BASE</link>         )</computeroutput></para>
<para>Software Test Library configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03619">3619</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s__core__base_1ga5cf7bd2d7aa0a6a2e34d2a98807e6fc3"/><section>
    <title>STL_BASE</title>
<indexterm><primary>STL_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>STL_BASE</secondary></indexterm>
<para><computeroutput>#define STL_BASE&#160;&#160;&#160;(0xE001E800UL)</computeroutput></para>
<para>Software Test Library Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03598">3598</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03107">3107</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01313">1313</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02137">2137</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00540">540</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00654">654</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00567">567</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01388">1388</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01391">1391</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02212">2212</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02212">2212</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01561">1561</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03609">3609</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01788">1788</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03513">3513</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00669">669</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>  )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01374">1374</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1gacd96c53beeaff8f603fcda425eb295de"/><section>
    <title>SysTick<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SysTick</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick</secondary></indexterm>
<para><computeroutput>#define SysTick&#160;&#160;&#160;((<link linkend="_struct_sys_tick___type">SysTick_Type</link>   *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646">SysTick_BASE</link>     )</computeroutput></para>
<para>SysTick configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02140">2140</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[1/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03101">3101</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[2/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01307">1307</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[3/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02131">2131</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[4/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm0_8h_source_1l00535">535</link> of file <link linkend="_core__cm0_8h_source">core_cm0.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[5/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm0plus_8h_source_1l00649">649</link> of file <link linkend="_core__cm0plus_8h_source">core_cm0plus.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[6/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm1_8h_source_1l00561">561</link> of file <link linkend="_core__cm1_8h_source">core_cm1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[7/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01382">1382</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[8/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01385">1385</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[9/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02206">2206</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[10/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02206">2206</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[11/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01555">1555</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[12/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03603">3603</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[13/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01782">1782</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[14/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03507">3507</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[15/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__sc000_8h_source_1l00663">663</link> of file <link linkend="_core__sc000_8h_source">core_sc000.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[16/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01368">1368</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga58effaac0b93006b756d33209e814646"/><section>
    <title>SysTick_BASE<computeroutput>[17/17]</computeroutput></title>
<indexterm><primary>SysTick_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>SysTick_BASE</secondary></indexterm>
<para><computeroutput>#define SysTick_BASE&#160;&#160;&#160;(<link linkend="_group___c_m_s_i_s___c_o_r_e_1ga3c14ed93192c8d9143322bbf77ebf770">SCS_BASE</link> +  0x0010UL)</computeroutput></para>
<para>SysTick Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02134">2134</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03111">3111</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01316">1316</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02141">2141</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01391">1391</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01395">1395</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02216">2216</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02216">2216</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01565">1565</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03613">3613</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01792">1792</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03517">3517</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>      )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01378">1378</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga8b4dd00016aed25a0ea54e9a9acd1239"/><section>
    <title>TPI<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>TPI</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI</secondary></indexterm>
<para><computeroutput>#define TPI&#160;&#160;&#160;((<link linkend="_struct_t_p_i___type">TPI_Type</link>       *)     <link linkend="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68">TPI_BASE</link>         )</computeroutput></para>
<para>TPI configuration struct </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02144">2144</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[1/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__armv81mml_8h_source_1l03097">3097</link> of file <link linkend="_core__armv81mml_8h_source">core_armv81mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[2/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mbl_8h_source_1l01303">1303</link> of file <link linkend="_core__armv8mbl_8h_source">core_armv8mbl.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[3/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__armv8mml_8h_source_1l02127">2127</link> of file <link linkend="_core__armv8mml_8h_source">core_armv8mml.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[4/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm23_8h_source_1l01378">1378</link> of file <link linkend="_core__cm23_8h_source">core_cm23.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[5/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm3_8h_source_1l01383">1383</link> of file <link linkend="_core__cm3_8h_source">core_cm3.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[6/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm33_8h_source_1l02202">2202</link> of file <link linkend="_core__cm33_8h_source">core_cm33.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[7/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm35p_8h_source_1l02202">2202</link> of file <link linkend="_core__cm35p_8h_source">core_cm35p.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[8/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm4_8h_source_1l01553">1553</link> of file <link linkend="_core__cm4_8h_source">core_cm4.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[9/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm55_8h_source_1l03599">3599</link> of file <link linkend="_core__cm55_8h_source">core_cm55.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[10/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm7_8h_source_1l01780">1780</link> of file <link linkend="_core__cm7_8h_source">core_cm7.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[11/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__cm85_8h_source_1l03503">3503</link> of file <link linkend="_core__cm85_8h_source">core_cm85.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[12/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__sc300_8h_source_1l01366">1366</link> of file <link linkend="_core__sc300_8h_source">core_sc300.h</link>.</para>
</section>
<anchor xml:id="_group___c_m_s_i_s___c_o_r_e_1ga2b1eeff850a7e418844ca847145a1a68"/><section>
    <title>TPI_BASE<computeroutput>[13/13]</computeroutput></title>
<indexterm><primary>TPI_BASE</primary><secondary>Core Definitions</secondary></indexterm>
<indexterm><primary>Core Definitions</primary><secondary>TPI_BASE</secondary></indexterm>
<para><computeroutput>#define TPI_BASE&#160;&#160;&#160;(0xE0040000UL)</computeroutput></para>
<para>TPI Base Address </para>
<para>
Definition at line <link linkend="_core__starmc1_8h_source_1l02129">2129</link> of file <link linkend="_core__starmc1_8h_source">core_starmc1.h</link>.</para>
</section>
</section>
    <xi:include href="group___c_m_s_i_s__register__aliases.xml" xmlns:xi="http://www.w3.org/2001/XInclude"/>
</section>
