{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 12 23:16:50 2015 " "Info: Processing started: Sun Jul 12 23:16:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab5 -c Lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "N:/ECE124/Lab2/Lab5.vhd " "Warning: Can't analyze file -- file N:/ECE124/Lab2/Lab5.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" Lab5.vhd(216) " "Error (10500): VHDL syntax error at Lab5.vhd(216) near text \"PROCESS\";  expecting \"if\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 216 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" Lab5.vhd(222) " "Error (10500): VHDL syntax error at Lab5.vhd(222) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 222 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"(\", or \"'\", or \".\" Lab5.vhd(226) " "Error (10500): VHDL syntax error at Lab5.vhd(226) near text \"=\";  expecting \"(\", or \"'\", or \".\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 226 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" Lab5.vhd(307) " "Error (10500): VHDL syntax error at Lab5.vhd(307) near text \"PROCESS\";  expecting \"if\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 307 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" Lab5.vhd(313) " "Error (10500): VHDL syntax error at Lab5.vhd(313) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 313 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" Lab5.vhd(378) " "Error (10500): VHDL syntax error at Lab5.vhd(378) near text \"PROCESS\";  expecting \"if\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 378 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"BEGIN\";  expecting \":=\", or \"<=\" Lab5.vhd(384) " "Error (10500): VHDL syntax error at Lab5.vhd(384) near text \"BEGIN\";  expecting \":=\", or \"<=\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 384 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PROCESS\";  expecting \"if\" Lab5.vhd(465) " "Error (10500): VHDL syntax error at Lab5.vhd(465) near text \"PROCESS\";  expecting \"if\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 465 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"CASE\";  expecting \"process\" Lab5.vhd(477) " "Error (10500): VHDL syntax error at Lab5.vhd(477) near text \"CASE\";  expecting \"process\"" {  } { { "Lab5.vhd" "" { Text "N:/ECE124/Lab5/Lab5.vhd" 477 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab5.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file Lab5.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 9 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Error: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 12 23:16:53 2015 " "Error: Processing ended: Sun Jul 12 23:16:53 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Error: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 11 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
