#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000245b7facfe0 .scope module, "ex_stage_top" "ex_stage_top" 2 4;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "rs1_data";
    .port_info 2 /INPUT 32 "rs2_data";
    .port_info 3 /INPUT 32 "imm";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 3 "funct3";
    .port_info 6 /INPUT 1 "funct7";
    .port_info 7 /INPUT 1 "reg_write";
    .port_info 8 /INPUT 1 "mem_read";
    .port_info 9 /INPUT 1 "mem_write";
    .port_info 10 /INPUT 1 "mem_to_reg";
    .port_info 11 /INPUT 1 "alu_src";
    .port_info 12 /INPUT 1 "branch";
    .port_info 13 /INPUT 2 "alu_op";
    .port_info 14 /OUTPUT 32 "alu_result";
    .port_info 15 /OUTPUT 32 "rs2_out";
    .port_info 16 /OUTPUT 5 "rd_out";
    .port_info 17 /OUTPUT 1 "branch_taken";
    .port_info 18 /OUTPUT 32 "pc_branch";
    .port_info 19 /OUTPUT 1 "reg_write_out";
    .port_info 20 /OUTPUT 1 "mem_read_out";
    .port_info 21 /OUTPUT 1 "mem_write_out";
    .port_info 22 /OUTPUT 1 "mem_to_reg_out";
o00000245b7fb8408 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
L_00000245b7f99b30 .functor BUFZ 32, o00000245b7fb8408, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
o00000245b7fb86d8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
L_00000245b7f9a5b0 .functor BUFZ 5, o00000245b7fb86d8, C4<00000>, C4<00000>, C4<00000>;
o00000245b7fb8738 .functor BUFZ 1, C4<z>; HiZ drive
L_00000245b7f9a9a0 .functor BUFZ 1, o00000245b7fb8738, C4<0>, C4<0>, C4<0>;
o00000245b7fb85b8 .functor BUFZ 1, C4<z>; HiZ drive
L_00000245b7f99e40 .functor BUFZ 1, o00000245b7fb85b8, C4<0>, C4<0>, C4<0>;
o00000245b7fb8678 .functor BUFZ 1, C4<z>; HiZ drive
L_00000245b7f9a2a0 .functor BUFZ 1, o00000245b7fb8678, C4<0>, C4<0>, C4<0>;
o00000245b7fb8618 .functor BUFZ 1, C4<z>; HiZ drive
L_00000245b7f99f90 .functor BUFZ 1, o00000245b7fb8618, C4<0>, C4<0>, C4<0>;
v00000245b7fa41f0_0 .net "alu_ctrl", 3 0, v00000245b7f72d00_0;  1 drivers
v00000245b7fa4150_0 .net "alu_in2", 31 0, L_00000245b8005350;  1 drivers
o00000245b7fb7fe8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000245b7fa40b0_0 .net "alu_op", 1 0, o00000245b7fb7fe8;  0 drivers
v00000245b7fa4470_0 .net "alu_result", 31 0, v00000245b7f728c0_0;  1 drivers
o00000245b7fb8588 .functor BUFZ 1, C4<z>; HiZ drive
v00000245b7fa3570_0 .net "alu_src", 0 0, o00000245b7fb8588;  0 drivers
o00000245b7fb8318 .functor BUFZ 1, C4<z>; HiZ drive
v00000245b7fa3bb0_0 .net "branch", 0 0, o00000245b7fb8318;  0 drivers
v00000245b7fa43d0_0 .net "branch_taken", 0 0, v00000245b7fa3480_0;  1 drivers
o00000245b7fb8018 .functor BUFZ 3, C4<zzz>; HiZ drive
v00000245b7fa3c50_0 .net "funct3", 2 0, o00000245b7fb8018;  0 drivers
o00000245b7fb8048 .functor BUFZ 1, C4<z>; HiZ drive
v00000245b7fa37f0_0 .net "funct7", 0 0, o00000245b7fb8048;  0 drivers
o00000245b7fb8378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000245b7fa3930_0 .net "imm", 31 0, o00000245b7fb8378;  0 drivers
v00000245b7fa3610_0 .net "mem_read", 0 0, o00000245b7fb85b8;  0 drivers
v00000245b7fa4330_0 .net "mem_read_out", 0 0, L_00000245b7f99e40;  1 drivers
v00000245b7fa3cf0_0 .net "mem_to_reg", 0 0, o00000245b7fb8618;  0 drivers
v00000245b7fa3d90_0 .net "mem_to_reg_out", 0 0, L_00000245b7f99f90;  1 drivers
v00000245b7fa3e30_0 .net "mem_write", 0 0, o00000245b7fb8678;  0 drivers
v00000245b7fa4290_0 .net "mem_write_out", 0 0, L_00000245b7f9a2a0;  1 drivers
o00000245b7fb83a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000245b7fa36b0_0 .net "pc", 31 0, o00000245b7fb83a8;  0 drivers
v00000245b7fa3750_0 .net "pc_branch", 31 0, v00000245b7fa3f70_0;  1 drivers
v00000245b7fa39d0_0 .net "rd", 4 0, o00000245b7fb86d8;  0 drivers
v00000245b7fa3890_0 .net "rd_out", 4 0, L_00000245b7f9a5b0;  1 drivers
v00000245b8005c10_0 .net "reg_write", 0 0, o00000245b7fb8738;  0 drivers
v00000245b8006610_0 .net "reg_write_out", 0 0, L_00000245b7f9a9a0;  1 drivers
o00000245b7fb8168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000245b8006250_0 .net "rs1_data", 31 0, o00000245b7fb8168;  0 drivers
v00000245b8004c70_0 .net "rs2_data", 31 0, o00000245b7fb8408;  0 drivers
v00000245b8005210_0 .net "rs2_out", 31 0, L_00000245b7f99b30;  1 drivers
v00000245b8006390_0 .net "zero", 0 0, L_00000245b8006430;  1 drivers
L_00000245b8005350 .functor MUXZ 32, o00000245b7fb8408, o00000245b7fb8378, o00000245b7fb8588, C4<>;
S_00000245b7faa000 .scope module, "alu_ctrl_unit" "alu_control" 2 42, 3 1 0, S_00000245b7facfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
v00000245b7f72d00_0 .var "alu_ctrl", 3 0;
v00000245b7faa190_0 .net "alu_op", 1 0, o00000245b7fb7fe8;  alias, 0 drivers
v00000245b7faa230_0 .net "funct3", 2 0, o00000245b7fb8018;  alias, 0 drivers
v00000245b7faa2d0_0 .net "funct7", 0 0, o00000245b7fb8048;  alias, 0 drivers
E_00000245b7f97db0 .event anyedge, v00000245b7faa190_0, v00000245b7faa230_0, v00000245b7faa2d0_0;
S_00000245b7f72550 .scope module, "alu_unit" "alu" 2 50, 4 1 0, S_00000245b7facfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "alu_ctrl";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
L_00000245b8006878 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000245b7faa370_0 .net/2u *"_ivl_0", 31 0, L_00000245b8006878;  1 drivers
v00000245b7f726e0_0 .net "a", 31 0, o00000245b7fb8168;  alias, 0 drivers
v00000245b7f72780_0 .net "alu_ctrl", 3 0, v00000245b7f72d00_0;  alias, 1 drivers
v00000245b7f72820_0 .net "b", 31 0, L_00000245b8005350;  alias, 1 drivers
v00000245b7f728c0_0 .var "result", 31 0;
v00000245b7fa31b0_0 .net "zero", 0 0, L_00000245b8006430;  alias, 1 drivers
E_00000245b7f97d70 .event anyedge, v00000245b7f72d00_0, v00000245b7f726e0_0, v00000245b7f72820_0;
L_00000245b8006430 .cmp/eq 32, v00000245b7f728c0_0, L_00000245b8006878;
S_00000245b7fa3250 .scope module, "bu" "branch_unit" 2 59, 5 1 0, S_00000245b7facfe0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "rs2";
    .port_info 2 /INPUT 32 "imm";
    .port_info 3 /INPUT 32 "pc";
    .port_info 4 /INPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "branch_taken";
    .port_info 6 /OUTPUT 32 "pc_branch";
v00000245b7fa33e0_0 .net "branch", 0 0, o00000245b7fb8318;  alias, 0 drivers
v00000245b7fa3480_0 .var "branch_taken", 0 0;
v00000245b7fa3a70_0 .net "imm", 31 0, o00000245b7fb8378;  alias, 0 drivers
v00000245b7fa3b10_0 .net "pc", 31 0, o00000245b7fb83a8;  alias, 0 drivers
v00000245b7fa3f70_0 .var "pc_branch", 31 0;
v00000245b7fa4010_0 .net "rs1", 31 0, o00000245b7fb8168;  alias, 0 drivers
v00000245b7fa3ed0_0 .net "rs2", 31 0, o00000245b7fb8408;  alias, 0 drivers
E_00000245b7f986f0/0 .event anyedge, v00000245b7fa33e0_0, v00000245b7f726e0_0, v00000245b7fa3ed0_0, v00000245b7fa3b10_0;
E_00000245b7f986f0/1 .event anyedge, v00000245b7fa3a70_0;
E_00000245b7f986f0 .event/or E_00000245b7f986f0/0, E_00000245b7f986f0/1;
    .scope S_00000245b7faa000;
T_0 ;
    %wait E_00000245b7f97db0;
    %load/vec4 v00000245b7faa190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.4;
T_0.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.4;
T_0.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v00000245b7faa230_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.10;
T_0.5 ;
    %load/vec4 v00000245b7faa2d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.11, 8;
    %pushi/vec4 6, 0, 4;
    %jmp/1 T_0.12, 8;
T_0.11 ; End of true expr.
    %pushi/vec4 2, 0, 4;
    %jmp/0 T_0.12, 8;
 ; End of false expr.
    %blend;
T_0.12;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.10;
T_0.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.10;
T_0.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.10;
T_0.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v00000245b7f72d00_0, 0, 4;
    %jmp T_0.10;
T_0.10 ;
    %pop/vec4 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000245b7f72550;
T_1 ;
    %wait E_00000245b7f97d70;
    %load/vec4 v00000245b7f72780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v00000245b7f726e0_0;
    %load/vec4 v00000245b7f72820_0;
    %and;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v00000245b7f726e0_0;
    %load/vec4 v00000245b7f72820_0;
    %or;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v00000245b7f726e0_0;
    %load/vec4 v00000245b7f72820_0;
    %add;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v00000245b7f726e0_0;
    %load/vec4 v00000245b7f72820_0;
    %sub;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v00000245b7f726e0_0;
    %load/vec4 v00000245b7f72820_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.8, 8;
T_1.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.8, 8;
 ; End of false expr.
    %blend;
T_1.8;
    %store/vec4 v00000245b7f728c0_0, 0, 32;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000245b7fa3250;
T_2 ;
    %wait E_00000245b7f986f0;
    %load/vec4 v00000245b7fa33e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.2, 9;
    %load/vec4 v00000245b7fa4010_0;
    %load/vec4 v00000245b7fa3ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000245b7fa3480_0, 0, 1;
    %load/vec4 v00000245b7fa3b10_0;
    %load/vec4 v00000245b7fa3a70_0;
    %add;
    %store/vec4 v00000245b7fa3f70_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000245b7fa3480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000245b7fa3f70_0, 0, 32;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "exstagetop.v";
    "./alucontrol.v";
    "./alu.v";
    "./branch_unit.v";
