<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3659" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3659{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3659{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3659{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3659{left:70px;bottom:1084px;}
#t5_3659{left:96px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3659{left:96px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_3659{left:70px;bottom:1045px;}
#t8_3659{left:96px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-1.3px;}
#t9_3659{left:96px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ta_3659{left:96px;bottom:1014px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tb_3659{left:70px;bottom:988px;}
#tc_3659{left:96px;bottom:991px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#td_3659{left:70px;bottom:965px;}
#te_3659{left:96px;bottom:969px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tf_3659{left:96px;bottom:952px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_3659{left:96px;bottom:935px;letter-spacing:-0.14px;}
#th_3659{left:70px;bottom:909px;}
#ti_3659{left:96px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#tj_3659{left:96px;bottom:895px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#tk_3659{left:70px;bottom:827px;letter-spacing:0.15px;}
#tl_3659{left:151px;bottom:827px;letter-spacing:0.19px;word-spacing:-1.03px;}
#tm_3659{left:150px;bottom:801px;letter-spacing:0.21px;word-spacing:-0.04px;}
#tn_3659{left:70px;bottom:776px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_3659{left:70px;bottom:759px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_3659{left:70px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tq_3659{left:70px;bottom:726px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_3659{left:70px;bottom:699px;}
#ts_3659{left:96px;bottom:703px;letter-spacing:-0.16px;word-spacing:-0.75px;}
#tt_3659{left:447px;bottom:703px;letter-spacing:-0.15px;word-spacing:-0.74px;}
#tu_3659{left:96px;bottom:686px;letter-spacing:-0.15px;word-spacing:-0.59px;}
#tv_3659{left:96px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_3659{left:70px;bottom:643px;}
#tx_3659{left:96px;bottom:646px;letter-spacing:-0.16px;word-spacing:-0.69px;}
#ty_3659{left:355px;bottom:646px;letter-spacing:-0.13px;word-spacing:-0.7px;}
#tz_3659{left:96px;bottom:629px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_3659{left:70px;bottom:603px;}
#t11_3659{left:96px;bottom:606px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t12_3659{left:96px;bottom:582px;}
#t13_3659{left:122px;bottom:582px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_3659{left:122px;bottom:565px;letter-spacing:-0.17px;}
#t15_3659{left:96px;bottom:541px;}
#t16_3659{left:122px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t17_3659{left:70px;bottom:514px;}
#t18_3659{left:96px;bottom:518px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t19_3659{left:296px;bottom:518px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1a_3659{left:70px;bottom:491px;}
#t1b_3659{left:96px;bottom:495px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_3659{left:293px;bottom:495px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t1d_3659{left:70px;bottom:469px;}
#t1e_3659{left:96px;bottom:472px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1f_3659{left:433px;bottom:472px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3659{left:70px;bottom:446px;}
#t1h_3659{left:96px;bottom:449px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t1i_3659{left:396px;bottom:449px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1j_3659{left:70px;bottom:423px;}
#t1k_3659{left:96px;bottom:426px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1l_3659{left:431px;bottom:426px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1m_3659{left:96px;bottom:409px;letter-spacing:-0.14px;}
#t1n_3659{left:70px;bottom:383px;}
#t1o_3659{left:96px;bottom:386px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1p_3659{left:347px;bottom:386px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1q_3659{left:96px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_3659{left:70px;bottom:311px;letter-spacing:0.14px;}
#t1s_3659{left:152px;bottom:311px;letter-spacing:0.15px;}
#t1t_3659{left:70px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_3659{left:70px;bottom:270px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1v_3659{left:70px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1w_3659{left:70px;bottom:229px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1x_3659{left:70px;bottom:203px;}
#t1y_3659{left:96px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1z_3659{left:96px;bottom:182px;}
#t20_3659{left:122px;bottom:182px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t21_3659{left:122px;bottom:165px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t22_3659{left:96px;bottom:140px;}
#t23_3659{left:122px;bottom:140px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t24_3659{left:122px;bottom:124px;letter-spacing:-0.14px;word-spacing:-0.42px;}

.s1_3659{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3659{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3659{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_3659{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3659{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3659{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s7_3659{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3659" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3659Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3659" style="-webkit-user-select: none;"><object width="935" height="1210" data="3659/3659.svg" type="image/svg+xml" id="pdf3659" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3659" class="t s1_3659">Vol. 3B </span><span id="t2_3659" class="t s1_3659">18-27 </span>
<span id="t3_3659" class="t s2_3659">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3659" class="t s3_3659">• </span><span id="t5_3659" class="t s4_3659">The processor will not disable the DS save area when the buffer is full and the circular mode has not been </span>
<span id="t6_3659" class="t s4_3659">selected. The current DS setting must be retained and restored by the ISR on exit. </span>
<span id="t7_3659" class="t s3_3659">• </span><span id="t8_3659" class="t s4_3659">After reading the data in the appropriate buffer, up to but not including the current index into the buffer, the ISR </span>
<span id="t9_3659" class="t s4_3659">must reset the buffer index to the beginning of the buffer. Otherwise, everything up to the index will look like </span>
<span id="ta_3659" class="t s4_3659">new entries upon the next invocation of the ISR. </span>
<span id="tb_3659" class="t s3_3659">• </span><span id="tc_3659" class="t s4_3659">The ISR must clear the mask bit in the performance counter LVT entry. </span>
<span id="td_3659" class="t s3_3659">• </span><span id="te_3659" class="t s4_3659">The ISR must re-enable the counters to count via IA32_PERF_GLOBAL_CTRL/IA32_PERF_GLOBAL_OVF_CTRL </span>
<span id="tf_3659" class="t s4_3659">if it is servicing an overflow PMI due to PEBS (or via CCCR's ENABLE bit on processor based on Intel NetBurst </span>
<span id="tg_3659" class="t s4_3659">microarchitecture). </span>
<span id="th_3659" class="t s3_3659">• </span><span id="ti_3659" class="t s4_3659">The Pentium 4 Processor and Intel Xeon Processor mask PMIs upon receiving an interrupt. Clear this condition </span>
<span id="tj_3659" class="t s4_3659">before leaving the interrupt handler. </span>
<span id="tk_3659" class="t s5_3659">18.5 </span><span id="tl_3659" class="t s5_3659">LAST BRANCH, INTERRUPT, AND EXCEPTION RECORDING (INTEL® CORE™ 2 </span>
<span id="tm_3659" class="t s5_3659">DUO AND INTEL ATOM® PROCESSORS) </span>
<span id="tn_3659" class="t s4_3659">The Intel Core 2 Duo processor family and Intel Xeon processors based on Intel Core microarchitecture or </span>
<span id="to_3659" class="t s4_3659">enhanced Intel Core microarchitecture provide last branch interrupt and exception recording. The facilities </span>
<span id="tp_3659" class="t s4_3659">described in this section also apply to 45 nm and 32 nm Intel Atom processors. These capabilities are similar to </span>
<span id="tq_3659" class="t s4_3659">those found in Pentium 4 processors, including support for the following facilities: </span>
<span id="tr_3659" class="t s3_3659">• </span><span id="ts_3659" class="t s6_3659">Debug Trace and Branch Recording Control — </span><span id="tt_3659" class="t s4_3659">The IA32_DEBUGCTL MSR provide bit fields for software to </span>
<span id="tu_3659" class="t s4_3659">configure mechanisms related to debug trace, branch recording, branch trace store, and performance counter </span>
<span id="tv_3659" class="t s4_3659">operations. See Section 18.4.1 for a description of the flags. See Figure 18-3 for the MSR layout. </span>
<span id="tw_3659" class="t s3_3659">• </span><span id="tx_3659" class="t s6_3659">Last branch record (LBR) stack — </span><span id="ty_3659" class="t s4_3659">There are a collection of MSR pairs that store the source and destination </span>
<span id="tz_3659" class="t s4_3659">addresses related to recently executed branches. See Section 18.5.1. </span>
<span id="t10_3659" class="t s3_3659">• </span><span id="t11_3659" class="t s6_3659">Monitoring and single-stepping of branches, exceptions, and interrupts </span>
<span id="t12_3659" class="t s4_3659">— </span><span id="t13_3659" class="t s4_3659">See Section 18.4.2 and Section 18.4.3. In addition, the ability to freeze the LBR stack on a PMI request is </span>
<span id="t14_3659" class="t s4_3659">available. </span>
<span id="t15_3659" class="t s4_3659">— </span><span id="t16_3659" class="t s4_3659">45 nm and 32 nm Intel Atom processors clear the TR flag when the FREEZE_LBRS_ON_PMI flag is set. </span>
<span id="t17_3659" class="t s3_3659">• </span><span id="t18_3659" class="t s6_3659">Branch trace messages — </span><span id="t19_3659" class="t s4_3659">See Section 18.4.4. </span>
<span id="t1a_3659" class="t s3_3659">• </span><span id="t1b_3659" class="t s6_3659">Last exception records — </span><span id="t1c_3659" class="t s4_3659">See Section 18.13.3. </span>
<span id="t1d_3659" class="t s3_3659">• </span><span id="t1e_3659" class="t s6_3659">Branch trace store and CPL-qualified BTS — </span><span id="t1f_3659" class="t s4_3659">See Section 18.4.5. </span>
<span id="t1g_3659" class="t s3_3659">• </span><span id="t1h_3659" class="t s6_3659">FREEZE_LBRS_ON_PMI flag (bit 11) — </span><span id="t1i_3659" class="t s4_3659">see Section 18.4.7 for legacy Freeze_LBRs_On_PMI operation. </span>
<span id="t1j_3659" class="t s3_3659">• </span><span id="t1k_3659" class="t s6_3659">FREEZE_PERFMON_ON_PMI flag (bit 12) — </span><span id="t1l_3659" class="t s4_3659">see Section 18.4.7 for legacy Freeze_Perfmon_On_PMI </span>
<span id="t1m_3659" class="t s4_3659">operation. </span>
<span id="t1n_3659" class="t s3_3659">• </span><span id="t1o_3659" class="t s6_3659">FREEZE_WHILE_SMM (bit 14) — </span><span id="t1p_3659" class="t s4_3659">FREEZE_WHILE_SMM is supported if IA32_PERF_CAPABIL- </span>
<span id="t1q_3659" class="t s4_3659">ITIES.FREEZE_WHILE_SMM[Bit 12] is reporting 1. See Section 18.4.1. </span>
<span id="t1r_3659" class="t s7_3659">18.5.1 </span><span id="t1s_3659" class="t s7_3659">LBR Stack </span>
<span id="t1t_3659" class="t s4_3659">The last branch record stack and top-of-stack (TOS) pointer MSRs are supported across Intel Core 2, Intel Atom </span>
<span id="t1u_3659" class="t s4_3659">processor families, and Intel processors based on Intel NetBurst microarchitecture. </span>
<span id="t1v_3659" class="t s4_3659">Four pairs of MSRs are supported in the LBR stack for Intel Core 2 processors families and Intel processors based </span>
<span id="t1w_3659" class="t s4_3659">on Intel NetBurst microarchitecture: </span>
<span id="t1x_3659" class="t s3_3659">• </span><span id="t1y_3659" class="t s6_3659">Last Branch Record (LBR) Stack </span>
<span id="t1z_3659" class="t s4_3659">— </span><span id="t20_3659" class="t s4_3659">MSR_LASTBRANCH_0_FROM_IP (address 40H) through MSR_LASTBRANCH_3_FROM_IP (address 43H) </span>
<span id="t21_3659" class="t s4_3659">store source addresses </span>
<span id="t22_3659" class="t s4_3659">— </span><span id="t23_3659" class="t s4_3659">MSR_LASTBRANCH_0_TO_IP (address 60H) through MSR_LASTBRANCH_3_TO_IP (address 63H) store </span>
<span id="t24_3659" class="t s4_3659">destination addresses </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
