module Mux_Division 
import Global::DW;
(
	input logic [DW_2:0]A,
	input	logic [DW-1:0]Wire_Qm,M, 
	input logic Sel,
	
	output logic [DW_2:0]P

);
reg [DW-1:0] Out_Aux;
always_comb begin 
	if(Sel)
		Out_Aux = {(Wire_Qm + M),A[DW-1:1],1'b0};
	else
		Out_Aux = {A[DW_2-1:1],1'b1};
end
assign P = Out_Aux;

endmodule 