git clone --depth 1 --no-tags https://github.com/atoumdesign/VHDL_101.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464637312
git clone --depth 1 --no-tags https://github.com/Marlone-Princeton/caravelproj_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463495128
git clone --depth 1 --no-tags https://github.com/MasterBabol/simple-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463513414
git clone --depth 1 --no-tags https://github.com/navaneethans/VGA_display.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463453895
git clone --depth 1 --no-tags https://github.com/psrpsrpsr/ahead_adder4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461110350
git clone --depth 1 --no-tags https://github.com/lardie35/ca_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/458944032
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460605011
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/fpga_debouncer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/461086546
git clone --depth 1 --no-tags https://github.com/grifatron/Lab4CA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460518916
git clone --depth 1 --no-tags https://github.com/patwarind/Conventional_Algorithm_for_Multiplication.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462931718
git clone --depth 1 --no-tags https://github.com/jpperezm/DDP_2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/462679068
git clone --depth 1 --no-tags https://github.com/JasonOsborn/Convolution.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467712934
git clone --depth 1 --no-tags https://github.com/vignesh24g/verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467906611
git clone --depth 1 --no-tags https://github.com/b-aishpatil/Design-and-Simulation-of-Frequency-Divider-Circuit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467931975
git clone --depth 1 --no-tags https://github.com/farit235/MPSIS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465440748
git clone --depth 1 --no-tags https://github.com/nnmai-3108/ASMD-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465340014
git clone --depth 1 --no-tags https://github.com/Goshisanniichi/ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465914139
git clone --depth 1 --no-tags https://github.com/prajwalgekkouga/XOR_Inference_TsetlinMachine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468367598
git clone --depth 1 --no-tags https://github.com/theja-agaram/Up-Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466720802
git clone --depth 1 --no-tags https://github.com/Fe-56/50.002-Computation-Structures---1D-Project-16-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/467326624
git clone --depth 1 --no-tags https://github.com/zgw598243565/ImageCreate.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/456764167
git clone --depth 1 --no-tags https://github.com/Tonix22/FPGA_CUSTOM_UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465482462
git clone --depth 1 --no-tags https://github.com/ajebec33/Lab4-ALU-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465140676
git clone --depth 1 --no-tags https://github.com/dillmw/lab4_comparch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465167287
git clone --depth 1 --no-tags https://github.com/5ei74R0/course_archive-com-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465177861
git clone --depth 1 --no-tags https://github.com/kwiltsey/Lab-4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/465552585
git clone --depth 1 --no-tags https://github.com/DrJosh9000/mac2hdmi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464047548
git clone --depth 1 --no-tags https://github.com/rileydturner/basys3-reaction-game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463018590
git clone --depth 1 --no-tags https://github.com/Poojasharma1301/Elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463947567
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/UCloD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464094143
git clone --depth 1 --no-tags https://github.com/ahadali-10x/RISC-V-Pipeline-5-Stage-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464124470
git clone --depth 1 --no-tags https://github.com/antares511/vlsi-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463781954
git clone --depth 1 --no-tags https://github.com/arighnadebkiit/design-space-exploration-matrix-convolution-operation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/463555432
git clone --depth 1 --no-tags https://github.com/tarung65/NNTORTKL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466568251
git clone --depth 1 --no-tags https://github.com/ryanholz/VLSI2Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/466303148
git clone --depth 1 --no-tags https://github.com/LucasZatta/DirectoryBasedCacheCoherence.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/457555925
git clone --depth 1 --no-tags https://github.com/ajoucircuit/AES-RSA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459476580
git clone --depth 1 --no-tags https://github.com/nicks96432/CA2021fall.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/459404694
git clone --depth 1 --no-tags https://github.com/Chengwu0203/ICDC_LBP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460306277
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2005.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460337676
git clone --depth 1 --no-tags https://github.com/hong1019tu/IC2020.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/460344440
git clone --depth 1 --no-tags https://github.com/Ronan-Harkins/COMarch_Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/464960640
git clone --depth 1 --no-tags https://github.com/epsilon537/boxlambda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473564418
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/a2o.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474094379
git clone --depth 1 --no-tags https://github.com/efabless/clear.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472066000
git clone --depth 1 --no-tags https://github.com/alknvl/axis_udp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470158975
git clone --depth 1 --no-tags https://github.com/KasuganoSoraaa/simple-AXI2AHB-bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470841665
git clone --depth 1 --no-tags https://github.com/Wren6991/TwoWireDebug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469395973
git clone --depth 1 --no-tags https://github.com/JefferyLi0903/MMC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472200725
git clone --depth 1 --no-tags https://github.com/farbius/dsp_xilinx_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469867893
git clone --depth 1 --no-tags https://github.com/def-saizi-baka/Digital_Logic_FPGA_final_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468813844
git clone --depth 1 --no-tags https://github.com/Enter-tainer/simplerv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468796522
git clone --depth 1 --no-tags https://github.com/Milo-F/PCIe_AXI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474880865
git clone --depth 1 --no-tags https://github.com/q3k/qf100.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470571815
git clone --depth 1 --no-tags https://github.com/Adham-Mohamed-Ahmed-Abd-Elrahim/Pipelined_MIPS_32-bit_harvard-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474015133
git clone --depth 1 --no-tags https://github.com/SAFEERHYDER/FPGA_Ultrasound_DAS_Beamformer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474316680
git clone --depth 1 --no-tags https://github.com/juj/HDMI_testikuva.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470328960
git clone --depth 1 --no-tags https://github.com/ypctw/ICDC-undergrad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472056297
git clone --depth 1 --no-tags https://github.com/yxgi5/modbus_rtu_slave.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474898538
git clone --depth 1 --no-tags https://github.com/Hagiwara-shc/marmot_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470401923
git clone --depth 1 --no-tags https://github.com/ENJOU1224/RV32I_Course_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473504690
git clone --depth 1 --no-tags https://github.com/JulienOury/ChristmasTreeController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468755927
git clone --depth 1 --no-tags https://github.com/flystandard1/CNN_hardware_ECE1718_UofT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472091983
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-ADPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473213142
git clone --depth 1 --no-tags https://github.com/xinoip/verilog-atpg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470045893
git clone --depth 1 --no-tags https://github.com/OpenPOWERFoundation/a2p.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473739313
git clone --depth 1 --no-tags https://github.com/Mast3rSoda/project_SalVal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475134045
git clone --depth 1 --no-tags https://github.com/mbalestrini/caravel_hack_soc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470816788
git clone --depth 1 --no-tags https://github.com/themql/FPGA_MCU_SPI_COM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473686629
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Joust2_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474837611
git clone --depth 1 --no-tags https://github.com/liangliang678/UCAS_NSCSCC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470582568
git clone --depth 1 --no-tags https://github.com/briankwon123/FPGA_2048_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/468905292
git clone --depth 1 --no-tags https://github.com/htfab/asicle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470619013
git clone --depth 1 --no-tags https://github.com/felixchao/IC_Contest_University.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473893311
git clone --depth 1 --no-tags https://github.com/vsdevaraddi/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471933052
git clone --depth 1 --no-tags https://github.com/christianreivan/DQN-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471803549
git clone --depth 1 --no-tags https://github.com/hdlguy/arty_mac_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469449953
git clone --depth 1 --no-tags https://github.com/Milo-F/VLC_UOFDM_T.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472185871
git clone --depth 1 --no-tags https://github.com/Marianasls/SD-22.1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474073346
git clone --depth 1 --no-tags https://github.com/uwsampl/lakeroad-evaluation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470705698
git clone --depth 1 --no-tags https://github.com/darfpga/vhdl_joust2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/470353855
git clone --depth 1 --no-tags https://github.com/vlsi-nanocomputing/risc-v-lim-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/469124769
git clone --depth 1 --no-tags https://github.com/steve-aurifexlabs/mpw5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472499258
git clone --depth 1 --no-tags https://github.com/kyle65463/CA2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472588497
git clone --depth 1 --no-tags https://github.com/a7med7asan15/usb_phy_verif.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472877876
git clone --depth 1 --no-tags https://github.com/letyrsl/trabalho5-sistemas.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472568046
git clone --depth 1 --no-tags https://github.com/xinzwang/pipline-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473511254
git clone --depth 1 --no-tags https://github.com/Howard-Liang/ICDC2019_univ_cell_based.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/475102684
git clone --depth 1 --no-tags https://github.com/subhendudash02/EEE4019-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474582223
git clone --depth 1 --no-tags https://github.com/deepware-ai/SEAsynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/474346912
git clone --depth 1 --no-tags https://github.com/christianreivan/Q-learning-Accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471806202
git clone --depth 1 --no-tags https://github.com/stefaniaskorda/ntua-CMOS-VLSI-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471000910
git clone --depth 1 --no-tags https://github.com/yxgi5/axis_passthrough_monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473414894
git clone --depth 1 --no-tags https://github.com/dzx-dzx/ME_AB2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/472895292
git clone --depth 1 --no-tags https://github.com/RichardYann/eyeriss_v1-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/473016942
git clone --depth 1 --no-tags https://github.com/Bynaryman/wrapped_teras.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471433884
git clone --depth 1 --no-tags https://github.com/sivaramprasanth/Vector_coprocessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/471769891
