// Seed: 4163854699
module module_0;
  reg id_2, id_3;
  assign module_1.id_1 = 0;
  always if (1) id_3 <= 1;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    output wor id_4,
    input wand id_5,
    input supply1 id_6,
    input supply0 id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10
    , id_15,
    output tri0 id_11,
    input wor id_12,
    input supply0 id_13
);
  always if (id_5 - 1) id_0 = id_8;
  assign id_2 = id_15;
  module_0 modCall_1 ();
endmodule
