
stratus_hls 17.20-p100  (88533.190925)
Copyright (c) 2018 Cadence Design Systems, Inc. All rights reserved worldwide.

        00481: -D is set to "__x86_64__, STRATUS=1, STRATUS_HLS=1, CYNTHESIZER,
        00481.   CYNTHHL, DPO_AUTO_EXPR=1, BDW_RTL_dut_DPO_AUTO_EXPR=1, LAT=3".
        00481: -I is set to "., bdw_work/wrappers,
        00481.   /opt/cadence/STRATUS172/share/stratus/include,
        00481.   /opt/cadence/STRATUS172/share/stratus/include/std,
        00481.   /opt/cadence/STRATUS172/share/stratus/include,
        00481.   /opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include".
        00481: -U is not set.
        00481: --abort_level is set to "FATAL".
        00481: --allow_pipeline_loop_expansion is set to "on".
        00481: --attrib_value is not set.
        00481: --balance_expr is set to "off".
        00481: --cachelib is set to "on".
        00481: --cachelib_dir is not set.
        00481: --cap_table_file is not set.
        00481: --clock_period is set to "2.750".
        00481: --comm_subexp_elim is set to "off".
        00481: --constrain_multiport_mem_distance is set to "on".
        00481: --cycle_slack is set to "0.000".
        00481: --default_input_delay is set to "0.100".
        00481: --default_protocol is set to "off".
        00481: --dont_ungroup_name is not set.
        00481: --dont_ungroup_type is set to "none".
        00481: --dpopt_auto is set to "expr".
        00481: --dpopt_effort is set to "normal".
        00481: --dpopt_with_enable is set to "off".
        00481: --eco_baseline is not set.
        00481: --eco_sharing is set to "off".
        00481: --fail_level is set to "ERROR".
        00481: --fixed_reset is set to "off".
        00481: --flatten_arrays is set to "none".
        00481: --fpga_dsp_latency is set to "2".
        00481: --fpga_dsp_min_widths is set to "12,12".
        00481: --fpga_part is not set.
        00481: --fpga_tool is not set.
        00481: --fpga_use_dsp is set to "off".
        00481: --global_state_encoding is set to "binary".
        00481: --help is not set.
        00481: --hls_config is set to "DPO_AUTO_EXPR".
        00481: --hls_module is set to "dut".
        00481: --ignore_cells is not set.
        00481: --inline_partial_constants is set to "off".
        00481: --interconnect_mode is set to "wireload".
        00481: --lef_library is not set.
        00481: --logfile is set to "bdw_work/modules/dut/DPO_AUTO_EXPR/stratus_hls.log".
        00481: --lsb_trimming is set to "off".
        00481: --message_detail is set to "0".
        00481: --message_level is not set.
        00481: --message_suppress is not set.
        00481: --method_processing is set to "synthesize".
        00481: --number_of_routing_layers is not set.
        00481: --output is set to "dut_rtl.cc".
        00481: --output_dir is set to "bdw_work/modules/dut/DPO_AUTO_EXPR".
        00481: --output_style_fp_rtl_same_arch is set to "off".
        00481: --output_style_fsm_increment is set to "on".
        00481: --output_style_mem is set to "array".
        00481: --output_style_merge_cases is set to "on".
        00481: --output_style_multi_cycle_parts is set to "generic".
        00481: --output_style_mux is set to "impl_case".
        00481: --output_style_parts is set to "rtl".
        00481: --output_style_reset_all is set to "off".
        00481: --output_style_reset_all_async is set to "off".
        00481: --output_style_reset_all_sync is set to "off".
        00481: --output_style_separate_behaviors is set to "off".
        00481: --output_style_separate_memories is set to "off".
        00481: --output_style_starc is set to "S2.2.2.2,S2.2.3.1,S2.3.1.1".
        00481: --output_style_structure_only is set to "off".
        00481: --output_style_two_part_fsm is set to "on".
        00481: --output_style_ungroup_parts is set to "on".
        00481: --parts_effort is set to "high".
        00481: --parts_lib is not set.
        00481: --parts_lib_path is not set.
        00481: --path_delay_limit is set to "140".
        00481: --path_delay_limit_unshare_regs is set to "on".
        00481: --port_conns is set to "named".
        00481: --power is set to "off".
        00481: --power_clock_gating is set to "off".
        00481: --power_fsm is set to "off".
        00481: --power_memory is set to "off".
        00481: --prints is set to "on".
        00481: --project is set to "project.tcl".
        00481: --qrc_tech_file is not set.
        00481: --register_fsm_mux_selects is set to "on".
        00481: --retimed_parts is set to "on".
        00481: --rtl_annotation is set to "off".
        00481: --run_through is set to "rtl".
        00481: --scale_of_cap_per_unit_len is not set.
        00481: --scale_of_res_per_unit_len is not set.
        00481: --sched_analysis is set to "on_failure".
        00481: --sched_asap is set to "off".
        00481: --sched_effort is set to "high".
        00481: --sharing_effort_parts is set to "high".
        00481: --sharing_effort_regs is set to "high".
        00481: --shift_trimming is set to "standard".
        00481: --simple_index_mapping is set to "off".
        00481: --split_add is set to "0".
        00481: --split_multiply is set to "0".
        00481: --src_file is set to "dut.cc".
        00481: --summary_level is set to "WARNING".
        00481: --switch_optimizer is set to "on".
        00481: --tech_lib is set to "/opt/cadence/STRATUS172/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib".
        00481: --timing_aggression is set to "off".
        00481: --undef_func is set to "warn".
        00481: --unroll_loops is set to "off".
        00481: --verilog_dialect is set to "1995".
        00481: --wait_for_license is set to "off".
        00481: --wireload is set to "none".
   NOTE 03065: Control flow zipping is enabled
   NOTE 01483: Using cmdesigner 2017.1.02.7993 (10071301).
   NOTE 01727: Using Genus 17.11-s014_1.

        01425: Loading design and library files:
        01279:   All time values are in "ns".
   NOTE 01277:   Using a clock period of 2.750.

WARNING 02847: Ignoring contents of file
WARNING 02847.   '</opt/cadence/STRATUS172/tools.lnx86/stratus/systemc/2.3/include/systemc>'.

        01824:     Physical estimation options:
        01825:       interconnect_mode .......... wireload
        01825:       techlib ....................
        01825.         /opt/cadence/STRATUS172/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib
        01825:       wireload ................... none
        00967:   Processing library
        02788:       Using cached results for cyn_reg_estimate
        01472:       Register Metrics:
        01440:          Register Type          Area                Delay
        01440.         --------------   -------------------   ---------------
        01440.         EN SS SC AS AC   Total   Comb    Seq     Prop    Setup
        01440.         -- -- -- -- --   -----  -----  -----   ------   ------
        01438:          0  0  0  0  0     5.5    0.0    5.5    0.114    0.066
        01438:          0  0  0  0  1     6.2    0.0    6.2    0.131    0.067
        01438:          0  0  0  1  0     6.5    0.0    6.5    0.127    0.067
        01438:          0  0  0  1  1    12.0    0.7   11.3    0.141    0.098
        01438:          0  0  1  0  0     6.8    1.4    5.5    0.114    0.123
        01438:          0  0  1  0  1     7.5    1.4    6.2    0.131    0.125
        01438:          0  0  1  1  0     7.9    1.0    6.8    0.161    0.089
        01438:          0  0  1  1  1    12.3    1.0   11.3    0.141    0.106
        01438:          0  1  0  0  0     6.8    1.4    5.5    0.114    0.104
        01438:          0  1  0  0  1     7.5    1.4    6.2    0.131    0.105
        01438:          0  1  0  1  0     7.9    1.0    6.8    0.161    0.100
        01438:          0  1  0  1  1    12.3    1.0   11.3    0.141    0.115
        01438:          0  1  1  0  0     7.5    2.1    5.5    0.114    0.147
        01438:          0  1  1  0  1     8.2    2.1    6.2    0.131    0.149
        01438:          0  1  1  1  0     8.6    1.7    6.8    0.161    0.111
        01438:          0  1  1  1  1    13.0    1.7   11.3    0.141    0.127
        01438:          1  0  0  0  0     7.5    0.0    7.5    0.112    0.122
        01438:          1  0  0  0  1     8.2    0.0    8.2    0.134    0.110
        01438:          1  0  0  1  0     8.9    2.4    6.5    0.129    0.143
        01438:          1  0  0  1  1    13.7    2.4   11.3    0.143    0.133
        01438:          1  0  1  0  0     8.9    1.4    7.5    0.112    0.177
        01438:          1  0  1  0  1     9.6    1.4    8.2    0.134    0.169
        01438:          1  0  1  1  0     9.9    1.7    8.2    0.153    0.131
        01438:          1  0  1  1  1    14.4    1.7   12.7    0.149    0.164
        01438:          1  1  0  0  0     8.9    1.4    7.5    0.112    0.158
        01438:          1  1  0  0  1     9.6    1.4    8.2    0.134    0.150
        01438:          1  1  0  1  0     9.9    1.7    8.2    0.153    0.145
        01438:          1  1  0  1  1    14.4    1.7   12.7    0.149    0.175
        01438:          1  1  1  0  0     9.6    2.1    7.5    0.112    0.202
        01438:          1  1  1  0  1    10.3    2.1    8.2    0.134    0.192
        01438:          1  1  1  1  0    10.6    2.4    8.2    0.153    0.156
        01438:          1  1  1  1  1    15.0    2.4   12.7    0.149    0.187
   NOTE 01037:     Characterizing multiplexors up to 1 bits by 33 inputs.
        02788:       Using cached results for cyn_mux_estimate

        00148: Normalization and optimization:
   NOTE 00860:   Long int data types are being implemented with 64 bits.
        02923:   Dissolving function boundaries.
        02924:   Dissolved 307 function calls.
        01351:   at dut.cc line 28
        01351.     Preprocessing thread dut::dut
        00116:   at dut.cc line 28
        00116.     Optimizing thread dut::thread1
        00306:     Optimize: pass 1..
        00306:     Optimize: pass 2...
        00306:     Optimize: pass 3.
        00306:     Optimize: pass 4..
        00306:     Optimize: pass 5.
        00306:     Optimize: pass 6.
        00306:     Optimize: pass 7.
        00306:     Optimize: pass 8.
        00306:     Optimize: pass 9.
        00289:       at dut.cc line 37
        00289.         This loop is not being unrolled because no unrolling was
        00289.         specified.
               ....................................................................................................
               ............................................................
        01352:   at dut.cc line 28
        01352.     Postprocessing thread dut::thread1
   NOTE 00488:     dpopt_auto: Suggesting 10 parts

        00182: Initial resource mapping:
   NOTE 01037:     Characterizing multiplexors up to 32 bits by 64 inputs.
        02788:       Using cached results for cyn_mux_estimate_0
        00968:   Matching resources
        02788:       Using cached results for dut_Xor_1Ux1U_1U_4
        02790:         Area =     2.74  Latency = 0  Delay =    0.107
        02788:       Using cached results for dut_N_Muxb_1_2_0_4
        02790:         Area =     2.39  Latency = 0  Delay =    0.090
        02788:       Using cached results for dut_Not_1U_1U_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029
        02788:       Using cached results for dut_And_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.071
        02788:       Using cached results for dut_Or_1Ux1U_1U_4
        02790:         Area =     1.37  Latency = 0  Delay =    0.070
        02788:       Using cached results for dut_Mul_32Ux32U_32U_4
        02790:         Area =  2706.59  Latency = 0  Delay =    2.210
        02788:       Using cached results for dut_Add_32Ux32U_32U_4
        02790:         Area =   287.96  Latency = 0  Delay =    1.170
        02788:       Using cached results for dut_Mul_32Ux10U_32U_4
        02790:         Area =  1476.41  Latency = 0  Delay =    1.890
        02788:       Using cached results for dut_Mul_32Ux9U_32U_4
        02790:         Area =  1278.74  Latency = 0  Delay =    1.855
        02788:       Using cached results for dut_Add_32Ux16U_32U_4
        02790:         Area =   212.04  Latency = 0  Delay =    1.184
        02788:       Using cached results for dut_Add_32Ux17U_32U_4
        02790:         Area =   219.56  Latency = 0  Delay =    1.177
        02788:       Using cached results for dut_Mul_29Ux9U_32U_4
        02790:         Area =  1265.40  Latency = 0  Delay =    1.873
        02788:       Using cached results for dut_Mul_29Ux10U_32U_4
        02790:         Area =  1461.37  Latency = 0  Delay =    1.902
        02788:       Using cached results for dut_Mul_29Ux8U_32U_4
        02790:         Area =  1236.33  Latency = 0  Delay =    1.888
        02788:       Using cached results for dut_Add_16Ux16U_17U_4
        02790:         Area =   144.67  Latency = 0  Delay =    0.745
        02788:       Using cached results for dut_Mul_8Ux8U_16U_4
        02790:         Area =   451.44  Latency = 0  Delay =    1.383
        02788:       Using cached results for dut_Mul_20Ux10U_29U_4
        02790:         Area =  1189.82  Latency = 0  Delay =    1.694
        02788:       Using cached results for dut_Mul_20Ux9U_29U_4
        02790:         Area =  1020.87  Latency = 0  Delay =    1.648
        02788:       Using cached results for dut_Mul_10Ux10U_20U_4
        02790:         Area =   670.32  Latency = 0  Delay =    1.560
        02788:       Using cached results for dut_Add_9Ux8U_10U_4
        02790:         Area =    68.06  Latency = 0  Delay =    0.515
        02788:       Using cached results for dut_Add_8Ux8U_9U_4
        02790:         Area =    64.30  Latency = 0  Delay =    0.491
        02723:       Synthesizing dut_Mul2Add2Mul2u8u8u32Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_4...

   NOTE 00171: No wireload models present in technology library,
   NOTE 00171.   /opt/cadence/STRATUS172/share/stratus/techlibs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v2_basicCells.lib.

   NOTE 00198: No wire load model is being used.

        02791:         Area =  6786.17  Latency = 1  Setup =    2.484
        02791.                                       Delay =    2.532
        02723:       Synthesizing dut_Mul3Add2u8u8Add3u8u8u8Add3u8u8u8_4...
        02791:         Area =  2079.70  Latency = 1  Setup =    2.341
        02791.                                       Delay =    2.158
        02723:       Synthesizing dut_Mul2Add3u8u8u8Add3u8u8u8_4...
        02790:         Area =   855.68  Latency = 0  Delay =    2.276
        02723:       Synthesizing dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_4...
        02790:         Area =  2818.42  Latency = 0  Delay =    2.419
        02723:       Synthesizing dut_Add3Mul2u29u8Mul2u8u8Mul2u8u8_4...
        02791:         Area =  3104.20  Latency = 1  Setup =    2.275
        02791.                                       Delay =    0.685
        02723:       Synthesizing dut_Add3u8u8u8_4...
        02790:         Area =    79.34  Latency = 0  Delay =    0.969
        02723:       Synthesizing dut_Add2Mul2u8u8Mul2u8u8_4...
        02790:         Area =   778.39  Latency = 0  Delay =    2.013
        02723:       Synthesizing dut_Add2Mul2u8u8u32_4...
        02791:         Area =   738.72  Latency = 1  Setup =    2.309
        02791.                                       Delay =    0.497
        02723:       Synthesizing dut_Mul2u32Add2u8u8_4...
        02790:         Area =  1344.40  Latency = 0  Delay =    2.302
        02723:       Synthesizing dut_Mul2u29Add2u8u8_4...
        02790:         Area =  1331.06  Latency = 0  Delay =    2.329
        02788:       Using cached results for dut_Xor_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.071
        02788:       Using cached results for dut_N_Muxb_1_2_0_1
        02790:         Area =    11.75  Latency = 0  Delay =    0.060
        02788:       Using cached results for dut_Not_1U_1U_1
        02790:         Area =     4.10  Latency = 0  Delay =    0.019
        02788:       Using cached results for dut_And_1Ux1U_1U_1
        02790:         Area =     8.89  Latency = 0  Delay =    0.046
        02788:       Using cached results for dut_Or_1Ux1U_1U_1
        02790:         Area =     4.45  Latency = 0  Delay =    0.051
        02788:       Using cached results for dut_Mul_32Ux32U_32U_1
        02790:         Area =  4704.69  Latency = 0  Delay =    1.225
        02788:       Using cached results for dut_Add_32Ux32U_32U_1
        02790:         Area =   519.67  Latency = 0  Delay =    0.398
        02788:       Using cached results for dut_Mul_32Ux10U_32U_1
        02790:         Area =  2363.56  Latency = 0  Delay =    1.007
        02788:       Using cached results for dut_Mul_32Ux9U_32U_1
        02790:         Area =  2025.75  Latency = 0  Delay =    0.930
        02788:       Using cached results for dut_Add_32Ux16U_32U_1
        02790:         Area =   429.81  Latency = 0  Delay =    0.353
        02788:       Using cached results for dut_Add_32Ux17U_32U_1
        02790:         Area =   390.20  Latency = 0  Delay =    0.408
        02788:       Using cached results for dut_Mul_29Ux9U_32U_1
        02790:         Area =  2256.50  Latency = 0  Delay =    0.943
        02788:       Using cached results for dut_Mul_29Ux10U_32U_1
        02790:         Area =  2227.86  Latency = 0  Delay =    1.023
        02788:       Using cached results for dut_Mul_29Ux8U_32U_1
        02790:         Area =  2155.34  Latency = 0  Delay =    0.934
        02788:       Using cached results for dut_Add_16Ux16U_17U_1
        02790:         Area =   260.38  Latency = 0  Delay =    0.329
        02788:       Using cached results for dut_Mul_8Ux8U_16U_1
        02790:         Area =   852.43  Latency = 0  Delay =    0.814
        02788:       Using cached results for dut_Mul_20Ux10U_29U_1
        02790:         Area =  1941.43  Latency = 0  Delay =    1.022
        02788:       Using cached results for dut_Mul_20Ux9U_29U_1
        02790:         Area =  1758.22  Latency = 0  Delay =    0.930
        02788:       Using cached results for dut_Mul_10Ux10U_20U_1
        02790:         Area =  1099.75  Latency = 0  Delay =    0.942
        02788:       Using cached results for dut_Add_9Ux8U_10U_1
        02790:         Area =   109.22  Latency = 0  Delay =    0.276
        02788:       Using cached results for dut_Add_8Ux8U_9U_1
        02790:         Area =    98.27  Latency = 0  Delay =    0.272
        02723:       Synthesizing dut_Mul2Add3u8u8u8Add3u8u8u8_1...
        02790:         Area =  1434.28  Latency = 0  Delay =    1.369
        02723:       Synthesizing dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1...
        02790:         Area =  4047.59  Latency = 0  Delay =    1.520
        02723:       Synthesizing dut_Add3u8u8u8_1...
        02790:         Area =   139.54  Latency = 0  Delay =    0.456
        02723:       Synthesizing dut_Add2Mul2u8u8Mul2u8u8_1...
        02790:         Area =  1098.69  Latency = 0  Delay =    1.095
        02723:       Synthesizing dut_Mul2u32Add2u8u8_1...
        02790:         Area =  2204.29  Latency = 0  Delay =    1.233
        02723:       Synthesizing dut_Mul2u29Add2u8u8_1...
        02790:         Area =  2169.70  Latency = 0  Delay =    1.227

        00969: Scheduling:
   NOTE 01144:   at /opt/cadence/STRATUS172/share/stratus/include/cynw_p2p.h
   NOTE 01144.     line 1694
   NOTE 01144.     Setting asynchronous output delay of "din.m_stalling" to 
   NOTE 01144.     1.375
   NOTE 01437:   at dut.cc line 28
   NOTE 01437.     Using global default input delay value of  0.100.
               ...............................
        01171:   Scheduling thread dut::thread1
        01169:     Op count: 10
        01166:     Estimated intrinsic mux area: 0
        01158:     Checking feasibility of constraints
        01155:     "computation" is currently constrained from 0 to 3 cycle(s).
        01155.       The fastest achievable schedule is 3 cycle(s).
        01159:     Constraint Check Complete
        01251:     Scheduler => Increasing resource : dut_Mul_20Ux9U_29U_1
        01251.       instances: 1
        02361:     Schedule complete. Optimizing
        01230:     Optimize: pass 1..
        01230:     Optimize: pass 2

        00970: Allocation & binding:
        01131:     Scheduled constraint "computation" in 3 cycle(s).
        01218:     Scheduling Resources:
        01219:                                       Resource Quantity
        01220:       dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1        1
        01220:                     dut_Add2Mul2u8u8Mul2u8u8_1        1
        01220:                          dut_Add_32Ux16U_32U_1        1
        01220:                          dut_Add_32Ux32U_32U_1        1
        01220:                 dut_Mul2Add3u8u8u8Add3u8u8u8_1        1
        01220:                           dut_Mul_20Ux9U_29U_1        1
        01220:                          dut_Mul_32Ux32U_32U_4        1

        02918: RTL Generation & Optimization:
        02917:   Preparing thread dut::thread1 for final RTL output
        01006:     States: 7
        01677:     Building RTL structures, pass 1
        01677:     Building RTL structures, pass 2

               .......................................................................................
               .                                                                                     .
        00802: . Allocation Report for thread "thread1":                                             .
        00805: .                                                        Area/Instance                .
        00805: .                                                  -------------------------    Total .
        00805: .                                 Resource  Count    Seq(#FF)     Comb    BB     Area .
        00805: . ----------------------------------------  -----  ----------  -------  ----  ------- .
        00807: . dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1      1               4047.6         4047.6 .
        00807: .                    dut_Mul_32Ux32U_32U_4      1               2706.6         2706.6 .
        00807: .                     dut_Mul_20Ux9U_29U_1      1               1758.2         1758.2 .
        00807: .           dut_Mul2Add3u8u8u8Add3u8u8u8_1      1               1434.3         1434.3 .
        00807: .               dut_Add2Mul2u8u8Mul2u8u8_4      1                778.4          778.4 .
        00807: .                    dut_Add_32Ux32U_32U_1      1                519.7          519.7 .
        00807: .                      dut_Mul_8Ux8U_16U_4      1                451.4          451.4 .
        00807: .                    dut_Add_32Ux16U_32U_4      1                212.0          212.0 .
        00807: .                       dut_Add_8Ux8U_9U_4      1                 64.3           64.3 .
        00810: .                           implicit muxes                                      240.4 .
        00808: .                                registers     11                                     .
        00809: .                            register bits    132    5.5(1)        0.0          722.3 .
        00811: . ----------------------------------------------------------------------------------- .
        00812: .                               Total Area         722.3(132)  12212.9   0.0  12935.2 .
               .                                                                                     .
               .......................................................................................


        01677:     Building RTL structures, pass 3
        00971:   Cleaning up
        00144:     Global optimizations.......................................
        00144:     Global optimizations.......................................
        02788:       Using cached results for dut_DECODE_8U_3_4
        02790:         Area =    16.42  Latency = 0  Delay =    0.112
        02788:       Using cached results for dut_NotBit_1U_2_4
        02790:         Area =     0.68  Latency = 0  Delay =    0.029
        02788:       Using cached results for dut_Add_3U_1_4
        02790:         Area =    13.68  Latency = 0  Delay =    0.258

               +--------------------------------------------------------------------------------------+
               |                                                                                      |
        00803: | Allocation Report for all threads:                                                   |
        00805: |                                                         Area/Instance                |
        00805: |                                                  --------------------------    Total |
        00805: |                                 Resource  Count     Seq(#FF)     Comb    BB     Area |
        00805: | ----------------------------------------  -----  -----------  -------  ----  ------- |
        00807: | dut_Add2Mul2u29Add2u8u8Mul2u32Add2u8u8_1      1                4047.6         4047.6 |
        00807: |                    dut_Mul_32Ux32U_32U_4      1                2706.6         2706.6 |
        00807: |                     dut_Mul_20Ux9U_29U_1      1                1758.2         1758.2 |
        00807: |           dut_Mul2Add3u8u8u8Add3u8u8u8_1      1                1434.3         1434.3 |
        00807: |               dut_Add2Mul2u8u8Mul2u8u8_4      1                 778.4          778.4 |
        00807: |                    dut_Add_32Ux32U_32U_1      1                 519.7          519.7 |
        00807: |                      dut_Mul_8Ux8U_16U_4      1                 451.4          451.4 |
        00807: |                               mux_32bx2i      3                  99.3          298.0 |
        00807: |                    dut_Add_32Ux16U_32U_4      1                 212.0          212.0 |
        00807: |                       dut_Add_8Ux8U_9U_4      1                  64.3           64.3 |
        00807: |                               mux_17bx2i      1                  52.8           52.8 |
        00807: |                                mux_3bx2i      1                   8.1            8.1 |
        00807: |                                mux_1bx2i      2                   2.3            4.7 |
        00807: |                       dut_And_1Ux1U_1U_4      3                   1.4            4.1 |
        00807: |                                mux_1bx3i      1                   3.8            3.8 |
        00807: |                       dut_Xor_1Ux1U_1U_4      1                   2.7            2.7 |
        00807: |                        dut_Or_1Ux1U_1U_4      2                   1.4            2.7 |
        00807: |                       dut_N_Muxb_1_2_0_4      1                   2.4            2.4 |
        00807: |                          dut_Not_1U_1U_4      3                   0.7            2.1 |
        00808: |                                registers     15                                      |
        00809: |                            register bits    138     7.5(1)        0.1         1044.5 |
        02604: |                          estimated cntrl      1                  16.4           16.4 |
        00811: | ------------------------------------------------------------------------------------ |
        00812: |                               Total Area         1032.2(138)  12382.7   0.0  13414.8 |
               |                                                                                      |
               +--------------------------------------------------------------------------------------+



        00195: Writing RTL files:
        01766:   bdw_work/modules/dut/DPO_AUTO_EXPR/dut_rtl.h
        01767:   bdw_work/modules/dut/DPO_AUTO_EXPR/dut_rtl.cc
        01768:   bdw_work/modules/dut/DPO_AUTO_EXPR/dut_rtl.v

        01445: Summary of messages of severity WARNING or greater:
        01193:   SEVERITY MSGID CNT
        01198:    WARNING 02847   1

stratus_hls succeeded with 0 errors and 1 warning.

