<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln22_fu_54_p2" SOURCE="riscv32i.cc:22" VARIABLE="icmp_ln22" MODULE="cpu_Pipeline_VITIS_LOOP_22_1" LOOP="VITIS_LOOP_22_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_60_p2" SOURCE="riscv32i.cc:22" VARIABLE="add_ln22" MODULE="cpu_Pipeline_VITIS_LOOP_22_1" LOOP="VITIS_LOOP_22_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln40_fu_355_p2" SOURCE="riscv32i.cc:40" VARIABLE="icmp_ln40" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln44_fu_371_p2" SOURCE="riscv32i.cc:44" VARIABLE="icmp_ln44" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln40_fu_377_p2" SOURCE="riscv32i.cc:40" VARIABLE="or_ln40" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="next_pc_4_fu_904_p2" SOURCE="riscv32i.cc:112" VARIABLE="next_pc_4" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_328_p2" SOURCE="riscv32i.cc:276" VARIABLE="add_ln276" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:270" VARIABLE="next_pc" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_320_p2" SOURCE="riscv32i.cc:257" VARIABLE="icmp_ln257" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="take_6_fu_730_p2" SOURCE="riscv32i.cc:257" VARIABLE="take_6" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_320_p2" SOURCE="riscv32i.cc:256" VARIABLE="take_5" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_324_p2" SOURCE="riscv32i.cc:255" VARIABLE="icmp_ln255" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="take_3_fu_736_p2" SOURCE="riscv32i.cc:255" VARIABLE="take_3" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="grp_fu_324_p2" SOURCE="riscv32i.cc:254" VARIABLE="take_2" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="take_1_fu_742_p2" SOURCE="riscv32i.cc:253" VARIABLE="take_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="take_fu_746_p2" SOURCE="riscv32i.cc:252" VARIABLE="take" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:263" VARIABLE="add_ln263" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="next_pc_3_fu_942_p3" SOURCE="riscv32i.cc:263" VARIABLE="next_pc_3" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_310_p2" SOURCE="riscv32i.cc:226" VARIABLE="icmp_ln226" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="addr_1_fu_651_p2" SOURCE="riscv32i.cc:231" VARIABLE="addr_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln233_fu_750_p2" SOURCE="riscv32i.cc:233" VARIABLE="icmp_ln233" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln237_fu_755_p2" SOURCE="riscv32i.cc:237" VARIABLE="icmp_ln237" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln233_fu_760_p2" SOURCE="riscv32i.cc:233" VARIABLE="or_ln233" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_310_p2" SOURCE="riscv32i.cc:203" VARIABLE="icmp_ln203" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_328_p2" SOURCE="riscv32i.cc:208" VARIABLE="addr" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln210_fu_774_p2" SOURCE="riscv32i.cc:210" VARIABLE="icmp_ln210" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln214_fu_800_p2" SOURCE="riscv32i.cc:214" VARIABLE="icmp_ln214" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln210_fu_806_p2" SOURCE="riscv32i.cc:210" VARIABLE="or_ln210" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln144_fu_681_p2" SOURCE="riscv32i.cc:144" VARIABLE="icmp_ln144" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_64_2_1_U4" SOURCE="riscv32i.cc:151" VARIABLE="prod_ss" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_2_1_U2" SOURCE="riscv32i.cc:152" VARIABLE="prod_uu" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32s_64_2_1_U3" SOURCE="riscv32i.cc:161" VARIABLE="prod_su" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="4" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_fu_697_p2" SOURCE="riscv32i.cc:14" VARIABLE="icmp_ln14" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_1_fu_702_p2" SOURCE="riscv32i.cc:14" VARIABLE="icmp_ln14_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_fu_707_p2" SOURCE="riscv32i.cc:14" VARIABLE="or_ln14" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:134" VARIABLE="icmp_ln134" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="res_13_fu_838_p2" SOURCE="riscv32i.cc:135" VARIABLE="res_13" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="res_14_fu_843_p2" SOURCE="riscv32i.cc:137" VARIABLE="res_14" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_15_fu_848_p3" SOURCE="riscv32i.cc:134" VARIABLE="res_15" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="res_12_fu_855_p2" SOURCE="riscv32i.cc:131" VARIABLE="res_12" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln173_fu_860_p2" SOURCE="riscv32i.cc:173" VARIABLE="icmp_ln173" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="op2_1_fu_865_p3" SOURCE="riscv32i.cc:173" VARIABLE="op2_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="res_30_fu_1015_p2" SOURCE="riscv32i.cc:191" VARIABLE="res_30" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_333_p2" SOURCE="riscv32i.cc:188" VARIABLE="icmp_ln188" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:188" VARIABLE="icmp_ln188_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln188_fu_876_p2" SOURCE="riscv32i.cc:188" VARIABLE="and_ln188" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="res_36_fu_885_p2" SOURCE="riscv32i.cc:189" VARIABLE="res_36" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="res_35_fu_890_p2" SOURCE="riscv32i.cc:188" VARIABLE="res_35" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="res_29_fu_899_p2" SOURCE="riscv32i.cc:186" VARIABLE="res_29" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="res_28_fu_1112_p2" SOURCE="riscv32i.cc:185" VARIABLE="res_28" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="res_27_fu_1117_p2" SOURCE="riscv32i.cc:184" VARIABLE="res_27" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="res_26_fu_1122_p2" SOURCE="riscv32i.cc:183" VARIABLE="res_26" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_333_p2" SOURCE="riscv32i.cc:180" VARIABLE="icmp_ln180" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_315_p2" SOURCE="riscv32i.cc:180" VARIABLE="icmp_ln180_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln180_fu_1054_p2" SOURCE="riscv32i.cc:180" VARIABLE="and_ln180" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="res_23_fu_1059_p2" SOURCE="riscv32i.cc:180" VARIABLE="res_23" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="res_24_fu_1063_p2" SOURCE="riscv32i.cc:181" VARIABLE="res_24" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="res_25_fu_1067_p3" SOURCE="riscv32i.cc:180" VARIABLE="res_25" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setlt" ID="" IMPL="auto" LATENCY="0" OPTYPE="setlt" PRAGMA="" RTLNAME="res_16_fu_1080_p2" SOURCE="riscv32i.cc:192" VARIABLE="res_16" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_338_p2" SOURCE="riscv32i.cc:286" VARIABLE="res" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_2_fu_1131_p2" SOURCE="riscv32i.cc:14" VARIABLE="icmp_ln14_2" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln14_3_fu_1136_p2" SOURCE="riscv32i.cc:14" VARIABLE="icmp_ln14_3" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln14_1_fu_1141_p2" SOURCE="riscv32i.cc:14" VARIABLE="or_ln14_1" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln296_fu_1147_p2" SOURCE="riscv32i.cc:296" VARIABLE="icmp_ln296" MODULE="cpu_Pipeline_PROGRAM_LOOP" LOOP="PROGRAM_LOOP" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="reg_file_U" SOURCE="riscv32i.cc:19" VARIABLE="reg_file" MODULE="cpu" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="2" URAM="0" USAGE="array" STORAGESUBTYPE="" STORAGESIZE="32 32 1"/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="mem" MODULE="cpu" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
