$date
	Sat May 28 15:46:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module ram_tb $end
$var reg 1 ! wr $end
$upscope $end
$scope module ram_tb $end
$var reg 1 " rd $end
$upscope $end
$scope module ram_tb $end
$var reg 32 # wdata [31:0] $end
$upscope $end
$scope module ram_tb $end
$var wire 32 $ rdata [31:0] $end
$upscope $end
$scope module ram_tb $end
$var reg 9 % addr [8:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
bx $
b0 #
0"
0!
$end
#500
bz $
#1000
b100010010001010000000000000000 #
1!
#41000
0!
#91000
b10000111100000000000000010000 #
1!
b1 %
#181000
b0 #
0!
b0 %
#281000
1"
#281500
b100010010001010000000000000000 $
#401000
b1 %
0"
#401500
bz $
#551000
1"
#551500
b10000111100000000000000010000 $
#741000
0"
#741500
bz $
#941000
