INFO: [VRFC 10-163] Analyzing VHDL file "D:/Labs/semester_7/POCP/Lab1/C/C.srcs/sources_1/new/additional_out.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity additional_out
