Flow report for latch_rs
Wed May 08 10:09:38 2013
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Flow Summary                                                           ;
+-------------------------+----------------------------------------------+
; Flow Status             ; Successful - Wed May 08 10:09:38 2013        ;
; Quartus II Version      ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name           ; latch_rs                                     ;
; Top-level Entity Name   ; LATCH_RS                                     ;
; Family                  ; MAX7000S                                     ;
; Met timing requirements ; Yes                                          ;
; Total macrocells        ; 2 / 32 ( 6 % )                               ;
; Total pins              ; 8 / 36 ( 22 % )                              ;
; Device                  ; EPM7032SLC44-5                               ;
; Timing Models           ; Final                                        ;
+-------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/08/2013 10:09:26 ;
; Main task         ; Compilation         ;
; Revision Name     ; latch_rs            ;
+-------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                          ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; Assignment Name                    ; Value                           ; Default Value ; Entity Name ; Section Id           ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+
; COMPILER_SIGNATURE_ID              ; 121813108064437.136801856606176 ; --            ; --          ; --                   ;
; EDA_DESIGN_ENTRY_SYNTHESIS_TOOL    ; LeonardoSpectrum                ; <None>        ; --          ; --                   ;
; EDA_INPUT_DATA_FORMAT              ; Edif                            ; --            ; --          ; eda_design_synthesis ;
; EDA_LMF_FILE                       ; mentor.lmf                      ; --            ; --          ; eda_design_synthesis ;
; EDA_OUTPUT_DATA_FORMAT             ; Vhdl                            ; --            ; --          ; eda_simulation       ;
; EDA_OUTPUT_DATA_FORMAT             ; Verilog Hdl                     ; --            ; --          ; eda_timing_analysis  ;
; EDA_SIMULATION_TOOL                ; ModelSim (VHDL)                 ; <None>        ; --          ; --                   ;
; EDA_TIMING_ANALYSIS_TOOL           ; PrimeTime (Verilog)             ; <None>        ; --          ; --                   ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                             ; --            ; --          ; eda_blast_fpga       ;
+------------------------------------+---------------------------------+---------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:02     ; 1.0                     ; 238 MB              ; 00:00:02                           ;
; Fitter                  ; 00:00:01     ; 1.0                     ; 188 MB              ; 00:00:01                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 197 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 164 MB              ; 00:00:00                           ;
; EDA Netlist Writer      ; 00:00:01     ; 1.0                     ; 173 MB              ; 00:00:01                           ;
; Total                   ; 00:00:06     ; --                      ; --                  ; 00:00:05                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; ThiagoBucalon    ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; ThiagoBucalon    ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; ThiagoBucalon    ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; ThiagoBucalon    ; Windows Vista ; 6.2        ; x86_64         ;
; EDA Netlist Writer      ; ThiagoBucalon    ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off latch_rs -c latch_rs
quartus_fit --read_settings_files=off --write_settings_files=off latch_rs -c latch_rs
quartus_asm --read_settings_files=off --write_settings_files=off latch_rs -c latch_rs
quartus_tan --read_settings_files=off --write_settings_files=off latch_rs -c latch_rs
quartus_eda --read_settings_files=off --write_settings_files=off latch_rs -c latch_rs



