-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity cnn is
generic (
    C_S_AXI_CRTL_BUS_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CRTL_BUS_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    cnn_input_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    cnn_input_EN_A : OUT STD_LOGIC;
    cnn_input_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    cnn_input_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    cnn_input_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    cnn_input_Clk_A : OUT STD_LOGIC;
    cnn_input_Rst_A : OUT STD_LOGIC;
    prediction_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_EN_A : OUT STD_LOGIC;
    prediction_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
    prediction_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
    prediction_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
    prediction_Clk_A : OUT STD_LOGIC;
    prediction_Rst_A : OUT STD_LOGIC;
    s_axi_CRTL_BUS_AWVALID : IN STD_LOGIC;
    s_axi_CRTL_BUS_AWREADY : OUT STD_LOGIC;
    s_axi_CRTL_BUS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CRTL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CRTL_BUS_WVALID : IN STD_LOGIC;
    s_axi_CRTL_BUS_WREADY : OUT STD_LOGIC;
    s_axi_CRTL_BUS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CRTL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CRTL_BUS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CRTL_BUS_DATA_WIDTH/8-1 downto 0);
    s_axi_CRTL_BUS_ARVALID : IN STD_LOGIC;
    s_axi_CRTL_BUS_ARREADY : OUT STD_LOGIC;
    s_axi_CRTL_BUS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CRTL_BUS_ADDR_WIDTH-1 downto 0);
    s_axi_CRTL_BUS_RVALID : OUT STD_LOGIC;
    s_axi_CRTL_BUS_RREADY : IN STD_LOGIC;
    s_axi_CRTL_BUS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CRTL_BUS_DATA_WIDTH-1 downto 0);
    s_axi_CRTL_BUS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_CRTL_BUS_BVALID : OUT STD_LOGIC;
    s_axi_CRTL_BUS_BREADY : IN STD_LOGIC;
    s_axi_CRTL_BUS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of cnn is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "cnn,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=20.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.764000,HLS_SYN_LAT=83882,HLS_SYN_TPT=none,HLS_SYN_MEM=99,HLS_SYN_DSP=299,HLS_SYN_FF=64920,HLS_SYN_LUT=70565,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (21 downto 0) := "0000000001000000000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000010000000000000";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (21 downto 0) := "0000000100000000000000";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (21 downto 0) := "0000001000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (21 downto 0) := "0000010000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (21 downto 0) := "0000100000000000000000";
    constant ap_ST_fsm_pp1_stage1 : STD_LOGIC_VECTOR (21 downto 0) := "0001000000000000000000";
    constant ap_ST_fsm_pp1_stage2 : STD_LOGIC_VECTOR (21 downto 0) := "0010000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (21 downto 0) := "0100000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (21 downto 0) := "1000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_1C : STD_LOGIC_VECTOR (9 downto 0) := "0000011100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv15_4E20 : STD_LOGIC_VECTOR (14 downto 0) := "100111000100000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv9_190 : STD_LOGIC_VECTOR (8 downto 0) := "110010000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv11_5DC : STD_LOGIC_VECTOR (10 downto 0) := "10111011100";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_32 : STD_LOGIC_VECTOR (5 downto 0) := "110010";
    constant ap_const_lv15_32 : STD_LOGIC_VECTOR (14 downto 0) := "000000000110010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal conv_1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_1_out_ce0 : STD_LOGIC;
    signal conv_1_out_we0 : STD_LOGIC;
    signal conv_1_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_1_out_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal conv_1_out_ce1 : STD_LOGIC;
    signal conv_1_out_we1 : STD_LOGIC;
    signal conv_1_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_0_ce0 : STD_LOGIC;
    signal max_pool_1_out_0_we0 : STD_LOGIC;
    signal max_pool_1_out_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_0_ce1 : STD_LOGIC;
    signal max_pool_1_out_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_1_ce0 : STD_LOGIC;
    signal max_pool_1_out_1_we0 : STD_LOGIC;
    signal max_pool_1_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_1_ce1 : STD_LOGIC;
    signal max_pool_1_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_2_ce0 : STD_LOGIC;
    signal max_pool_1_out_2_we0 : STD_LOGIC;
    signal max_pool_1_out_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_2_ce1 : STD_LOGIC;
    signal max_pool_1_out_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_3_ce0 : STD_LOGIC;
    signal max_pool_1_out_3_we0 : STD_LOGIC;
    signal max_pool_1_out_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_3_ce1 : STD_LOGIC;
    signal max_pool_1_out_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_4_ce0 : STD_LOGIC;
    signal max_pool_1_out_4_we0 : STD_LOGIC;
    signal max_pool_1_out_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_4_ce1 : STD_LOGIC;
    signal max_pool_1_out_4_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal max_pool_1_out_5_ce0 : STD_LOGIC;
    signal max_pool_1_out_5_we0 : STD_LOGIC;
    signal max_pool_1_out_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_1_out_5_ce1 : STD_LOGIC;
    signal max_pool_1_out_5_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal conv_2_out_ce0 : STD_LOGIC;
    signal conv_2_out_we0 : STD_LOGIC;
    signal conv_2_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_2_out_ce1 : STD_LOGIC;
    signal conv_2_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal max_pool_2_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal max_pool_2_out_ce0 : STD_LOGIC;
    signal max_pool_2_out_we0 : STD_LOGIC;
    signal max_pool_2_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal flat_array_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal flat_array_ce0 : STD_LOGIC;
    signal flat_array_we0 : STD_LOGIC;
    signal flat_array_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_bias_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_1_bias_ce0 : STD_LOGIC;
    signal dense_1_bias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_out_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal dense_1_out_ce0 : STD_LOGIC;
    signal dense_1_out_we0 : STD_LOGIC;
    signal dense_1_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_1_weights_address0 : STD_LOGIC_VECTOR (14 downto 0);
    signal dense_1_weights_ce0 : STD_LOGIC;
    signal dense_1_weights_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_2_bias_ce0 : STD_LOGIC;
    signal dense_2_bias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal dense_2_out_ce0 : STD_LOGIC;
    signal dense_2_out_we0 : STD_LOGIC;
    signal dense_2_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_2_weights_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal dense_2_weights_ce0 : STD_LOGIC;
    signal dense_2_weights_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten_reg_449 : STD_LOGIC_VECTOR (14 downto 0);
    signal i_0_i_reg_460 : STD_LOGIC_VECTOR (5 downto 0);
    signal sum_0_i_reg_471 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_i_reg_483 : STD_LOGIC_VECTOR (8 downto 0);
    signal indvar_flatten11_reg_494 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_0_i5_reg_505 : STD_LOGIC_VECTOR (4 downto 0);
    signal sum_0_i8_reg_516 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_0_i9_reg_528 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_726_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_740 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_block_state16_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state22_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal icmp_ln9_reg_1184 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage2 : signal is "none";
    signal ap_block_state29_pp1_stage2_iter0 : BOOLEAN;
    signal ap_block_state32_pp1_stage2_iter1 : BOOLEAN;
    signal ap_block_state35_pp1_stage2_iter2 : BOOLEAN;
    signal ap_block_state38_pp1_stage2_iter3 : BOOLEAN;
    signal ap_block_pp1_stage2_11001 : BOOLEAN;
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal icmp_ln9_1_reg_1259 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_745 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_block_state14_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state23_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln9_reg_1184_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_block_state27_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state30_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state33_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_state36_pp1_stage0_iter3 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal icmp_ln9_1_reg_1259_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_752 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_block_state15_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state24_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln13_1_reg_1240 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_1_reg_1240_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage1 : signal is "none";
    signal ap_enable_reg_pp1_iter3 : STD_LOGIC := '0';
    signal ap_block_state28_pp1_stage1_iter0 : BOOLEAN;
    signal ap_block_state31_pp1_stage1_iter1 : BOOLEAN;
    signal ap_block_state34_pp1_stage1_iter2 : BOOLEAN;
    signal ap_block_state37_pp1_stage1_iter3 : BOOLEAN;
    signal ap_block_pp1_stage1_11001 : BOOLEAN;
    signal icmp_ln13_3_reg_1315 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_3_reg_1315_pp1_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal i_fu_763_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal i_reg_1146 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ix_in_fu_769_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ix_in_reg_1151 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln23_fu_757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln27_fu_799_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln27_reg_1156 : STD_LOGIC_VECTOR (10 downto 0);
    signal j_1_fu_811_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal j_1_reg_1164 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln25_fu_805_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln27_fu_826_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln27_reg_1174 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln28_fu_831_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln28_reg_1179 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln9_fu_841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln9_fu_847_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln9_reg_1188 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln13_fu_859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_reg_1193 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_1_fu_865_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln14_1_reg_1198 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln14_2_fu_873_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln14_2_reg_1203 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln14_2_reg_1203_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal j_fu_898_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal j_reg_1229 : STD_LOGIC_VECTOR (8 downto 0);
    signal select_ln14_fu_903_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln13_1_fu_911_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_1_reg_1240_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln14_fu_916_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_reg_1244 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_reg_1244_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln9_1_fu_971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln9_2_fu_977_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln9_2_reg_1263 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln13_2_fu_989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_2_reg_1268 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln14_4_fu_995_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln14_4_reg_1273 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln14_5_fu_1003_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln14_5_reg_1278 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln14_5_reg_1278_pp1_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal j_2_fu_1061_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal j_2_reg_1304 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln14_3_fu_1066_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln13_3_fu_1074_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_3_reg_1315_pp1_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln14_7_fu_1079_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_7_reg_1319 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_7_reg_1319_pp1_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_flat_fu_712_ap_ready : STD_LOGIC;
    signal grp_flat_fu_712_ap_done : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state14 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state27 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage2_subdone : BOOLEAN;
    signal conv_1_input_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal conv_1_input_ce0 : STD_LOGIC;
    signal conv_1_input_we0 : STD_LOGIC;
    signal conv_1_input_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_1_input_ce1 : STD_LOGIC;
    signal conv_1_input_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_2_fu_539_ap_start : STD_LOGIC;
    signal grp_conv_2_fu_539_ap_done : STD_LOGIC;
    signal grp_conv_2_fu_539_ap_idle : STD_LOGIC;
    signal grp_conv_2_fu_539_ap_ready : STD_LOGIC;
    signal grp_conv_2_fu_539_conv_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_conv_2_fu_539_conv_out_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_conv_out_we0 : STD_LOGIC;
    signal grp_conv_2_fu_539_conv_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_0_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_0_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_0_ce1 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_1_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_1_ce1 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_2_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_2_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_2_ce1 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_3_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_3_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_3_ce1 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_4_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_4_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_4_ce1 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_5_ce0 : STD_LOGIC;
    signal grp_conv_2_fu_539_max_pool_1_out_5_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_2_fu_539_max_pool_1_out_5_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_667_ap_start : STD_LOGIC;
    signal grp_conv_1_fu_667_ap_done : STD_LOGIC;
    signal grp_conv_1_fu_667_ap_idle : STD_LOGIC;
    signal grp_conv_1_fu_667_ap_ready : STD_LOGIC;
    signal grp_conv_1_fu_667_input_r_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_1_fu_667_input_r_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_667_input_r_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv_1_fu_667_input_r_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_667_conv_1_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_1_fu_667_conv_1_out_ce0 : STD_LOGIC;
    signal grp_conv_1_fu_667_conv_1_out_we0 : STD_LOGIC;
    signal grp_conv_1_fu_667_conv_1_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_1_fu_667_conv_1_out_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_1_fu_667_conv_1_out_ce1 : STD_LOGIC;
    signal grp_conv_1_fu_667_conv_1_out_we1 : STD_LOGIC;
    signal grp_conv_1_fu_667_conv_1_out_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_out_fu_674_ap_start : STD_LOGIC;
    signal grp_dense_out_fu_674_ap_done : STD_LOGIC;
    signal grp_dense_out_fu_674_ap_idle : STD_LOGIC;
    signal grp_dense_out_fu_674_ap_ready : STD_LOGIC;
    signal grp_dense_out_fu_674_prediction_Addr_A : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_out_fu_674_prediction_EN_A : STD_LOGIC;
    signal grp_dense_out_fu_674_prediction_WEN_A : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_dense_out_fu_674_prediction_Din_A : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_dense_out_fu_674_dense_2_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_dense_out_fu_674_dense_2_out_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_686_ap_start : STD_LOGIC;
    signal grp_max_pool_2_fu_686_ap_done : STD_LOGIC;
    signal grp_max_pool_2_fu_686_ap_idle : STD_LOGIC;
    signal grp_max_pool_2_fu_686_ap_ready : STD_LOGIC;
    signal grp_max_pool_2_fu_686_max_pool_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_max_pool_2_fu_686_max_pool_out_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_686_max_pool_out_we0 : STD_LOGIC;
    signal grp_max_pool_2_fu_686_max_pool_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_2_fu_686_conv_2_out_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_max_pool_2_fu_686_conv_2_out_ce0 : STD_LOGIC;
    signal grp_max_pool_2_fu_686_conv_2_out_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_max_pool_2_fu_686_conv_2_out_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_ap_start : STD_LOGIC;
    signal grp_max_pool_1_fu_694_ap_done : STD_LOGIC;
    signal grp_max_pool_1_fu_694_ap_idle : STD_LOGIC;
    signal grp_max_pool_1_fu_694_ap_ready : STD_LOGIC;
    signal grp_max_pool_1_fu_694_conv_out_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_max_pool_1_fu_694_conv_out_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_conv_out_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_max_pool_1_fu_694_conv_out_ce1 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_0_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_0_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_1_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_1_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_2_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_2_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_3_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_3_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_3_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_4_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_4_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_4_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_5_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_max_pool_1_fu_694_max_pool_out_5_ce0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_5_we0 : STD_LOGIC;
    signal grp_max_pool_1_fu_694_max_pool_out_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_flat_fu_712_ap_start : STD_LOGIC;
    signal grp_flat_fu_712_ap_idle : STD_LOGIC;
    signal grp_flat_fu_712_flat_array_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_flat_fu_712_flat_array_ce0 : STD_LOGIC;
    signal grp_flat_fu_712_flat_array_we0 : STD_LOGIC;
    signal grp_flat_fu_712_flat_array_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_flat_fu_712_max_pool_2_out_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_flat_fu_712_max_pool_2_out_ce0 : STD_LOGIC;
    signal ix_in_0_reg_405 : STD_LOGIC_VECTOR (9 downto 0);
    signal i_0_reg_417 : STD_LOGIC_VECTOR (4 downto 0);
    signal ix_in_1_reg_428 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal j_0_reg_438 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_indvar_flatten_phi_fu_453_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_i_0_i_phi_fu_464_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_sum_0_i_phi_fu_475_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_j_0_i_phi_fu_487_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_phi_mux_indvar_flatten11_phi_fu_498_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal ap_phi_mux_i_0_i5_phi_fu_509_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_sum_0_i8_phi_fu_520_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_j_0_i9_phi_fu_532_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_conv_2_fu_539_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_conv_1_fu_667_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_dense_out_fu_674_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_max_pool_2_fu_686_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_max_pool_1_fu_694_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_flat_fu_712_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal zext_ln27_1_fu_817_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln27_fu_837_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_9_fu_894_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_5_fu_885_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal sext_ln14_fu_1056_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln14_6_fu_1015_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp1_stage2 : BOOLEAN;
    signal cnn_input_Addr_A_orig : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_720_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp1_stage1 : BOOLEAN;
    signal grp_fu_726_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_726_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_fu_775_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_31_fu_787_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln27_fu_783_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln27_2_fu_795_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln27_3_fu_822_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal i_1_fu_853_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1134_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal bitcast_ln19_fu_920_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_924_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln19_fu_934_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln19_1_fu_944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_fu_938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln19_fu_950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_734_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_fu_956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i_2_fu_983_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_32_fu_1020_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_33_fu_1032_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln14_10_fu_1028_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln14_11_fu_1040_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln14_fu_1044_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln13_1_fu_1011_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln14_3_fu_1050_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal bitcast_ln19_1_fu_1083_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_fu_1087_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln19_1_fu_1097_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln19_3_fu_1107_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln19_2_fu_1101_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln19_1_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln19_1_fu_1119_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1134_p0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_1134_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_fu_1134_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp1_stage1_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp1_stage1_subdone : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal grp_fu_1134_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_1134_p20 : STD_LOGIC_VECTOR (14 downto 0);

    component conv_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_out_ce0 : OUT STD_LOGIC;
        conv_out_we0 : OUT STD_LOGIC;
        conv_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_0_ce0 : OUT STD_LOGIC;
        max_pool_1_out_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_0_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_0_ce1 : OUT STD_LOGIC;
        max_pool_1_out_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_1_ce0 : OUT STD_LOGIC;
        max_pool_1_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_1_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_1_ce1 : OUT STD_LOGIC;
        max_pool_1_out_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_2_ce0 : OUT STD_LOGIC;
        max_pool_1_out_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_2_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_2_ce1 : OUT STD_LOGIC;
        max_pool_1_out_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_3_ce0 : OUT STD_LOGIC;
        max_pool_1_out_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_3_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_3_ce1 : OUT STD_LOGIC;
        max_pool_1_out_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_4_ce0 : OUT STD_LOGIC;
        max_pool_1_out_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_4_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_4_ce1 : OUT STD_LOGIC;
        max_pool_1_out_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_5_ce0 : OUT STD_LOGIC;
        max_pool_1_out_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_1_out_5_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_1_out_5_ce1 : OUT STD_LOGIC;
        max_pool_1_out_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        input_r_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce0 : OUT STD_LOGIC;
        input_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_r_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        input_r_ce1 : OUT STD_LOGIC;
        input_r_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_1_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_1_out_ce0 : OUT STD_LOGIC;
        conv_1_out_we0 : OUT STD_LOGIC;
        conv_1_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv_1_out_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_1_out_ce1 : OUT STD_LOGIC;
        conv_1_out_we1 : OUT STD_LOGIC;
        conv_1_out_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component dense_out IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        prediction_Addr_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        prediction_EN_A : OUT STD_LOGIC;
        prediction_WEN_A : OUT STD_LOGIC_VECTOR (3 downto 0);
        prediction_Din_A : OUT STD_LOGIC_VECTOR (31 downto 0);
        prediction_Dout_A : IN STD_LOGIC_VECTOR (31 downto 0);
        dense_2_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        dense_2_out_ce0 : OUT STD_LOGIC;
        dense_2_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component max_pool_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        max_pool_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_pool_out_ce0 : OUT STD_LOGIC;
        max_pool_out_we0 : OUT STD_LOGIC;
        max_pool_out_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        conv_2_out_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_2_out_ce0 : OUT STD_LOGIC;
        conv_2_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_2_out_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        conv_2_out_ce1 : OUT STD_LOGIC;
        conv_2_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component max_pool_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv_out_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_out_ce0 : OUT STD_LOGIC;
        conv_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv_out_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        conv_out_ce1 : OUT STD_LOGIC;
        conv_out_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_0_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_0_ce0 : OUT STD_LOGIC;
        max_pool_out_0_we0 : OUT STD_LOGIC;
        max_pool_out_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_1_ce0 : OUT STD_LOGIC;
        max_pool_out_1_we0 : OUT STD_LOGIC;
        max_pool_out_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_2_ce0 : OUT STD_LOGIC;
        max_pool_out_2_we0 : OUT STD_LOGIC;
        max_pool_out_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_3_ce0 : OUT STD_LOGIC;
        max_pool_out_3_we0 : OUT STD_LOGIC;
        max_pool_out_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_4_ce0 : OUT STD_LOGIC;
        max_pool_out_4_we0 : OUT STD_LOGIC;
        max_pool_out_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_out_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        max_pool_out_5_ce0 : OUT STD_LOGIC;
        max_pool_out_5_we0 : OUT STD_LOGIC;
        max_pool_out_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component flat IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        flat_array_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        flat_array_ce0 : OUT STD_LOGIC;
        flat_array_we0 : OUT STD_LOGIC;
        flat_array_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        max_pool_2_out_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        max_pool_2_out_ce0 : OUT STD_LOGIC;
        max_pool_2_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_fadd_32ns_32nbkb IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_fmul_32ns_32ncud IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_fcmp_32ns_32ndEe IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component cnn_mac_muladd_9nbjl IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component cnn_conv_1_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_max_pool_1_oubdk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_conv_2_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_max_pool_2_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_1_bias IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_1_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_1_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (14 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_2_bias IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_2_out IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_dense_2_weights IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_conv_1_input IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component cnn_CRTL_BUS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;



begin
    conv_1_out_U : component cnn_conv_1_out
    generic map (
        DataWidth => 32,
        AddressRange => 4056,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_1_out_address0,
        ce0 => conv_1_out_ce0,
        we0 => conv_1_out_we0,
        d0 => grp_conv_1_fu_667_conv_1_out_d0,
        q0 => conv_1_out_q0,
        address1 => conv_1_out_address1,
        ce1 => conv_1_out_ce1,
        we1 => conv_1_out_we1,
        d1 => grp_conv_1_fu_667_conv_1_out_d1,
        q1 => conv_1_out_q1);

    max_pool_1_out_0_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_0_address0,
        ce0 => max_pool_1_out_0_ce0,
        we0 => max_pool_1_out_0_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_0_d0,
        q0 => max_pool_1_out_0_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_0_address1,
        ce1 => max_pool_1_out_0_ce1,
        q1 => max_pool_1_out_0_q1);

    max_pool_1_out_1_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_1_address0,
        ce0 => max_pool_1_out_1_ce0,
        we0 => max_pool_1_out_1_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_1_d0,
        q0 => max_pool_1_out_1_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_1_address1,
        ce1 => max_pool_1_out_1_ce1,
        q1 => max_pool_1_out_1_q1);

    max_pool_1_out_2_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_2_address0,
        ce0 => max_pool_1_out_2_ce0,
        we0 => max_pool_1_out_2_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_2_d0,
        q0 => max_pool_1_out_2_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_2_address1,
        ce1 => max_pool_1_out_2_ce1,
        q1 => max_pool_1_out_2_q1);

    max_pool_1_out_3_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_3_address0,
        ce0 => max_pool_1_out_3_ce0,
        we0 => max_pool_1_out_3_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_3_d0,
        q0 => max_pool_1_out_3_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_3_address1,
        ce1 => max_pool_1_out_3_ce1,
        q1 => max_pool_1_out_3_q1);

    max_pool_1_out_4_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_4_address0,
        ce0 => max_pool_1_out_4_ce0,
        we0 => max_pool_1_out_4_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_4_d0,
        q0 => max_pool_1_out_4_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_4_address1,
        ce1 => max_pool_1_out_4_ce1,
        q1 => max_pool_1_out_4_q1);

    max_pool_1_out_5_U : component cnn_max_pool_1_oubdk
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_1_out_5_address0,
        ce0 => max_pool_1_out_5_ce0,
        we0 => max_pool_1_out_5_we0,
        d0 => grp_max_pool_1_fu_694_max_pool_out_5_d0,
        q0 => max_pool_1_out_5_q0,
        address1 => grp_conv_2_fu_539_max_pool_1_out_5_address1,
        ce1 => max_pool_1_out_5_ce1,
        q1 => max_pool_1_out_5_q1);

    conv_2_out_U : component cnn_conv_2_out
    generic map (
        DataWidth => 32,
        AddressRange => 1936,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_2_out_address0,
        ce0 => conv_2_out_ce0,
        we0 => conv_2_out_we0,
        d0 => grp_conv_2_fu_539_conv_out_d0,
        q0 => conv_2_out_q0,
        address1 => grp_max_pool_2_fu_686_conv_2_out_address1,
        ce1 => conv_2_out_ce1,
        q1 => conv_2_out_q1);

    max_pool_2_out_U : component cnn_max_pool_2_out
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => max_pool_2_out_address0,
        ce0 => max_pool_2_out_ce0,
        we0 => max_pool_2_out_we0,
        d0 => grp_max_pool_2_fu_686_max_pool_out_d0,
        q0 => max_pool_2_out_q0);

    flat_array_U : component cnn_max_pool_2_out
    generic map (
        DataWidth => 32,
        AddressRange => 400,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => flat_array_address0,
        ce0 => flat_array_ce0,
        we0 => flat_array_we0,
        d0 => grp_flat_fu_712_flat_array_d0,
        q0 => flat_array_q0);

    dense_1_bias_U : component cnn_dense_1_bias
    generic map (
        DataWidth => 32,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_1_bias_address0,
        ce0 => dense_1_bias_ce0,
        q0 => dense_1_bias_q0);

    dense_1_out_U : component cnn_dense_1_out
    generic map (
        DataWidth => 32,
        AddressRange => 50,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_1_out_address0,
        ce0 => dense_1_out_ce0,
        we0 => dense_1_out_we0,
        d0 => dense_1_out_d0,
        q0 => dense_1_out_q0);

    dense_1_weights_U : component cnn_dense_1_weights
    generic map (
        DataWidth => 32,
        AddressRange => 20000,
        AddressWidth => 15)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_1_weights_address0,
        ce0 => dense_1_weights_ce0,
        q0 => dense_1_weights_q0);

    dense_2_bias_U : component cnn_dense_2_bias
    generic map (
        DataWidth => 32,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_2_bias_address0,
        ce0 => dense_2_bias_ce0,
        q0 => dense_2_bias_q0);

    dense_2_out_U : component cnn_dense_2_out
    generic map (
        DataWidth => 32,
        AddressRange => 30,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_2_out_address0,
        ce0 => dense_2_out_ce0,
        we0 => dense_2_out_we0,
        d0 => dense_2_out_d0,
        q0 => dense_2_out_q0);

    dense_2_weights_U : component cnn_dense_2_weights
    generic map (
        DataWidth => 32,
        AddressRange => 1500,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => dense_2_weights_address0,
        ce0 => dense_2_weights_ce0,
        q0 => dense_2_weights_q0);

    cnn_CRTL_BUS_s_axi_U : component cnn_CRTL_BUS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CRTL_BUS_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CRTL_BUS_DATA_WIDTH)
    port map (
        AWVALID => s_axi_CRTL_BUS_AWVALID,
        AWREADY => s_axi_CRTL_BUS_AWREADY,
        AWADDR => s_axi_CRTL_BUS_AWADDR,
        WVALID => s_axi_CRTL_BUS_WVALID,
        WREADY => s_axi_CRTL_BUS_WREADY,
        WDATA => s_axi_CRTL_BUS_WDATA,
        WSTRB => s_axi_CRTL_BUS_WSTRB,
        ARVALID => s_axi_CRTL_BUS_ARVALID,
        ARREADY => s_axi_CRTL_BUS_ARREADY,
        ARADDR => s_axi_CRTL_BUS_ARADDR,
        RVALID => s_axi_CRTL_BUS_RVALID,
        RREADY => s_axi_CRTL_BUS_RREADY,
        RDATA => s_axi_CRTL_BUS_RDATA,
        RRESP => s_axi_CRTL_BUS_RRESP,
        BVALID => s_axi_CRTL_BUS_BVALID,
        BREADY => s_axi_CRTL_BUS_BREADY,
        BRESP => s_axi_CRTL_BUS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    conv_1_input_U : component cnn_conv_1_input
    generic map (
        DataWidth => 32,
        AddressRange => 784,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => conv_1_input_address0,
        ce0 => conv_1_input_ce0,
        we0 => conv_1_input_we0,
        d0 => cnn_input_Dout_A,
        q0 => conv_1_input_q0,
        address1 => grp_conv_1_fu_667_input_r_address1,
        ce1 => conv_1_input_ce1,
        q1 => conv_1_input_q1);

    grp_conv_2_fu_539 : component conv_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_2_fu_539_ap_start,
        ap_done => grp_conv_2_fu_539_ap_done,
        ap_idle => grp_conv_2_fu_539_ap_idle,
        ap_ready => grp_conv_2_fu_539_ap_ready,
        conv_out_address0 => grp_conv_2_fu_539_conv_out_address0,
        conv_out_ce0 => grp_conv_2_fu_539_conv_out_ce0,
        conv_out_we0 => grp_conv_2_fu_539_conv_out_we0,
        conv_out_d0 => grp_conv_2_fu_539_conv_out_d0,
        max_pool_1_out_0_address0 => grp_conv_2_fu_539_max_pool_1_out_0_address0,
        max_pool_1_out_0_ce0 => grp_conv_2_fu_539_max_pool_1_out_0_ce0,
        max_pool_1_out_0_q0 => max_pool_1_out_0_q0,
        max_pool_1_out_0_address1 => grp_conv_2_fu_539_max_pool_1_out_0_address1,
        max_pool_1_out_0_ce1 => grp_conv_2_fu_539_max_pool_1_out_0_ce1,
        max_pool_1_out_0_q1 => max_pool_1_out_0_q1,
        max_pool_1_out_1_address0 => grp_conv_2_fu_539_max_pool_1_out_1_address0,
        max_pool_1_out_1_ce0 => grp_conv_2_fu_539_max_pool_1_out_1_ce0,
        max_pool_1_out_1_q0 => max_pool_1_out_1_q0,
        max_pool_1_out_1_address1 => grp_conv_2_fu_539_max_pool_1_out_1_address1,
        max_pool_1_out_1_ce1 => grp_conv_2_fu_539_max_pool_1_out_1_ce1,
        max_pool_1_out_1_q1 => max_pool_1_out_1_q1,
        max_pool_1_out_2_address0 => grp_conv_2_fu_539_max_pool_1_out_2_address0,
        max_pool_1_out_2_ce0 => grp_conv_2_fu_539_max_pool_1_out_2_ce0,
        max_pool_1_out_2_q0 => max_pool_1_out_2_q0,
        max_pool_1_out_2_address1 => grp_conv_2_fu_539_max_pool_1_out_2_address1,
        max_pool_1_out_2_ce1 => grp_conv_2_fu_539_max_pool_1_out_2_ce1,
        max_pool_1_out_2_q1 => max_pool_1_out_2_q1,
        max_pool_1_out_3_address0 => grp_conv_2_fu_539_max_pool_1_out_3_address0,
        max_pool_1_out_3_ce0 => grp_conv_2_fu_539_max_pool_1_out_3_ce0,
        max_pool_1_out_3_q0 => max_pool_1_out_3_q0,
        max_pool_1_out_3_address1 => grp_conv_2_fu_539_max_pool_1_out_3_address1,
        max_pool_1_out_3_ce1 => grp_conv_2_fu_539_max_pool_1_out_3_ce1,
        max_pool_1_out_3_q1 => max_pool_1_out_3_q1,
        max_pool_1_out_4_address0 => grp_conv_2_fu_539_max_pool_1_out_4_address0,
        max_pool_1_out_4_ce0 => grp_conv_2_fu_539_max_pool_1_out_4_ce0,
        max_pool_1_out_4_q0 => max_pool_1_out_4_q0,
        max_pool_1_out_4_address1 => grp_conv_2_fu_539_max_pool_1_out_4_address1,
        max_pool_1_out_4_ce1 => grp_conv_2_fu_539_max_pool_1_out_4_ce1,
        max_pool_1_out_4_q1 => max_pool_1_out_4_q1,
        max_pool_1_out_5_address0 => grp_conv_2_fu_539_max_pool_1_out_5_address0,
        max_pool_1_out_5_ce0 => grp_conv_2_fu_539_max_pool_1_out_5_ce0,
        max_pool_1_out_5_q0 => max_pool_1_out_5_q0,
        max_pool_1_out_5_address1 => grp_conv_2_fu_539_max_pool_1_out_5_address1,
        max_pool_1_out_5_ce1 => grp_conv_2_fu_539_max_pool_1_out_5_ce1,
        max_pool_1_out_5_q1 => max_pool_1_out_5_q1);

    grp_conv_1_fu_667 : component conv_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_1_fu_667_ap_start,
        ap_done => grp_conv_1_fu_667_ap_done,
        ap_idle => grp_conv_1_fu_667_ap_idle,
        ap_ready => grp_conv_1_fu_667_ap_ready,
        input_r_address0 => grp_conv_1_fu_667_input_r_address0,
        input_r_ce0 => grp_conv_1_fu_667_input_r_ce0,
        input_r_q0 => conv_1_input_q0,
        input_r_address1 => grp_conv_1_fu_667_input_r_address1,
        input_r_ce1 => grp_conv_1_fu_667_input_r_ce1,
        input_r_q1 => conv_1_input_q1,
        conv_1_out_address0 => grp_conv_1_fu_667_conv_1_out_address0,
        conv_1_out_ce0 => grp_conv_1_fu_667_conv_1_out_ce0,
        conv_1_out_we0 => grp_conv_1_fu_667_conv_1_out_we0,
        conv_1_out_d0 => grp_conv_1_fu_667_conv_1_out_d0,
        conv_1_out_address1 => grp_conv_1_fu_667_conv_1_out_address1,
        conv_1_out_ce1 => grp_conv_1_fu_667_conv_1_out_ce1,
        conv_1_out_we1 => grp_conv_1_fu_667_conv_1_out_we1,
        conv_1_out_d1 => grp_conv_1_fu_667_conv_1_out_d1);

    grp_dense_out_fu_674 : component dense_out
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_dense_out_fu_674_ap_start,
        ap_done => grp_dense_out_fu_674_ap_done,
        ap_idle => grp_dense_out_fu_674_ap_idle,
        ap_ready => grp_dense_out_fu_674_ap_ready,
        prediction_Addr_A => grp_dense_out_fu_674_prediction_Addr_A,
        prediction_EN_A => grp_dense_out_fu_674_prediction_EN_A,
        prediction_WEN_A => grp_dense_out_fu_674_prediction_WEN_A,
        prediction_Din_A => grp_dense_out_fu_674_prediction_Din_A,
        prediction_Dout_A => ap_const_lv32_0,
        dense_2_out_address0 => grp_dense_out_fu_674_dense_2_out_address0,
        dense_2_out_ce0 => grp_dense_out_fu_674_dense_2_out_ce0,
        dense_2_out_q0 => dense_2_out_q0);

    grp_max_pool_2_fu_686 : component max_pool_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_max_pool_2_fu_686_ap_start,
        ap_done => grp_max_pool_2_fu_686_ap_done,
        ap_idle => grp_max_pool_2_fu_686_ap_idle,
        ap_ready => grp_max_pool_2_fu_686_ap_ready,
        max_pool_out_address0 => grp_max_pool_2_fu_686_max_pool_out_address0,
        max_pool_out_ce0 => grp_max_pool_2_fu_686_max_pool_out_ce0,
        max_pool_out_we0 => grp_max_pool_2_fu_686_max_pool_out_we0,
        max_pool_out_d0 => grp_max_pool_2_fu_686_max_pool_out_d0,
        conv_2_out_address0 => grp_max_pool_2_fu_686_conv_2_out_address0,
        conv_2_out_ce0 => grp_max_pool_2_fu_686_conv_2_out_ce0,
        conv_2_out_q0 => conv_2_out_q0,
        conv_2_out_address1 => grp_max_pool_2_fu_686_conv_2_out_address1,
        conv_2_out_ce1 => grp_max_pool_2_fu_686_conv_2_out_ce1,
        conv_2_out_q1 => conv_2_out_q1);

    grp_max_pool_1_fu_694 : component max_pool_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_max_pool_1_fu_694_ap_start,
        ap_done => grp_max_pool_1_fu_694_ap_done,
        ap_idle => grp_max_pool_1_fu_694_ap_idle,
        ap_ready => grp_max_pool_1_fu_694_ap_ready,
        conv_out_address0 => grp_max_pool_1_fu_694_conv_out_address0,
        conv_out_ce0 => grp_max_pool_1_fu_694_conv_out_ce0,
        conv_out_q0 => conv_1_out_q0,
        conv_out_address1 => grp_max_pool_1_fu_694_conv_out_address1,
        conv_out_ce1 => grp_max_pool_1_fu_694_conv_out_ce1,
        conv_out_q1 => conv_1_out_q1,
        max_pool_out_0_address0 => grp_max_pool_1_fu_694_max_pool_out_0_address0,
        max_pool_out_0_ce0 => grp_max_pool_1_fu_694_max_pool_out_0_ce0,
        max_pool_out_0_we0 => grp_max_pool_1_fu_694_max_pool_out_0_we0,
        max_pool_out_0_d0 => grp_max_pool_1_fu_694_max_pool_out_0_d0,
        max_pool_out_1_address0 => grp_max_pool_1_fu_694_max_pool_out_1_address0,
        max_pool_out_1_ce0 => grp_max_pool_1_fu_694_max_pool_out_1_ce0,
        max_pool_out_1_we0 => grp_max_pool_1_fu_694_max_pool_out_1_we0,
        max_pool_out_1_d0 => grp_max_pool_1_fu_694_max_pool_out_1_d0,
        max_pool_out_2_address0 => grp_max_pool_1_fu_694_max_pool_out_2_address0,
        max_pool_out_2_ce0 => grp_max_pool_1_fu_694_max_pool_out_2_ce0,
        max_pool_out_2_we0 => grp_max_pool_1_fu_694_max_pool_out_2_we0,
        max_pool_out_2_d0 => grp_max_pool_1_fu_694_max_pool_out_2_d0,
        max_pool_out_3_address0 => grp_max_pool_1_fu_694_max_pool_out_3_address0,
        max_pool_out_3_ce0 => grp_max_pool_1_fu_694_max_pool_out_3_ce0,
        max_pool_out_3_we0 => grp_max_pool_1_fu_694_max_pool_out_3_we0,
        max_pool_out_3_d0 => grp_max_pool_1_fu_694_max_pool_out_3_d0,
        max_pool_out_4_address0 => grp_max_pool_1_fu_694_max_pool_out_4_address0,
        max_pool_out_4_ce0 => grp_max_pool_1_fu_694_max_pool_out_4_ce0,
        max_pool_out_4_we0 => grp_max_pool_1_fu_694_max_pool_out_4_we0,
        max_pool_out_4_d0 => grp_max_pool_1_fu_694_max_pool_out_4_d0,
        max_pool_out_5_address0 => grp_max_pool_1_fu_694_max_pool_out_5_address0,
        max_pool_out_5_ce0 => grp_max_pool_1_fu_694_max_pool_out_5_ce0,
        max_pool_out_5_we0 => grp_max_pool_1_fu_694_max_pool_out_5_we0,
        max_pool_out_5_d0 => grp_max_pool_1_fu_694_max_pool_out_5_d0);

    grp_flat_fu_712 : component flat
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_flat_fu_712_ap_start,
        ap_done => grp_flat_fu_712_ap_done,
        ap_idle => grp_flat_fu_712_ap_idle,
        ap_ready => grp_flat_fu_712_ap_ready,
        flat_array_address0 => grp_flat_fu_712_flat_array_address0,
        flat_array_ce0 => grp_flat_fu_712_flat_array_ce0,
        flat_array_we0 => grp_flat_fu_712_flat_array_we0,
        flat_array_d0 => grp_flat_fu_712_flat_array_d0,
        max_pool_2_out_address0 => grp_flat_fu_712_max_pool_2_out_address0,
        max_pool_2_out_ce0 => grp_flat_fu_712_max_pool_2_out_ce0,
        max_pool_2_out_q0 => max_pool_2_out_q0);

    cnn_fadd_32ns_32nbkb_U211 : component cnn_fadd_32ns_32nbkb
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_720_p0,
        din1 => grp_fu_720_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_720_p2);

    cnn_fmul_32ns_32ncud_U212 : component cnn_fmul_32ns_32ncud
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_726_p0,
        din1 => grp_fu_726_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_726_p2);

    cnn_fcmp_32ns_32ndEe_U213 : component cnn_fcmp_32ns_32ndEe
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_720_p2,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_4,
        dout => grp_fu_734_p2);

    cnn_mac_muladd_9nbjl_U214 : component cnn_mac_muladd_9nbjl
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 7,
        din2_WIDTH => 6,
        dout_WIDTH => 15)
    port map (
        din0 => grp_fu_1134_p0,
        din1 => grp_fu_1134_p1,
        din2 => grp_fu_1134_p2,
        dout => grp_fu_1134_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state27) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
                    ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    ap_enable_reg_pp1_iter3 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_1_fu_667_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_1_fu_667_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln23_fu_757_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_conv_1_fu_667_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_1_fu_667_ap_ready = ap_const_logic_1)) then 
                    grp_conv_1_fu_667_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_2_fu_539_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_2_fu_539_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_conv_2_fu_539_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_2_fu_539_ap_ready = ap_const_logic_1)) then 
                    grp_conv_2_fu_539_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_dense_out_fu_674_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_dense_out_fu_674_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_dense_out_fu_674_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_dense_out_fu_674_ap_ready = ap_const_logic_1)) then 
                    grp_dense_out_fu_674_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_flat_fu_712_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_flat_fu_712_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_flat_fu_712_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_flat_fu_712_ap_ready = ap_const_logic_1)) then 
                    grp_flat_fu_712_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pool_1_fu_694_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_max_pool_1_fu_694_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_max_pool_1_fu_694_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_1_fu_694_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_1_fu_694_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_max_pool_2_fu_686_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_max_pool_2_fu_686_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_max_pool_2_fu_686_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_max_pool_2_fu_686_ap_ready = ap_const_logic_1)) then 
                    grp_max_pool_2_fu_686_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_0_i5_reg_505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                i_0_i5_reg_505 <= ap_const_lv5_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                i_0_i5_reg_505 <= select_ln14_5_reg_1278;
            end if; 
        end if;
    end process;

    i_0_i_reg_460_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                i_0_i_reg_460 <= select_ln14_2_reg_1203;
            elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                i_0_i_reg_460 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;

    i_0_reg_417_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i_0_reg_417 <= i_reg_1146;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_0_reg_417 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    indvar_flatten11_reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                indvar_flatten11_reg_494 <= ap_const_lv11_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                indvar_flatten11_reg_494 <= add_ln9_2_reg_1263;
            end if; 
        end if;
    end process;

    indvar_flatten_reg_449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                indvar_flatten_reg_449 <= add_ln9_reg_1188;
            elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten_reg_449 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    ix_in_0_reg_405_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                ix_in_0_reg_405 <= ix_in_reg_1151;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                ix_in_0_reg_405 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    ix_in_1_reg_428_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                ix_in_1_reg_428 <= add_ln28_reg_1179;
            elsif (((icmp_ln23_fu_757_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                ix_in_1_reg_428 <= ix_in_0_reg_405;
            end if; 
        end if;
    end process;

    j_0_i9_reg_528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                j_0_i9_reg_528 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                j_0_i9_reg_528 <= j_2_reg_1304;
            end if; 
        end if;
    end process;

    j_0_i_reg_483_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                j_0_i_reg_483 <= j_reg_1229;
            elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                j_0_i_reg_483 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    j_0_reg_438_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                j_0_reg_438 <= j_1_reg_1164;
            elsif (((icmp_ln23_fu_757_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                j_0_reg_438 <= ap_const_lv5_0;
            end if; 
        end if;
    end process;

    sum_0_i8_reg_516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                sum_0_i8_reg_516 <= ap_const_lv32_0;
            elsif (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                sum_0_i8_reg_516 <= grp_fu_720_p2;
            end if; 
        end if;
    end process;

    sum_0_i_reg_471_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                sum_0_i_reg_471 <= grp_fu_720_p2;
            elsif (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                sum_0_i_reg_471 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_805_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                add_ln27_reg_1174 <= add_ln27_fu_826_p2;
                add_ln28_reg_1179 <= add_ln28_fu_831_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                add_ln9_2_reg_1263 <= add_ln9_2_fu_977_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                add_ln9_reg_1188 <= add_ln9_fu_847_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_reg_1146 <= i_fu_763_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln13_1_reg_1240 <= icmp_ln13_1_fu_911_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln13_1_reg_1240_pp0_iter2_reg <= icmp_ln13_1_reg_1240;
                icmp_ln13_1_reg_1240_pp0_iter3_reg <= icmp_ln13_1_reg_1240_pp0_iter2_reg;
                icmp_ln9_reg_1184 <= icmp_ln9_fu_841_p2;
                icmp_ln9_reg_1184_pp0_iter1_reg <= icmp_ln9_reg_1184;
                select_ln14_2_reg_1203_pp0_iter1_reg <= select_ln14_2_reg_1203;
                    zext_ln14_reg_1244_pp0_iter3_reg(5 downto 0) <= zext_ln14_reg_1244(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_fu_971_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln13_2_reg_1268 <= icmp_ln13_2_fu_989_p2;
                select_ln14_4_reg_1273 <= select_ln14_4_fu_995_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln13_3_reg_1315 <= icmp_ln13_3_fu_1074_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                icmp_ln13_3_reg_1315_pp1_iter2_reg <= icmp_ln13_3_reg_1315;
                icmp_ln13_3_reg_1315_pp1_iter3_reg <= icmp_ln13_3_reg_1315_pp1_iter2_reg;
                icmp_ln9_1_reg_1259 <= icmp_ln9_1_fu_971_p2;
                icmp_ln9_1_reg_1259_pp1_iter1_reg <= icmp_ln9_1_reg_1259;
                select_ln14_5_reg_1278_pp1_iter1_reg <= select_ln14_5_reg_1278;
                    zext_ln14_7_reg_1319_pp1_iter3_reg(4 downto 0) <= zext_ln14_7_reg_1319(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_fu_841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln13_reg_1193 <= icmp_ln13_fu_859_p2;
                select_ln14_1_reg_1198 <= select_ln14_1_fu_865_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln23_fu_757_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                ix_in_reg_1151 <= ix_in_fu_769_p2;
                    sub_ln27_reg_1156(10 downto 2) <= sub_ln27_fu_799_p2(10 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                j_1_reg_1164 <= j_1_fu_811_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                j_2_reg_1304 <= j_2_fu_1061_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                j_reg_1229 <= j_fu_898_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2)) or ((icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then
                reg_740 <= grp_fu_726_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_745 <= grp_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp1_stage1_11001) and (icmp_ln13_3_reg_1315_pp1_iter3_reg = ap_const_lv1_1) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage1)) or ((icmp_ln13_1_reg_1240_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_752 <= grp_fu_720_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_fu_841_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                select_ln14_2_reg_1203 <= select_ln14_2_fu_873_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_fu_971_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                select_ln14_5_reg_1278 <= select_ln14_5_fu_1003_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (icmp_ln9_1_reg_1259_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                    zext_ln14_7_reg_1319(4 downto 0) <= zext_ln14_7_fu_1079_p1(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln9_reg_1184_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                    zext_ln14_reg_1244(5 downto 0) <= zext_ln14_fu_916_p1(5 downto 0);
            end if;
        end if;
    end process;
    sub_ln27_reg_1156(1 downto 0) <= "00";
    zext_ln14_reg_1244(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln14_reg_1244_pp0_iter3_reg(63 downto 6) <= "0000000000000000000000000000000000000000000000000000000000";
    zext_ln14_7_reg_1319(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln14_7_reg_1319_pp1_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage2, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp1_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp1_iter3, ap_CS_fsm_state2, icmp_ln23_fu_757_p2, ap_CS_fsm_state3, icmp_ln25_fu_805_p2, icmp_ln9_fu_841_p2, icmp_ln9_1_fu_971_p2, ap_CS_fsm_state13, grp_flat_fu_712_ap_done, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter1, ap_block_pp0_stage2_subdone, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter1, ap_block_pp1_stage2_subdone, grp_conv_2_fu_539_ap_done, grp_conv_1_fu_667_ap_done, grp_dense_out_fu_674_ap_done, grp_max_pool_2_fu_686_ap_done, grp_max_pool_1_fu_694_ap_done, ap_CS_fsm_state9, ap_CS_fsm_state5, ap_CS_fsm_state40, ap_CS_fsm_state11, ap_CS_fsm_state7, ap_block_pp0_stage1_subdone, ap_block_pp1_stage1_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln23_fu_757_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln25_fu_805_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state5 => 
                if (((grp_conv_1_fu_667_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_max_pool_1_fu_694_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_conv_2_fu_539_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_max_pool_2_fu_686_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_flat_fu_712_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln9_fu_841_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln9_fu_841_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln9_1_fu_971_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                elsif (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (icmp_ln9_1_fu_971_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_pp1_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp1_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage1;
                end if;
            when ap_ST_fsm_pp1_stage2 => 
                if ((not(((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) and (ap_const_boolean_0 = ap_block_pp1_stage2_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp1_stage2_subdone) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then
                    ap_NS_fsm <= ap_ST_fsm_state39;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage2;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((grp_dense_out_fu_674_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln14_3_fu_1050_p2 <= std_logic_vector(unsigned(sub_ln14_fu_1044_p2) + unsigned(zext_ln13_1_fu_1011_p1));
    add_ln27_fu_826_p2 <= std_logic_vector(unsigned(sub_ln27_reg_1156) + unsigned(zext_ln27_3_fu_822_p1));
    add_ln28_fu_831_p2 <= std_logic_vector(unsigned(ix_in_1_reg_428) + unsigned(ap_const_lv10_1));
    add_ln9_2_fu_977_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten11_phi_fu_498_p4) + unsigned(ap_const_lv11_1));
    add_ln9_fu_847_p2 <= std_logic_vector(unsigned(ap_phi_mux_indvar_flatten_phi_fu_453_p4) + unsigned(ap_const_lv15_1));
    and_ln19_1_fu_1119_p2 <= (or_ln19_1_fu_1113_p2 and grp_fu_734_p2);
    and_ln19_fu_956_p2 <= (or_ln19_fu_950_p2 and grp_fu_734_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(15);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(17);
    ap_CS_fsm_pp1_stage1 <= ap_CS_fsm(18);
    ap_CS_fsm_pp1_stage2 <= ap_CS_fsm(19);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state26 <= ap_CS_fsm(16);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state39 <= ap_CS_fsm(20);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(21);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp1_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp1_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp1_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp1_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp1_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp1_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp1_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp1_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp1_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp1_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp1_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state14_assign_proc : process(icmp_ln9_fu_841_p2)
    begin
        if ((icmp_ln9_fu_841_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state14 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state27_assign_proc : process(icmp_ln9_1_fu_971_p2)
    begin
        if ((icmp_ln9_1_fu_971_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state27 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_dense_out_fu_674_ap_done, ap_CS_fsm_state40)
    begin
        if (((grp_dense_out_fu_674_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2, ap_enable_reg_pp1_iter3, ap_enable_reg_pp1_iter1)
    begin
        if (((ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_enable_reg_pp1_iter3 = ap_const_logic_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_0_i5_phi_fu_509_p4_assign_proc : process(i_0_i5_reg_505, icmp_ln9_1_reg_1259, ap_CS_fsm_pp1_stage0, select_ln14_5_reg_1278, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_i_0_i5_phi_fu_509_p4 <= select_ln14_5_reg_1278;
        else 
            ap_phi_mux_i_0_i5_phi_fu_509_p4 <= i_0_i5_reg_505;
        end if; 
    end process;


    ap_phi_mux_i_0_i_phi_fu_464_p4_assign_proc : process(i_0_i_reg_460, icmp_ln9_reg_1184, ap_CS_fsm_pp0_stage0, select_ln14_2_reg_1203, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_i_0_i_phi_fu_464_p4 <= select_ln14_2_reg_1203;
        else 
            ap_phi_mux_i_0_i_phi_fu_464_p4 <= i_0_i_reg_460;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten11_phi_fu_498_p4_assign_proc : process(indvar_flatten11_reg_494, icmp_ln9_1_reg_1259, ap_CS_fsm_pp1_stage0, add_ln9_2_reg_1263, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_indvar_flatten11_phi_fu_498_p4 <= add_ln9_2_reg_1263;
        else 
            ap_phi_mux_indvar_flatten11_phi_fu_498_p4 <= indvar_flatten11_reg_494;
        end if; 
    end process;


    ap_phi_mux_indvar_flatten_phi_fu_453_p4_assign_proc : process(indvar_flatten_reg_449, icmp_ln9_reg_1184, ap_CS_fsm_pp0_stage0, add_ln9_reg_1188, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_indvar_flatten_phi_fu_453_p4 <= add_ln9_reg_1188;
        else 
            ap_phi_mux_indvar_flatten_phi_fu_453_p4 <= indvar_flatten_reg_449;
        end if; 
    end process;


    ap_phi_mux_j_0_i9_phi_fu_532_p4_assign_proc : process(j_0_i9_reg_528, icmp_ln9_1_reg_1259, ap_CS_fsm_pp1_stage0, j_2_reg_1304, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln9_1_reg_1259 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_j_0_i9_phi_fu_532_p4 <= j_2_reg_1304;
        else 
            ap_phi_mux_j_0_i9_phi_fu_532_p4 <= j_0_i9_reg_528;
        end if; 
    end process;


    ap_phi_mux_j_0_i_phi_fu_487_p4_assign_proc : process(j_0_i_reg_483, icmp_ln9_reg_1184, ap_CS_fsm_pp0_stage0, j_reg_1229, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln9_reg_1184 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_j_0_i_phi_fu_487_p4 <= j_reg_1229;
        else 
            ap_phi_mux_j_0_i_phi_fu_487_p4 <= j_0_i_reg_483;
        end if; 
    end process;


    ap_phi_mux_sum_0_i8_phi_fu_520_p4_assign_proc : process(sum_0_i8_reg_516, grp_fu_720_p2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter2, icmp_ln9_1_reg_1259_pp1_iter1_reg, ap_block_pp1_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (icmp_ln9_1_reg_1259_pp1_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_sum_0_i8_phi_fu_520_p4 <= grp_fu_720_p2;
        else 
            ap_phi_mux_sum_0_i8_phi_fu_520_p4 <= sum_0_i8_reg_516;
        end if; 
    end process;


    ap_phi_mux_sum_0_i_phi_fu_475_p4_assign_proc : process(sum_0_i_reg_471, grp_fu_720_p2, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, icmp_ln9_reg_1184_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln9_reg_1184_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_sum_0_i_phi_fu_475_p4 <= grp_fu_720_p2;
        else 
            ap_phi_mux_sum_0_i_phi_fu_475_p4 <= sum_0_i_reg_471;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_dense_out_fu_674_ap_done, ap_CS_fsm_state40)
    begin
        if (((grp_dense_out_fu_674_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bitcast_ln19_1_fu_1083_p1 <= reg_752;
    bitcast_ln19_fu_920_p1 <= reg_752;
    cnn_input_Addr_A <= std_logic_vector(shift_left(unsigned(cnn_input_Addr_A_orig),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    cnn_input_Addr_A_orig <= zext_ln27_1_fu_817_p1(32 - 1 downto 0);
    cnn_input_Clk_A <= ap_clk;
    cnn_input_Din_A <= ap_const_lv32_0;

    cnn_input_EN_A_assign_proc : process(ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            cnn_input_EN_A <= ap_const_logic_1;
        else 
            cnn_input_EN_A <= ap_const_logic_0;
        end if; 
    end process;

    cnn_input_Rst_A <= ap_rst_n_inv;
    cnn_input_WEN_A <= ap_const_lv4_0;

    conv_1_input_address0_assign_proc : process(grp_conv_1_fu_667_input_r_address0, ap_CS_fsm_state4, ap_CS_fsm_state5, sext_ln27_fu_837_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_1_input_address0 <= sext_ln27_fu_837_p1(10 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_input_address0 <= grp_conv_1_fu_667_input_r_address0;
        else 
            conv_1_input_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    conv_1_input_ce0_assign_proc : process(grp_conv_1_fu_667_input_r_ce0, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_1_input_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_input_ce0 <= grp_conv_1_fu_667_input_r_ce0;
        else 
            conv_1_input_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_ce1_assign_proc : process(grp_conv_1_fu_667_input_r_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_input_ce1 <= grp_conv_1_fu_667_input_r_ce1;
        else 
            conv_1_input_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_input_we0_assign_proc : process(ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            conv_1_input_we0 <= ap_const_logic_1;
        else 
            conv_1_input_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_address0_assign_proc : process(grp_conv_1_fu_667_conv_1_out_address0, grp_max_pool_1_fu_694_conv_out_address0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_1_out_address0 <= grp_max_pool_1_fu_694_conv_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_address0 <= grp_conv_1_fu_667_conv_1_out_address0;
        else 
            conv_1_out_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_address1_assign_proc : process(grp_conv_1_fu_667_conv_1_out_address1, grp_max_pool_1_fu_694_conv_out_address1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_1_out_address1 <= grp_max_pool_1_fu_694_conv_out_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_address1 <= grp_conv_1_fu_667_conv_1_out_address1;
        else 
            conv_1_out_address1 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    conv_1_out_ce0_assign_proc : process(grp_conv_1_fu_667_conv_1_out_ce0, grp_max_pool_1_fu_694_conv_out_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_1_out_ce0 <= grp_max_pool_1_fu_694_conv_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_ce0 <= grp_conv_1_fu_667_conv_1_out_ce0;
        else 
            conv_1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_ce1_assign_proc : process(grp_conv_1_fu_667_conv_1_out_ce1, grp_max_pool_1_fu_694_conv_out_ce1, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            conv_1_out_ce1 <= grp_max_pool_1_fu_694_conv_out_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_ce1 <= grp_conv_1_fu_667_conv_1_out_ce1;
        else 
            conv_1_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_we0_assign_proc : process(grp_conv_1_fu_667_conv_1_out_we0, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_we0 <= grp_conv_1_fu_667_conv_1_out_we0;
        else 
            conv_1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_1_out_we1_assign_proc : process(grp_conv_1_fu_667_conv_1_out_we1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            conv_1_out_we1 <= grp_conv_1_fu_667_conv_1_out_we1;
        else 
            conv_1_out_we1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_address0_assign_proc : process(grp_conv_2_fu_539_conv_out_address0, grp_max_pool_2_fu_686_conv_2_out_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_2_out_address0 <= grp_max_pool_2_fu_686_conv_2_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_2_out_address0 <= grp_conv_2_fu_539_conv_out_address0;
        else 
            conv_2_out_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    conv_2_out_ce0_assign_proc : process(grp_conv_2_fu_539_conv_out_ce0, grp_max_pool_2_fu_686_conv_2_out_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_2_out_ce0 <= grp_max_pool_2_fu_686_conv_2_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_2_out_ce0 <= grp_conv_2_fu_539_conv_out_ce0;
        else 
            conv_2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_ce1_assign_proc : process(grp_max_pool_2_fu_686_conv_2_out_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            conv_2_out_ce1 <= grp_max_pool_2_fu_686_conv_2_out_ce1;
        else 
            conv_2_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    conv_2_out_we0_assign_proc : process(grp_conv_2_fu_539_conv_out_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            conv_2_out_we0 <= grp_conv_2_fu_539_conv_out_we0;
        else 
            conv_2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_1_bias_address0 <= zext_ln14_fu_916_p1(6 - 1 downto 0);

    dense_1_bias_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dense_1_bias_ce0 <= ap_const_logic_1;
        else 
            dense_1_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_1_out_address0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp0_iter3, zext_ln14_reg_1244_pp0_iter3_reg, ap_block_pp1_stage0, ap_block_pp0_stage2, zext_ln14_6_fu_1015_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_1_out_address0 <= zext_ln14_6_fu_1015_p1(6 - 1 downto 0);
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2))) then 
            dense_1_out_address0 <= zext_ln14_reg_1244_pp0_iter3_reg(6 - 1 downto 0);
        else 
            dense_1_out_address0 <= "XXXXXX";
        end if; 
    end process;


    dense_1_out_ce0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp0_iter3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            dense_1_out_ce0 <= ap_const_logic_1;
        else 
            dense_1_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_1_out_d0 <= 
        ap_const_lv32_0 when (and_ln19_fu_956_p2(0) = '1') else 
        reg_752;

    dense_1_out_we0_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_enable_reg_pp0_iter3, icmp_ln13_1_reg_1240_pp0_iter3_reg)
    begin
        if (((icmp_ln13_1_reg_1240_pp0_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            dense_1_out_we0 <= ap_const_logic_1;
        else 
            dense_1_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_1_weights_address0 <= zext_ln14_9_fu_894_p1(15 - 1 downto 0);

    dense_1_weights_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            dense_1_weights_ce0 <= ap_const_logic_1;
        else 
            dense_1_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_bias_address0 <= zext_ln14_7_fu_1079_p1(5 - 1 downto 0);

    dense_2_bias_ce0_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            dense_2_bias_ce0 <= ap_const_logic_1;
        else 
            dense_2_bias_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    dense_2_out_address0_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_enable_reg_pp1_iter3, zext_ln14_7_reg_1319_pp1_iter3_reg, grp_dense_out_fu_674_dense_2_out_address0, ap_CS_fsm_state40, ap_block_pp1_stage2)
    begin
        if (((ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2) and (ap_const_boolean_0 = ap_block_pp1_stage2))) then 
            dense_2_out_address0 <= zext_ln14_7_reg_1319_pp1_iter3_reg(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            dense_2_out_address0 <= grp_dense_out_fu_674_dense_2_out_address0;
        else 
            dense_2_out_address0 <= "XXXXX";
        end if; 
    end process;


    dense_2_out_ce0_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter3, grp_dense_out_fu_674_dense_2_out_ce0, ap_CS_fsm_state40)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            dense_2_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            dense_2_out_ce0 <= grp_dense_out_fu_674_dense_2_out_ce0;
        else 
            dense_2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_out_d0 <= 
        ap_const_lv32_0 when (and_ln19_1_fu_1119_p2(0) = '1') else 
        reg_752;

    dense_2_out_we0_assign_proc : process(ap_CS_fsm_pp1_stage2, ap_block_pp1_stage2_11001, ap_enable_reg_pp1_iter3, icmp_ln13_3_reg_1315_pp1_iter3_reg)
    begin
        if (((icmp_ln13_3_reg_1315_pp1_iter3_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp1_stage2_11001) and (ap_enable_reg_pp1_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage2))) then 
            dense_2_out_we0 <= ap_const_logic_1;
        else 
            dense_2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    dense_2_weights_address0 <= sext_ln14_fu_1056_p1(11 - 1 downto 0);

    dense_2_weights_ce0_assign_proc : process(ap_enable_reg_pp1_iter0, ap_CS_fsm_pp1_stage0, ap_block_pp1_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1))) then 
            dense_2_weights_ce0 <= ap_const_logic_1;
        else 
            dense_2_weights_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_address0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_CS_fsm_state13, grp_flat_fu_712_flat_array_address0, ap_block_pp0_stage0, zext_ln14_5_fu_885_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            flat_array_address0 <= zext_ln14_5_fu_885_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            flat_array_address0 <= grp_flat_fu_712_flat_array_address0;
        else 
            flat_array_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    flat_array_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_CS_fsm_state13, grp_flat_fu_712_flat_array_ce0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            flat_array_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            flat_array_ce0 <= grp_flat_fu_712_flat_array_ce0;
        else 
            flat_array_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flat_array_we0_assign_proc : process(ap_CS_fsm_state13, grp_flat_fu_712_flat_array_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            flat_array_we0 <= grp_flat_fu_712_flat_array_we0;
        else 
            flat_array_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_conv_1_fu_667_ap_start <= grp_conv_1_fu_667_ap_start_reg;
    grp_conv_2_fu_539_ap_start <= grp_conv_2_fu_539_ap_start_reg;
    grp_dense_out_fu_674_ap_start <= grp_dense_out_fu_674_ap_start_reg;
    grp_flat_fu_712_ap_start <= grp_flat_fu_712_ap_start_reg;
    grp_fu_1134_p0 <= grp_fu_1134_p00(9 - 1 downto 0);
    grp_fu_1134_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_fu_865_p3),15));
    grp_fu_1134_p1 <= ap_const_lv15_32(7 - 1 downto 0);
    grp_fu_1134_p2 <= grp_fu_1134_p20(6 - 1 downto 0);
    grp_fu_1134_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_2_fu_873_p3),15));

    grp_fu_720_p0_assign_proc : process(reg_745, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage1, select_ln14_fu_903_p3, select_ln14_3_fu_1066_p3, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            grp_fu_720_p0 <= select_ln14_3_fu_1066_p3;
        elsif ((((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1)))) then 
            grp_fu_720_p0 <= reg_745;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_720_p0 <= select_ln14_fu_903_p3;
        else 
            grp_fu_720_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_720_p1_assign_proc : process(dense_1_bias_q0, dense_2_bias_q0, reg_740, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter2, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage1, ap_enable_reg_pp0_iter1, ap_enable_reg_pp1_iter1, ap_block_pp0_stage0, ap_block_pp1_stage0, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_fu_720_p1 <= dense_2_bias_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_720_p1 <= dense_1_bias_q0;
        elsif ((((ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_720_p1 <= reg_740;
        else 
            grp_fu_720_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_726_p0_assign_proc : process(flat_array_q0, dense_1_out_q0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage1, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_fu_726_p0 <= dense_1_out_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_726_p0 <= flat_array_q0;
        else 
            grp_fu_726_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_726_p1_assign_proc : process(dense_1_weights_q0, dense_2_weights_q0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp1_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp1_stage1, ap_block_pp0_stage1, ap_block_pp1_stage1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp1_stage1) and (ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage1))) then 
            grp_fu_726_p1 <= dense_2_weights_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_726_p1 <= dense_1_weights_q0;
        else 
            grp_fu_726_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_max_pool_1_fu_694_ap_start <= grp_max_pool_1_fu_694_ap_start_reg;
    grp_max_pool_2_fu_686_ap_start <= grp_max_pool_2_fu_686_ap_start_reg;
    i_1_fu_853_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_i_phi_fu_464_p4) + unsigned(ap_const_lv6_1));
    i_2_fu_983_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_0_i5_phi_fu_509_p4) + unsigned(ap_const_lv5_1));
    i_fu_763_p2 <= std_logic_vector(unsigned(i_0_reg_417) + unsigned(ap_const_lv5_1));
    icmp_ln13_1_fu_911_p2 <= "1" when (j_reg_1229 = ap_const_lv9_190) else "0";
    icmp_ln13_2_fu_989_p2 <= "1" when (ap_phi_mux_j_0_i9_phi_fu_532_p4 = ap_const_lv6_32) else "0";
    icmp_ln13_3_fu_1074_p2 <= "1" when (j_2_reg_1304 = ap_const_lv6_32) else "0";
    icmp_ln13_fu_859_p2 <= "1" when (ap_phi_mux_j_0_i_phi_fu_487_p4 = ap_const_lv9_190) else "0";
    icmp_ln19_1_fu_944_p2 <= "1" when (trunc_ln19_fu_934_p1 = ap_const_lv23_0) else "0";
    icmp_ln19_2_fu_1101_p2 <= "0" when (tmp_26_fu_1087_p4 = ap_const_lv8_FF) else "1";
    icmp_ln19_3_fu_1107_p2 <= "1" when (trunc_ln19_1_fu_1097_p1 = ap_const_lv23_0) else "0";
    icmp_ln19_fu_938_p2 <= "0" when (tmp_fu_924_p4 = ap_const_lv8_FF) else "1";
    icmp_ln23_fu_757_p2 <= "1" when (i_0_reg_417 = ap_const_lv5_1C) else "0";
    icmp_ln25_fu_805_p2 <= "1" when (j_0_reg_438 = ap_const_lv5_1C) else "0";
    icmp_ln9_1_fu_971_p2 <= "1" when (ap_phi_mux_indvar_flatten11_phi_fu_498_p4 = ap_const_lv11_5DC) else "0";
    icmp_ln9_fu_841_p2 <= "1" when (ap_phi_mux_indvar_flatten_phi_fu_453_p4 = ap_const_lv15_4E20) else "0";
    ix_in_fu_769_p2 <= std_logic_vector(unsigned(ix_in_0_reg_405) + unsigned(ap_const_lv10_1C));
    j_1_fu_811_p2 <= std_logic_vector(unsigned(j_0_reg_438) + unsigned(ap_const_lv5_1));
    j_2_fu_1061_p2 <= std_logic_vector(unsigned(select_ln14_4_reg_1273) + unsigned(ap_const_lv6_1));
    j_fu_898_p2 <= std_logic_vector(unsigned(select_ln14_1_reg_1198) + unsigned(ap_const_lv9_1));

    max_pool_1_out_0_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_0_address0, grp_max_pool_1_fu_694_max_pool_out_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_0_address0 <= grp_max_pool_1_fu_694_max_pool_out_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_0_address0 <= grp_conv_2_fu_539_max_pool_1_out_0_address0;
        else 
            max_pool_1_out_0_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_0_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_0_ce0, grp_max_pool_1_fu_694_max_pool_out_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_0_ce0 <= grp_max_pool_1_fu_694_max_pool_out_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_0_ce0 <= grp_conv_2_fu_539_max_pool_1_out_0_ce0;
        else 
            max_pool_1_out_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_0_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_0_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_0_ce1 <= grp_conv_2_fu_539_max_pool_1_out_0_ce1;
        else 
            max_pool_1_out_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_0_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_0_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_0_we0 <= grp_max_pool_1_fu_694_max_pool_out_0_we0;
        else 
            max_pool_1_out_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_1_address0, grp_max_pool_1_fu_694_max_pool_out_1_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_1_address0 <= grp_max_pool_1_fu_694_max_pool_out_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_1_address0 <= grp_conv_2_fu_539_max_pool_1_out_1_address0;
        else 
            max_pool_1_out_1_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_1_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_1_ce0, grp_max_pool_1_fu_694_max_pool_out_1_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_1_ce0 <= grp_max_pool_1_fu_694_max_pool_out_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_1_ce0 <= grp_conv_2_fu_539_max_pool_1_out_1_ce0;
        else 
            max_pool_1_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_1_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_1_ce1 <= grp_conv_2_fu_539_max_pool_1_out_1_ce1;
        else 
            max_pool_1_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_1_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_1_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_1_we0 <= grp_max_pool_1_fu_694_max_pool_out_1_we0;
        else 
            max_pool_1_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_2_address0, grp_max_pool_1_fu_694_max_pool_out_2_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_2_address0 <= grp_max_pool_1_fu_694_max_pool_out_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_2_address0 <= grp_conv_2_fu_539_max_pool_1_out_2_address0;
        else 
            max_pool_1_out_2_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_2_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_2_ce0, grp_max_pool_1_fu_694_max_pool_out_2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_2_ce0 <= grp_max_pool_1_fu_694_max_pool_out_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_2_ce0 <= grp_conv_2_fu_539_max_pool_1_out_2_ce0;
        else 
            max_pool_1_out_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_2_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_2_ce1 <= grp_conv_2_fu_539_max_pool_1_out_2_ce1;
        else 
            max_pool_1_out_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_2_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_2_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_2_we0 <= grp_max_pool_1_fu_694_max_pool_out_2_we0;
        else 
            max_pool_1_out_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_3_address0, grp_max_pool_1_fu_694_max_pool_out_3_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_3_address0 <= grp_max_pool_1_fu_694_max_pool_out_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_3_address0 <= grp_conv_2_fu_539_max_pool_1_out_3_address0;
        else 
            max_pool_1_out_3_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_3_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_3_ce0, grp_max_pool_1_fu_694_max_pool_out_3_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_3_ce0 <= grp_max_pool_1_fu_694_max_pool_out_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_3_ce0 <= grp_conv_2_fu_539_max_pool_1_out_3_ce0;
        else 
            max_pool_1_out_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_3_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_3_ce1 <= grp_conv_2_fu_539_max_pool_1_out_3_ce1;
        else 
            max_pool_1_out_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_3_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_3_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_3_we0 <= grp_max_pool_1_fu_694_max_pool_out_3_we0;
        else 
            max_pool_1_out_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_4_address0, grp_max_pool_1_fu_694_max_pool_out_4_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_4_address0 <= grp_max_pool_1_fu_694_max_pool_out_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_4_address0 <= grp_conv_2_fu_539_max_pool_1_out_4_address0;
        else 
            max_pool_1_out_4_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_4_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_4_ce0, grp_max_pool_1_fu_694_max_pool_out_4_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_4_ce0 <= grp_max_pool_1_fu_694_max_pool_out_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_4_ce0 <= grp_conv_2_fu_539_max_pool_1_out_4_ce0;
        else 
            max_pool_1_out_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_4_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_4_ce1 <= grp_conv_2_fu_539_max_pool_1_out_4_ce1;
        else 
            max_pool_1_out_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_4_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_4_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_4_we0 <= grp_max_pool_1_fu_694_max_pool_out_4_we0;
        else 
            max_pool_1_out_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_address0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_5_address0, grp_max_pool_1_fu_694_max_pool_out_5_address0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_5_address0 <= grp_max_pool_1_fu_694_max_pool_out_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_5_address0 <= grp_conv_2_fu_539_max_pool_1_out_5_address0;
        else 
            max_pool_1_out_5_address0 <= "XXXXXXXX";
        end if; 
    end process;


    max_pool_1_out_5_ce0_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_5_ce0, grp_max_pool_1_fu_694_max_pool_out_5_ce0, ap_CS_fsm_state9, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_5_ce0 <= grp_max_pool_1_fu_694_max_pool_out_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_5_ce0 <= grp_conv_2_fu_539_max_pool_1_out_5_ce0;
        else 
            max_pool_1_out_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_ce1_assign_proc : process(grp_conv_2_fu_539_max_pool_1_out_5_ce1, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            max_pool_1_out_5_ce1 <= grp_conv_2_fu_539_max_pool_1_out_5_ce1;
        else 
            max_pool_1_out_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_1_out_5_we0_assign_proc : process(grp_max_pool_1_fu_694_max_pool_out_5_we0, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            max_pool_1_out_5_we0 <= grp_max_pool_1_fu_694_max_pool_out_5_we0;
        else 
            max_pool_1_out_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_address0_assign_proc : process(ap_CS_fsm_state13, grp_max_pool_2_fu_686_max_pool_out_address0, grp_flat_fu_712_max_pool_2_out_address0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            max_pool_2_out_address0 <= grp_flat_fu_712_max_pool_2_out_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            max_pool_2_out_address0 <= grp_max_pool_2_fu_686_max_pool_out_address0;
        else 
            max_pool_2_out_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    max_pool_2_out_ce0_assign_proc : process(ap_CS_fsm_state13, grp_max_pool_2_fu_686_max_pool_out_ce0, grp_flat_fu_712_max_pool_2_out_ce0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            max_pool_2_out_ce0 <= grp_flat_fu_712_max_pool_2_out_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            max_pool_2_out_ce0 <= grp_max_pool_2_fu_686_max_pool_out_ce0;
        else 
            max_pool_2_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    max_pool_2_out_we0_assign_proc : process(grp_max_pool_2_fu_686_max_pool_out_we0, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            max_pool_2_out_we0 <= grp_max_pool_2_fu_686_max_pool_out_we0;
        else 
            max_pool_2_out_we0 <= ap_const_logic_0;
        end if; 
    end process;

    or_ln19_1_fu_1113_p2 <= (icmp_ln19_3_fu_1107_p2 or icmp_ln19_2_fu_1101_p2);
    or_ln19_fu_950_p2 <= (icmp_ln19_fu_938_p2 or icmp_ln19_1_fu_944_p2);
    prediction_Addr_A <= grp_dense_out_fu_674_prediction_Addr_A;
    prediction_Clk_A <= ap_clk;
    prediction_Din_A <= grp_dense_out_fu_674_prediction_Din_A;
    prediction_EN_A <= grp_dense_out_fu_674_prediction_EN_A;
    prediction_Rst_A <= ap_rst_n_inv;
    prediction_WEN_A <= grp_dense_out_fu_674_prediction_WEN_A;
    select_ln14_1_fu_865_p3 <= 
        ap_const_lv9_0 when (icmp_ln13_fu_859_p2(0) = '1') else 
        ap_phi_mux_j_0_i_phi_fu_487_p4;
    select_ln14_2_fu_873_p3 <= 
        i_1_fu_853_p2 when (icmp_ln13_fu_859_p2(0) = '1') else 
        ap_phi_mux_i_0_i_phi_fu_464_p4;
    select_ln14_3_fu_1066_p3 <= 
        ap_const_lv32_0 when (icmp_ln13_2_reg_1268(0) = '1') else 
        ap_phi_mux_sum_0_i8_phi_fu_520_p4;
    select_ln14_4_fu_995_p3 <= 
        ap_const_lv6_0 when (icmp_ln13_2_fu_989_p2(0) = '1') else 
        ap_phi_mux_j_0_i9_phi_fu_532_p4;
    select_ln14_5_fu_1003_p3 <= 
        i_2_fu_983_p2 when (icmp_ln13_2_fu_989_p2(0) = '1') else 
        ap_phi_mux_i_0_i5_phi_fu_509_p4;
    select_ln14_fu_903_p3 <= 
        ap_const_lv32_0 when (icmp_ln13_reg_1193(0) = '1') else 
        ap_phi_mux_sum_0_i_phi_fu_475_p4;
        sext_ln14_fu_1056_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln14_3_fu_1050_p2),64));

        sext_ln27_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln27_reg_1174),64));

    sub_ln14_fu_1044_p2 <= std_logic_vector(unsigned(zext_ln14_10_fu_1028_p1) - unsigned(zext_ln14_11_fu_1040_p1));
    sub_ln27_fu_799_p2 <= std_logic_vector(unsigned(zext_ln27_fu_783_p1) - unsigned(zext_ln27_2_fu_795_p1));
    tmp_26_fu_1087_p4 <= bitcast_ln19_1_fu_1083_p1(30 downto 23);
    tmp_30_fu_775_p3 <= (i_0_reg_417 & ap_const_lv5_0);
    tmp_31_fu_787_p3 <= (i_0_reg_417 & ap_const_lv2_0);
    tmp_32_fu_1020_p3 <= (select_ln14_4_fu_995_p3 & ap_const_lv5_0);
    tmp_33_fu_1032_p3 <= (select_ln14_4_fu_995_p3 & ap_const_lv1_0);
    tmp_fu_924_p4 <= bitcast_ln19_fu_920_p1(30 downto 23);
    trunc_ln19_1_fu_1097_p1 <= bitcast_ln19_1_fu_1083_p1(23 - 1 downto 0);
    trunc_ln19_fu_934_p1 <= bitcast_ln19_fu_920_p1(23 - 1 downto 0);
    zext_ln13_1_fu_1011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_5_fu_1003_p3),12));
    zext_ln14_10_fu_1028_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_32_fu_1020_p3),12));
    zext_ln14_11_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_33_fu_1032_p3),12));
    zext_ln14_5_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_1_fu_865_p3),64));
    zext_ln14_6_fu_1015_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_4_fu_995_p3),64));
    zext_ln14_7_fu_1079_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_5_reg_1278_pp1_iter1_reg),64));
    zext_ln14_9_fu_894_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1134_p3),64));
    zext_ln14_fu_916_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln14_2_reg_1203_pp0_iter1_reg),64));
    zext_ln27_1_fu_817_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ix_in_1_reg_428),64));
    zext_ln27_2_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_fu_787_p3),11));
    zext_ln27_3_fu_822_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_0_reg_438),11));
    zext_ln27_fu_783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_30_fu_775_p3),11));
end behav;
