// Seed: 2804754079
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = id_2;
  tri  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ;
  assign id_17 = -1;
  wire id_25;
  ;
  always  @  (  posedge  -1  or  posedge  (  id_21  &&  (  id_5  ?  -1 'b0 !=  1  - module_0 :  1  ?  -1  :  id_12  -  id_17  )  ==  -1  )  )  begin :LABEL_0
    deassign id_11;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_2 = 32'd41,
    parameter id_4 = 32'd14
) (
    _id_1,
    _id_2,
    id_3,
    _id_4
);
  inout wire _id_4;
  inout logic [7:0] id_3;
  input wire _id_2;
  input wire _id_1;
  assign id_4 = id_2;
  wire ["" : id_2  -  id_1] id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5
  );
  assign modCall_1.id_10 = 0;
  wire [-1 : -1 'h0] id_6;
  assign id_3[id_4] = id_6;
  tri0 id_7, id_8 = 1, id_9;
  logic [1 : -1] id_10 = id_2, id_11;
endmodule
