--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml uart_tx.twx uart_tx.ncd -o uart_tx.twr uart_tx.pcf

Design file:              uart_tx.ncd
Physical constraint file: uart_tx.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    5.318(R)|   -0.157(R)|clk_BUFGP         |   0.000|
addr<1>     |    4.379(R)|    0.503(R)|clk_BUFGP         |   0.000|
addr<2>     |    5.509(R)|   -0.426(R)|clk_BUFGP         |   0.000|
din<0>      |    1.203(R)|    1.157(R)|clk_BUFGP         |   0.000|
din<1>      |    0.400(R)|    1.036(R)|clk_BUFGP         |   0.000|
din<2>      |    1.091(R)|    1.009(R)|clk_BUFGP         |   0.000|
din<3>      |    0.642(R)|    1.354(R)|clk_BUFGP         |   0.000|
din<4>      |    0.946(R)|    0.836(R)|clk_BUFGP         |   0.000|
din<5>      |    0.584(R)|    1.047(R)|clk_BUFGP         |   0.000|
din<6>      |    0.727(R)|    0.668(R)|clk_BUFGP         |   0.000|
din<7>      |    0.238(R)|    1.059(R)|clk_BUFGP         |   0.000|
wren        |    4.485(R)|    0.761(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    8.413(R)|clk_BUFGP         |   0.000|
dout<1>     |    8.688(R)|clk_BUFGP         |   0.000|
dout<2>     |    8.788(R)|clk_BUFGP         |   0.000|
dout<3>     |    8.787(R)|clk_BUFGP         |   0.000|
dout<4>     |    8.007(R)|clk_BUFGP         |   0.000|
dout<5>     |    8.344(R)|clk_BUFGP         |   0.000|
dout<6>     |    7.821(R)|clk_BUFGP         |   0.000|
dout<7>     |    7.791(R)|clk_BUFGP         |   0.000|
txout       |    7.418(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.408|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addr<0>        |dout<0>        |    7.583|
addr<0>        |dout<1>        |    7.429|
addr<0>        |dout<2>        |    8.049|
addr<0>        |dout<3>        |    8.224|
addr<0>        |dout<4>        |    8.047|
addr<0>        |dout<5>        |    8.284|
addr<0>        |dout<6>        |    8.360|
addr<0>        |dout<7>        |    7.241|
addr<1>        |dout<0>        |    6.761|
addr<1>        |dout<1>        |    6.644|
addr<1>        |dout<2>        |    7.500|
addr<1>        |dout<3>        |    7.675|
addr<1>        |dout<4>        |    7.498|
addr<1>        |dout<5>        |    7.735|
addr<1>        |dout<6>        |    7.811|
addr<1>        |dout<7>        |    6.692|
addr<2>        |dout<0>        |    7.343|
addr<2>        |dout<1>        |    7.360|
addr<2>        |dout<2>        |    7.973|
addr<2>        |dout<3>        |    8.148|
addr<2>        |dout<4>        |    7.971|
addr<2>        |dout<5>        |    8.208|
addr<2>        |dout<6>        |    8.284|
addr<2>        |dout<7>        |    7.165|
rden           |dout<0>        |    7.439|
rden           |dout<1>        |    7.295|
rden           |dout<2>        |    7.344|
rden           |dout<3>        |    7.309|
rden           |dout<4>        |    6.480|
rden           |dout<5>        |    6.750|
rden           |dout<6>        |    6.322|
rden           |dout<7>        |    6.531|
---------------+---------------+---------+


Analysis completed Mon Oct 20 15:18:01 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



