
Smart-LCD_SW.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  000015d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001564  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000002f  00800100  00800100  000015d8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000015d8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001608  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001f8  00000000  00000000  00001648  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00004937  00000000  00000000  00001840  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000123b  00000000  00000000  00006177  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00003211  00000000  00000000  000073b2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000063c  00000000  00000000  0000a5c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00012367  00000000  00000000  0000ac00  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001582  00000000  00000000  0001cf67  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001e0  00000000  00000000  0001e4e9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000122c  00000000  00000000  0001e6c9  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	3d c2       	rjmp	.+1146   	; 0x47c <__ctors_end>
       2:	00 00       	nop
       4:	9d c2       	rjmp	.+1338   	; 0x540 <__vector_1>
       6:	00 00       	nop
       8:	a6 c2       	rjmp	.+1356   	; 0x556 <__vector_2>
       a:	00 00       	nop
       c:	af c2       	rjmp	.+1374   	; 0x56c <__vector_3>
       e:	00 00       	nop
      10:	b8 c2       	rjmp	.+1392   	; 0x582 <__vector_4>
      12:	00 00       	nop
      14:	c1 c2       	rjmp	.+1410   	; 0x598 <__vector_5>
      16:	00 00       	nop
      18:	ca c2       	rjmp	.+1428   	; 0x5ae <__vector_6>
      1a:	00 00       	nop
      1c:	d3 c2       	rjmp	.+1446   	; 0x5c4 <__vector_7>
      1e:	00 00       	nop
      20:	dc c2       	rjmp	.+1464   	; 0x5da <__vector_8>
      22:	00 00       	nop
      24:	e5 c2       	rjmp	.+1482   	; 0x5f0 <__vector_9>
      26:	00 00       	nop
      28:	ee c2       	rjmp	.+1500   	; 0x606 <__vector_10>
      2a:	00 00       	nop
      2c:	f7 c2       	rjmp	.+1518   	; 0x61c <__vector_11>
      2e:	00 00       	nop
      30:	00 c3       	rjmp	.+1536   	; 0x632 <__vector_12>
      32:	00 00       	nop
      34:	09 c3       	rjmp	.+1554   	; 0x648 <__vector_13>
      36:	00 00       	nop
      38:	12 c3       	rjmp	.+1572   	; 0x65e <__vector_14>
      3a:	00 00       	nop
      3c:	1b c3       	rjmp	.+1590   	; 0x674 <__vector_15>
      3e:	00 00       	nop
      40:	24 c3       	rjmp	.+1608   	; 0x68a <__vector_16>
      42:	00 00       	nop
      44:	2d c3       	rjmp	.+1626   	; 0x6a0 <__vector_17>
      46:	00 00       	nop
      48:	36 c3       	rjmp	.+1644   	; 0x6b6 <__vector_18>
      4a:	00 00       	nop
      4c:	3f c3       	rjmp	.+1662   	; 0x6cc <__vector_19>
      4e:	00 00       	nop
      50:	48 c3       	rjmp	.+1680   	; 0x6e2 <__vector_20>
      52:	00 00       	nop
      54:	ae c3       	rjmp	.+1884   	; 0x7b2 <__vector_21>
      56:	00 00       	nop
      58:	f2 c3       	rjmp	.+2020   	; 0x83e <__vector_22>
      5a:	00 00       	nop
      5c:	fb c3       	rjmp	.+2038   	; 0x854 <__vector_23>
      5e:	00 00       	nop
      60:	04 c4       	rjmp	.+2056   	; 0x86a <__vector_24>
      62:	00 00       	nop
      64:	2e c4       	rjmp	.+2140   	; 0x8c2 <__vector_25>
      66:	00 00       	nop
      68:	81 05       	cpc	r24, r1
      6a:	4a 06       	cpc	r4, r26
      6c:	4a 06       	cpc	r4, r26
      6e:	4a 06       	cpc	r4, r26
      70:	4a 06       	cpc	r4, r26
      72:	4a 06       	cpc	r4, r26
      74:	4a 06       	cpc	r4, r26
      76:	4a 06       	cpc	r4, r26
      78:	86 05       	cpc	r24, r6
      7a:	4a 06       	cpc	r4, r26
      7c:	4a 06       	cpc	r4, r26
      7e:	4a 06       	cpc	r4, r26
      80:	4a 06       	cpc	r4, r26
      82:	4a 06       	cpc	r4, r26
      84:	4a 06       	cpc	r4, r26
      86:	4a 06       	cpc	r4, r26
      88:	86 05       	cpc	r24, r6
      8a:	4a 06       	cpc	r4, r26
      8c:	4a 06       	cpc	r4, r26
      8e:	4a 06       	cpc	r4, r26
      90:	4a 06       	cpc	r4, r26
      92:	4a 06       	cpc	r4, r26
      94:	4a 06       	cpc	r4, r26
      96:	4a 06       	cpc	r4, r26
      98:	92 05       	cpc	r25, r2
      9a:	4a 06       	cpc	r4, r26
      9c:	4a 06       	cpc	r4, r26
      9e:	4a 06       	cpc	r4, r26
      a0:	4a 06       	cpc	r4, r26
      a2:	4a 06       	cpc	r4, r26
      a4:	4a 06       	cpc	r4, r26
      a6:	4a 06       	cpc	r4, r26
      a8:	95 05       	cpc	r25, r5
      aa:	4a 06       	cpc	r4, r26
      ac:	4a 06       	cpc	r4, r26
      ae:	4a 06       	cpc	r4, r26
      b0:	4a 06       	cpc	r4, r26
      b2:	4a 06       	cpc	r4, r26
      b4:	4a 06       	cpc	r4, r26
      b6:	4a 06       	cpc	r4, r26
      b8:	ad 05       	cpc	r26, r13
      ba:	4a 06       	cpc	r4, r26
      bc:	4a 06       	cpc	r4, r26
      be:	4a 06       	cpc	r4, r26
      c0:	4a 06       	cpc	r4, r26
      c2:	4a 06       	cpc	r4, r26
      c4:	4a 06       	cpc	r4, r26
      c6:	4a 06       	cpc	r4, r26
      c8:	b3 05       	cpc	r27, r3
      ca:	4a 06       	cpc	r4, r26
      cc:	4a 06       	cpc	r4, r26
      ce:	4a 06       	cpc	r4, r26
      d0:	4a 06       	cpc	r4, r26
      d2:	4a 06       	cpc	r4, r26
      d4:	4a 06       	cpc	r4, r26
      d6:	4a 06       	cpc	r4, r26
      d8:	4a 06       	cpc	r4, r26
      da:	4a 06       	cpc	r4, r26
      dc:	4a 06       	cpc	r4, r26
      de:	4a 06       	cpc	r4, r26
      e0:	4a 06       	cpc	r4, r26
      e2:	4a 06       	cpc	r4, r26
      e4:	4a 06       	cpc	r4, r26
      e6:	4a 06       	cpc	r4, r26
      e8:	4a 06       	cpc	r4, r26
      ea:	4a 06       	cpc	r4, r26
      ec:	4a 06       	cpc	r4, r26
      ee:	4a 06       	cpc	r4, r26
      f0:	4a 06       	cpc	r4, r26
      f2:	4a 06       	cpc	r4, r26
      f4:	4a 06       	cpc	r4, r26
      f6:	4a 06       	cpc	r4, r26
      f8:	4a 06       	cpc	r4, r26
      fa:	4a 06       	cpc	r4, r26
      fc:	4a 06       	cpc	r4, r26
      fe:	4a 06       	cpc	r4, r26
     100:	4a 06       	cpc	r4, r26
     102:	4a 06       	cpc	r4, r26
     104:	4a 06       	cpc	r4, r26
     106:	4a 06       	cpc	r4, r26
     108:	4a 06       	cpc	r4, r26
     10a:	4a 06       	cpc	r4, r26
     10c:	4a 06       	cpc	r4, r26
     10e:	4a 06       	cpc	r4, r26
     110:	4a 06       	cpc	r4, r26
     112:	4a 06       	cpc	r4, r26
     114:	4a 06       	cpc	r4, r26
     116:	4a 06       	cpc	r4, r26
     118:	b6 05       	cpc	r27, r6
     11a:	4a 06       	cpc	r4, r26
     11c:	4a 06       	cpc	r4, r26
     11e:	4a 06       	cpc	r4, r26
     120:	4a 06       	cpc	r4, r26
     122:	4a 06       	cpc	r4, r26
     124:	4a 06       	cpc	r4, r26
     126:	4a 06       	cpc	r4, r26
     128:	b6 05       	cpc	r27, r6
     12a:	4a 06       	cpc	r4, r26
     12c:	4a 06       	cpc	r4, r26
     12e:	4a 06       	cpc	r4, r26
     130:	4a 06       	cpc	r4, r26
     132:	4a 06       	cpc	r4, r26
     134:	4a 06       	cpc	r4, r26
     136:	4a 06       	cpc	r4, r26
     138:	be 05       	cpc	r27, r14
     13a:	4a 06       	cpc	r4, r26
     13c:	4a 06       	cpc	r4, r26
     13e:	4a 06       	cpc	r4, r26
     140:	4a 06       	cpc	r4, r26
     142:	4a 06       	cpc	r4, r26
     144:	4a 06       	cpc	r4, r26
     146:	4a 06       	cpc	r4, r26
     148:	be 05       	cpc	r27, r14
     14a:	4a 06       	cpc	r4, r26
     14c:	4a 06       	cpc	r4, r26
     14e:	4a 06       	cpc	r4, r26
     150:	4a 06       	cpc	r4, r26
     152:	4a 06       	cpc	r4, r26
     154:	4a 06       	cpc	r4, r26
     156:	4a 06       	cpc	r4, r26
     158:	c6 05       	cpc	r28, r6
     15a:	4a 06       	cpc	r4, r26
     15c:	4a 06       	cpc	r4, r26
     15e:	4a 06       	cpc	r4, r26
     160:	4a 06       	cpc	r4, r26
     162:	4a 06       	cpc	r4, r26
     164:	4a 06       	cpc	r4, r26
     166:	4a 06       	cpc	r4, r26
     168:	f7 05       	cpc	r31, r7
     16a:	4a 06       	cpc	r4, r26
     16c:	4a 06       	cpc	r4, r26
     16e:	4a 06       	cpc	r4, r26
     170:	4a 06       	cpc	r4, r26
     172:	4a 06       	cpc	r4, r26
     174:	4a 06       	cpc	r4, r26
     176:	4a 06       	cpc	r4, r26
     178:	c6 05       	cpc	r28, r6
     17a:	4a 06       	cpc	r4, r26
     17c:	4a 06       	cpc	r4, r26
     17e:	4a 06       	cpc	r4, r26
     180:	4a 06       	cpc	r4, r26
     182:	4a 06       	cpc	r4, r26
     184:	4a 06       	cpc	r4, r26
     186:	4a 06       	cpc	r4, r26
     188:	f7 05       	cpc	r31, r7
     18a:	4a 06       	cpc	r4, r26
     18c:	4a 06       	cpc	r4, r26
     18e:	4a 06       	cpc	r4, r26
     190:	4a 06       	cpc	r4, r26
     192:	4a 06       	cpc	r4, r26
     194:	4a 06       	cpc	r4, r26
     196:	4a 06       	cpc	r4, r26
     198:	03 06       	cpc	r0, r19
     19a:	4a 06       	cpc	r4, r26
     19c:	4a 06       	cpc	r4, r26
     19e:	4a 06       	cpc	r4, r26
     1a0:	4a 06       	cpc	r4, r26
     1a2:	4a 06       	cpc	r4, r26
     1a4:	4a 06       	cpc	r4, r26
     1a6:	4a 06       	cpc	r4, r26
     1a8:	0c 06       	cpc	r0, r28
     1aa:	4a 06       	cpc	r4, r26
     1ac:	4a 06       	cpc	r4, r26
     1ae:	4a 06       	cpc	r4, r26
     1b0:	4a 06       	cpc	r4, r26
     1b2:	4a 06       	cpc	r4, r26
     1b4:	4a 06       	cpc	r4, r26
     1b6:	4a 06       	cpc	r4, r26
     1b8:	0c 06       	cpc	r0, r28
     1ba:	4a 06       	cpc	r4, r26
     1bc:	4a 06       	cpc	r4, r26
     1be:	4a 06       	cpc	r4, r26
     1c0:	4a 06       	cpc	r4, r26
     1c2:	4a 06       	cpc	r4, r26
     1c4:	4a 06       	cpc	r4, r26
     1c6:	4a 06       	cpc	r4, r26
     1c8:	24 06       	cpc	r2, r20
     1ca:	4a 06       	cpc	r4, r26
     1cc:	4a 06       	cpc	r4, r26
     1ce:	4a 06       	cpc	r4, r26
     1d0:	4a 06       	cpc	r4, r26
     1d2:	4a 06       	cpc	r4, r26
     1d4:	4a 06       	cpc	r4, r26
     1d6:	4a 06       	cpc	r4, r26
     1d8:	3d 06       	cpc	r3, r29
     1da:	4a 06       	cpc	r4, r26
     1dc:	4a 06       	cpc	r4, r26
     1de:	4a 06       	cpc	r4, r26
     1e0:	4a 06       	cpc	r4, r26
     1e2:	4a 06       	cpc	r4, r26
     1e4:	4a 06       	cpc	r4, r26
     1e6:	4a 06       	cpc	r4, r26
     1e8:	46 06       	cpc	r4, r22

000001ea <__trampolines_end>:
     1ea:	00 00       	nop
     1ec:	00 00       	nop
     1ee:	00 00       	nop
     1f0:	00 20       	and	r0, r0
     1f2:	20 20       	and	r2, r0
     1f4:	20 20       	and	r2, r0
     1f6:	00 20       	and	r0, r0
     1f8:	50 50       	subi	r21, 0x00	; 0
     1fa:	50 00       	.word	0x0050	; ????
     1fc:	00 00       	nop
     1fe:	00 50       	subi	r16, 0x00	; 0
     200:	50 f8       	bld	r5, 0
     202:	50 f8       	bld	r5, 0
     204:	50 50       	subi	r21, 0x00	; 0
     206:	20 78       	andi	r18, 0x80	; 128
     208:	a0 70       	andi	r26, 0x00	; 0
     20a:	28 f0       	brcs	.+10     	; 0x216 <__trampolines_end+0x2c>
     20c:	20 c0       	rjmp	.+64     	; 0x24e <__trampolines_end+0x64>
     20e:	c8 10       	cpse	r12, r8
     210:	20 40       	sbci	r18, 0x00	; 0
     212:	98 18       	sub	r9, r8
     214:	60 90 a0 40 	lds	r6, 0x40A0	; 0x8040a0 <__bss_end+0x3f71>
     218:	a8 90       	.word	0x90a8	; ????
     21a:	68 60       	ori	r22, 0x08	; 8
     21c:	20 40       	sbci	r18, 0x00	; 0
     21e:	00 00       	nop
     220:	00 00       	nop
     222:	10 20       	and	r1, r0
     224:	40 40       	sbci	r20, 0x00	; 0
     226:	40 20       	and	r4, r0
     228:	10 40       	sbci	r17, 0x00	; 0
     22a:	20 10       	cpse	r2, r0
     22c:	10 10       	cpse	r1, r0
     22e:	20 40       	sbci	r18, 0x00	; 0
     230:	00 50       	subi	r16, 0x00	; 0
     232:	20 f8       	bld	r2, 0
     234:	20 50       	subi	r18, 0x00	; 0
     236:	00 00       	nop
     238:	20 20       	and	r2, r0
     23a:	f8 20       	and	r15, r8
     23c:	20 00       	.word	0x0020	; ????
     23e:	00 00       	nop
     240:	00 00       	nop
     242:	60 20       	and	r6, r0
     244:	40 00       	.word	0x0040	; ????
     246:	00 00       	nop
     248:	f8 00       	.word	0x00f8	; ????
     24a:	00 00       	nop
     24c:	00 00       	nop
     24e:	00 00       	nop
     250:	00 60       	ori	r16, 0x00	; 0
     252:	60 00       	.word	0x0060	; ????
     254:	08 10       	cpse	r0, r8
     256:	20 40       	sbci	r18, 0x00	; 0
     258:	80 00       	.word	0x0080	; ????
     25a:	70 88       	ldd	r7, Z+16	; 0x10
     25c:	98 a8       	ldd	r9, Y+48	; 0x30
     25e:	c8 88       	ldd	r12, Y+16	; 0x10
     260:	70 20       	and	r7, r0
     262:	60 20       	and	r6, r0
     264:	20 20       	and	r2, r0
     266:	20 70       	andi	r18, 0x00	; 0
     268:	70 88       	ldd	r7, Z+16	; 0x10
     26a:	08 10       	cpse	r0, r8
     26c:	20 40       	sbci	r18, 0x00	; 0
     26e:	f8 f8       	.word	0xf8f8	; ????
     270:	10 20       	and	r1, r0
     272:	10 08       	sbc	r1, r0
     274:	88 70       	andi	r24, 0x08	; 8
     276:	10 30       	cpi	r17, 0x00	; 0
     278:	50 90 f8 10 	lds	r5, 0x10F8	; 0x8010f8 <__bss_end+0xfc9>
     27c:	10 f8       	bld	r1, 0
     27e:	80 f0       	brcs	.+32     	; 0x2a0 <__trampolines_end+0xb6>
     280:	08 08       	sbc	r0, r8
     282:	88 70       	andi	r24, 0x08	; 8
     284:	30 40       	sbci	r19, 0x00	; 0
     286:	80 f0       	brcs	.+32     	; 0x2a8 <__trampolines_end+0xbe>
     288:	88 88       	ldd	r8, Y+16	; 0x10
     28a:	70 f8       	bld	r7, 0
     28c:	08 10       	cpse	r0, r8
     28e:	20 40       	sbci	r18, 0x00	; 0
     290:	40 40       	sbci	r20, 0x00	; 0
     292:	70 88       	ldd	r7, Z+16	; 0x10
     294:	88 70       	andi	r24, 0x08	; 8
     296:	88 88       	ldd	r8, Y+16	; 0x10
     298:	70 70       	andi	r23, 0x00	; 0
     29a:	88 88       	ldd	r8, Y+16	; 0x10
     29c:	78 08       	sbc	r7, r8
     29e:	10 60       	ori	r17, 0x00	; 0
     2a0:	00 60       	ori	r16, 0x00	; 0
     2a2:	60 00       	.word	0x0060	; ????
     2a4:	60 60       	ori	r22, 0x00	; 0
     2a6:	00 00       	nop
     2a8:	60 60       	ori	r22, 0x00	; 0
     2aa:	00 60       	ori	r16, 0x00	; 0
     2ac:	20 40       	sbci	r18, 0x00	; 0
     2ae:	08 10       	cpse	r0, r8
     2b0:	20 40       	sbci	r18, 0x00	; 0
     2b2:	20 10       	cpse	r2, r0
     2b4:	08 00       	.word	0x0008	; ????
     2b6:	00 f8       	bld	r0, 0
     2b8:	00 f8       	bld	r0, 0
     2ba:	00 00       	nop
     2bc:	80 40       	sbci	r24, 0x00	; 0
     2be:	20 10       	cpse	r2, r0
     2c0:	20 40       	sbci	r18, 0x00	; 0
     2c2:	80 70       	andi	r24, 0x00	; 0
     2c4:	88 08       	sbc	r8, r8
     2c6:	10 20       	and	r1, r0
     2c8:	00 20       	and	r0, r0
     2ca:	70 88       	ldd	r7, Z+16	; 0x10
     2cc:	08 68       	ori	r16, 0x88	; 136
     2ce:	a8 a8       	ldd	r10, Y+48	; 0x30
     2d0:	70 70       	andi	r23, 0x00	; 0
     2d2:	88 88       	ldd	r8, Y+16	; 0x10
     2d4:	88 f8       	.word	0xf888	; ????
     2d6:	88 88       	ldd	r8, Y+16	; 0x10
     2d8:	f0 88       	ldd	r15, Z+16	; 0x10
     2da:	88 f0       	brcs	.+34     	; 0x2fe <__trampolines_end+0x114>
     2dc:	88 88       	ldd	r8, Y+16	; 0x10
     2de:	f0 70       	andi	r31, 0x00	; 0
     2e0:	88 80       	ld	r8, Y
     2e2:	80 80       	ld	r8, Z
     2e4:	88 70       	andi	r24, 0x08	; 8
     2e6:	e0 90 88 88 	lds	r14, 0x8888	; 0x808888 <__bss_end+0x8759>
     2ea:	88 90       	.word	0x9088	; ????
     2ec:	e0 f8       	bld	r14, 0
     2ee:	80 80       	ld	r8, Z
     2f0:	f0 80       	ld	r15, Z
     2f2:	80 f8       	bld	r8, 0
     2f4:	f8 80       	ld	r15, Y
     2f6:	80 e0       	ldi	r24, 0x00	; 0
     2f8:	80 80       	ld	r8, Z
     2fa:	80 70       	andi	r24, 0x00	; 0
     2fc:	88 80       	ld	r8, Y
     2fe:	80 98       	cbi	0x10, 0	; 16
     300:	88 70       	andi	r24, 0x08	; 8
     302:	88 88       	ldd	r8, Y+16	; 0x10
     304:	88 f8       	.word	0xf888	; ????
     306:	88 88       	ldd	r8, Y+16	; 0x10
     308:	88 70       	andi	r24, 0x08	; 8
     30a:	20 20       	and	r2, r0
     30c:	20 20       	and	r2, r0
     30e:	20 70       	andi	r18, 0x00	; 0
     310:	38 10       	cpse	r3, r8
     312:	10 10       	cpse	r1, r0
     314:	10 90 60 88 	lds	r1, 0x8860	; 0x808860 <__bss_end+0x8731>
     318:	90 a0       	ldd	r9, Z+32	; 0x20
     31a:	c0 a0       	ldd	r12, Z+32	; 0x20
     31c:	90 88       	ldd	r9, Z+16	; 0x10
     31e:	80 80       	ld	r8, Z
     320:	80 80       	ld	r8, Z
     322:	80 80       	ld	r8, Z
     324:	f8 88       	ldd	r15, Y+16	; 0x10
     326:	d8 a8       	ldd	r13, Y+48	; 0x30
     328:	88 88       	ldd	r8, Y+16	; 0x10
     32a:	88 88       	ldd	r8, Y+16	; 0x10
     32c:	88 88       	ldd	r8, Y+16	; 0x10
     32e:	c8 a8       	ldd	r12, Y+48	; 0x30
     330:	98 88       	ldd	r9, Y+16	; 0x10
     332:	88 70       	andi	r24, 0x08	; 8
     334:	88 88       	ldd	r8, Y+16	; 0x10
     336:	88 88       	ldd	r8, Y+16	; 0x10
     338:	88 70       	andi	r24, 0x08	; 8
     33a:	f0 88       	ldd	r15, Z+16	; 0x10
     33c:	88 f0       	brcs	.+34     	; 0x360 <__trampolines_end+0x176>
     33e:	80 80       	ld	r8, Z
     340:	80 70       	andi	r24, 0x00	; 0
     342:	88 88       	ldd	r8, Y+16	; 0x10
     344:	88 a8       	ldd	r8, Y+48	; 0x30
     346:	90 68       	ori	r25, 0x80	; 128
     348:	f0 88       	ldd	r15, Z+16	; 0x10
     34a:	88 f0       	brcs	.+34     	; 0x36e <__trampolines_end+0x184>
     34c:	a0 90 88 78 	lds	r10, 0x7888	; 0x807888 <__bss_end+0x7759>
     350:	80 80       	ld	r8, Z
     352:	70 08       	sbc	r7, r0
     354:	08 f0       	brcs	.+2      	; 0x358 <__trampolines_end+0x16e>
     356:	f8 20       	and	r15, r8
     358:	20 20       	and	r2, r0
     35a:	20 20       	and	r2, r0
     35c:	20 88       	ldd	r2, Z+16	; 0x10
     35e:	88 88       	ldd	r8, Y+16	; 0x10
     360:	88 88       	ldd	r8, Y+16	; 0x10
     362:	88 70       	andi	r24, 0x08	; 8
     364:	88 88       	ldd	r8, Y+16	; 0x10
     366:	88 88       	ldd	r8, Y+16	; 0x10
     368:	88 50       	subi	r24, 0x08	; 8
     36a:	20 88       	ldd	r2, Z+16	; 0x10
     36c:	88 88       	ldd	r8, Y+16	; 0x10
     36e:	a8 a8       	ldd	r10, Y+48	; 0x30
     370:	d8 88       	ldd	r13, Y+16	; 0x10
     372:	88 88       	ldd	r8, Y+16	; 0x10
     374:	50 20       	and	r5, r0
     376:	50 88       	ldd	r5, Z+16	; 0x10
     378:	88 88       	ldd	r8, Y+16	; 0x10
     37a:	88 50       	subi	r24, 0x08	; 8
     37c:	20 20       	and	r2, r0
     37e:	20 20       	and	r2, r0
     380:	f8 08       	sbc	r15, r8
     382:	10 20       	and	r1, r0
     384:	40 80       	ld	r4, Z
     386:	f8 38       	cpi	r31, 0x88	; 136
     388:	20 20       	and	r2, r0
     38a:	20 20       	and	r2, r0
     38c:	20 38       	cpi	r18, 0x80	; 128
     38e:	00 80       	ld	r0, Z
     390:	40 20       	and	r4, r0
     392:	10 08       	sbc	r1, r0
     394:	00 e0       	ldi	r16, 0x00	; 0
     396:	20 20       	and	r2, r0
     398:	20 20       	and	r2, r0
     39a:	20 e0       	ldi	r18, 0x00	; 0
     39c:	20 50       	subi	r18, 0x00	; 0
     39e:	88 00       	.word	0x0088	; ????
	...
     3a8:	00 f8       	bld	r0, 0
     3aa:	40 20       	and	r4, r0
     3ac:	10 00       	.word	0x0010	; ????
     3ae:	00 00       	nop
     3b0:	00 00       	nop
     3b2:	00 70       	andi	r16, 0x00	; 0
     3b4:	08 78       	andi	r16, 0x88	; 136
     3b6:	88 78       	andi	r24, 0x88	; 136
     3b8:	80 80       	ld	r8, Z
     3ba:	b0 c8       	rjmp	.-3744   	; 0xfffff51c <__eeprom_end+0xff7ef51c>
     3bc:	88 88       	ldd	r8, Y+16	; 0x10
     3be:	f0 00       	.word	0x00f0	; ????
     3c0:	00 70       	andi	r16, 0x00	; 0
     3c2:	80 80       	ld	r8, Z
     3c4:	88 70       	andi	r24, 0x08	; 8
     3c6:	08 08       	sbc	r0, r8
     3c8:	68 98       	cbi	0x0d, 0	; 13
     3ca:	88 88       	ldd	r8, Y+16	; 0x10
     3cc:	78 00       	.word	0x0078	; ????
     3ce:	00 70       	andi	r16, 0x00	; 0
     3d0:	88 f8       	.word	0xf888	; ????
     3d2:	80 70       	andi	r24, 0x00	; 0
     3d4:	30 48       	sbci	r19, 0x80	; 128
     3d6:	40 e0       	ldi	r20, 0x00	; 0
     3d8:	40 40       	sbci	r20, 0x00	; 0
     3da:	40 00       	.word	0x0040	; ????
     3dc:	00 78       	andi	r16, 0x80	; 128
     3de:	88 78       	andi	r24, 0x88	; 136
     3e0:	08 30       	cpi	r16, 0x08	; 8
     3e2:	80 80       	ld	r8, Z
     3e4:	b0 c8       	rjmp	.-3744   	; 0xfffff546 <__eeprom_end+0xff7ef546>
     3e6:	88 88       	ldd	r8, Y+16	; 0x10
     3e8:	88 20       	and	r8, r8
     3ea:	00 60       	ori	r16, 0x00	; 0
     3ec:	20 20       	and	r2, r0
     3ee:	20 70       	andi	r18, 0x00	; 0
     3f0:	10 00       	.word	0x0010	; ????
     3f2:	30 10       	cpse	r3, r0
     3f4:	10 90 60 40 	lds	r1, 0x4060	; 0x804060 <__bss_end+0x3f31>
     3f8:	40 48       	sbci	r20, 0x80	; 128
     3fa:	50 60       	ori	r21, 0x00	; 0
     3fc:	50 48       	sbci	r21, 0x80	; 128
     3fe:	60 20       	and	r6, r0
     400:	20 20       	and	r2, r0
     402:	20 20       	and	r2, r0
     404:	70 00       	.word	0x0070	; ????
     406:	00 d0       	rcall	.+0      	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     408:	a8 a8       	ldd	r10, Y+48	; 0x30
     40a:	88 88       	ldd	r8, Y+16	; 0x10
     40c:	00 00       	nop
     40e:	b0 c8       	rjmp	.-3744   	; 0xfffff570 <__eeprom_end+0xff7ef570>
     410:	88 88       	ldd	r8, Y+16	; 0x10
     412:	88 00       	.word	0x0088	; ????
     414:	00 70       	andi	r16, 0x00	; 0
     416:	88 88       	ldd	r8, Y+16	; 0x10
     418:	88 70       	andi	r24, 0x08	; 8
     41a:	00 00       	nop
     41c:	f0 88       	ldd	r15, Z+16	; 0x10
     41e:	f0 80       	ld	r15, Z
     420:	80 00       	.word	0x0080	; ????
     422:	00 68       	ori	r16, 0x80	; 128
     424:	98 78       	andi	r25, 0x88	; 136
     426:	08 08       	sbc	r0, r8
     428:	00 00       	nop
     42a:	b0 c8       	rjmp	.-3744   	; 0xfffff58c <__eeprom_end+0xff7ef58c>
     42c:	80 80       	ld	r8, Z
     42e:	80 00       	.word	0x0080	; ????
     430:	00 70       	andi	r16, 0x00	; 0
     432:	80 70       	andi	r24, 0x00	; 0
     434:	08 f0       	brcs	.+2      	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
     436:	40 40       	sbci	r20, 0x00	; 0
     438:	e0 40       	sbci	r30, 0x00	; 0
     43a:	40 48       	sbci	r20, 0x80	; 128
     43c:	30 00       	.word	0x0030	; ????
     43e:	00 88       	ldd	r0, Z+16	; 0x10
     440:	88 88       	ldd	r8, Y+16	; 0x10
     442:	98 68       	ori	r25, 0x88	; 136
     444:	00 00       	nop
     446:	88 88       	ldd	r8, Y+16	; 0x10
     448:	88 50       	subi	r24, 0x08	; 8
     44a:	20 00       	.word	0x0020	; ????
     44c:	00 88       	ldd	r0, Z+16	; 0x10
     44e:	88 a8       	ldd	r8, Y+48	; 0x30
     450:	a8 50       	subi	r26, 0x08	; 8
     452:	00 00       	nop
     454:	88 50       	subi	r24, 0x08	; 8
     456:	20 50       	subi	r18, 0x00	; 0
     458:	88 00       	.word	0x0088	; ????
     45a:	00 88       	ldd	r0, Z+16	; 0x10
     45c:	88 78       	andi	r24, 0x88	; 136
     45e:	08 70       	andi	r16, 0x08	; 8
     460:	00 00       	nop
     462:	f8 10       	cpse	r15, r8
     464:	20 40       	sbci	r18, 0x00	; 0
     466:	f8 10       	cpse	r15, r8
     468:	20 20       	and	r2, r0
     46a:	40 20       	and	r4, r0
     46c:	20 10       	cpse	r2, r0
     46e:	20 20       	and	r2, r0
     470:	20 20       	and	r2, r0
     472:	20 20       	and	r2, r0
     474:	20 40       	sbci	r18, 0x00	; 0
     476:	20 20       	and	r2, r0
     478:	10 20       	and	r1, r0
     47a:	20 40       	sbci	r18, 0x00	; 0

0000047c <__ctors_end>:
     47c:	11 24       	eor	r1, r1
     47e:	1f be       	out	0x3f, r1	; 63
     480:	cf ef       	ldi	r28, 0xFF	; 255
     482:	d8 e0       	ldi	r29, 0x08	; 8
     484:	de bf       	out	0x3e, r29	; 62
     486:	cd bf       	out	0x3d, r28	; 61

00000488 <__do_copy_data>:
     488:	11 e0       	ldi	r17, 0x01	; 1
     48a:	a0 e0       	ldi	r26, 0x00	; 0
     48c:	b1 e0       	ldi	r27, 0x01	; 1
     48e:	e4 e6       	ldi	r30, 0x64	; 100
     490:	f5 e1       	ldi	r31, 0x15	; 21
     492:	02 c0       	rjmp	.+4      	; 0x498 <__do_copy_data+0x10>
     494:	05 90       	lpm	r0, Z+
     496:	0d 92       	st	X+, r0
     498:	a0 30       	cpi	r26, 0x00	; 0
     49a:	b1 07       	cpc	r27, r17
     49c:	d9 f7       	brne	.-10     	; 0x494 <__do_copy_data+0xc>

0000049e <__do_clear_bss>:
     49e:	21 e0       	ldi	r18, 0x01	; 1
     4a0:	a0 e0       	ldi	r26, 0x00	; 0
     4a2:	b1 e0       	ldi	r27, 0x01	; 1
     4a4:	01 c0       	rjmp	.+2      	; 0x4a8 <.do_clear_bss_start>

000004a6 <.do_clear_bss_loop>:
     4a6:	1d 92       	st	X+, r1

000004a8 <.do_clear_bss_start>:
     4a8:	af 32       	cpi	r26, 0x2F	; 47
     4aa:	b2 07       	cpc	r27, r18
     4ac:	e1 f7       	brne	.-8      	; 0x4a6 <.do_clear_bss_loop>
     4ae:	23 d4       	rcall	.+2118   	; 0xcf6 <main>
     4b0:	0c 94 b0 0a 	jmp	0x1560	; 0x1560 <_exit>

000004b4 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     4b4:	cf 93       	push	r28
     4b6:	df 93       	push	r29
     4b8:	1f 92       	push	r1
     4ba:	cd b7       	in	r28, 0x3d	; 61
     4bc:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     4be:	8f ef       	ldi	r24, 0xFF	; 255
     4c0:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7e0064>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4c4:	8f b7       	in	r24, 0x3f	; 63
     4c6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     4c8:	f8 94       	cli
	return flags;
     4ca:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     4cc:	5f 93       	push	r21
     4ce:	50 e8       	ldi	r21, 0x80	; 128
     4d0:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     4da:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     4dc:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     4de:	0f 90       	pop	r0
     4e0:	df 91       	pop	r29
     4e2:	cf 91       	pop	r28
     4e4:	08 95       	ret

000004e6 <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     4e6:	cf 93       	push	r28
     4e8:	df 93       	push	r29
     4ea:	1f 92       	push	r1
     4ec:	cd b7       	in	r28, 0x3d	; 61
     4ee:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     4f0:	9f b7       	in	r25, 0x3f	; 63
     4f2:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     4f4:	f8 94       	cli
	return flags;
     4f6:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     4f8:	81 11       	cpse	r24, r1
     4fa:	06 c0       	rjmp	.+12     	; 0x508 <sysclk_enable_module+0x22>
		*(reg + port)  &= ~id;
     4fc:	e4 e6       	ldi	r30, 0x64	; 100
     4fe:	f0 e0       	ldi	r31, 0x00	; 0
     500:	60 95       	com	r22
     502:	80 81       	ld	r24, Z
     504:	68 23       	and	r22, r24
     506:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     508:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     50a:	0f 90       	pop	r0
     50c:	df 91       	pop	r29
     50e:	cf 91       	pop	r28
     510:	08 95       	ret

00000512 <sysclk_disable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bit mask) of the peripheral module to be disabled.
 */
void sysclk_disable_module( enum power_red_id port, uint8_t id)
{
     512:	cf 93       	push	r28
     514:	df 93       	push	r29
     516:	1f 92       	push	r1
     518:	cd b7       	in	r28, 0x3d	; 61
     51a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     51c:	9f b7       	in	r25, 0x3f	; 63
     51e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     520:	f8 94       	cli
	return flags;
     522:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();
	if (port < NUMBER_OF_POWER_REG) {
     524:	81 11       	cpse	r24, r1
     526:	05 c0       	rjmp	.+10     	; 0x532 <sysclk_disable_module+0x20>
		*(reg + port) |= id;
     528:	e4 e6       	ldi	r30, 0x64	; 100
     52a:	f0 e0       	ldi	r31, 0x00	; 0
     52c:	80 81       	ld	r24, Z
     52e:	68 2b       	or	r22, r24
     530:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     532:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     534:	0f 90       	pop	r0
     536:	df 91       	pop	r29
     538:	cf 91       	pop	r28
     53a:	08 95       	ret

0000053c <asm_break>:

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     53c:	98 95       	break
     53e:	08 95       	ret

00000540 <__vector_1>:
	asm_break();
}


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
     540:	1f 92       	push	r1
     542:	0f 92       	push	r0
     544:	0f b6       	in	r0, 0x3f	; 63
     546:	0f 92       	push	r0
     548:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     54a:	98 95       	break


ISR(__vector_1, ISR_BLOCK)
{	/* INT0 */
	s_bad_interrupt();
}
     54c:	0f 90       	pop	r0
     54e:	0f be       	out	0x3f, r0	; 63
     550:	0f 90       	pop	r0
     552:	1f 90       	pop	r1
     554:	18 95       	reti

00000556 <__vector_2>:

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
     556:	1f 92       	push	r1
     558:	0f 92       	push	r0
     55a:	0f b6       	in	r0, 0x3f	; 63
     55c:	0f 92       	push	r0
     55e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     560:	98 95       	break
}

ISR(__vector_2, ISR_BLOCK)
{	/* INT1 */
	s_bad_interrupt();
}
     562:	0f 90       	pop	r0
     564:	0f be       	out	0x3f, r0	; 63
     566:	0f 90       	pop	r0
     568:	1f 90       	pop	r1
     56a:	18 95       	reti

0000056c <__vector_3>:

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
     56c:	1f 92       	push	r1
     56e:	0f 92       	push	r0
     570:	0f b6       	in	r0, 0x3f	; 63
     572:	0f 92       	push	r0
     574:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     576:	98 95       	break
}

ISR(__vector_3, ISR_BLOCK)
{	/* PCINT0 */
	s_bad_interrupt();
}
     578:	0f 90       	pop	r0
     57a:	0f be       	out	0x3f, r0	; 63
     57c:	0f 90       	pop	r0
     57e:	1f 90       	pop	r1
     580:	18 95       	reti

00000582 <__vector_4>:

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
     582:	1f 92       	push	r1
     584:	0f 92       	push	r0
     586:	0f b6       	in	r0, 0x3f	; 63
     588:	0f 92       	push	r0
     58a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     58c:	98 95       	break
}

ISR(__vector_4, ISR_BLOCK)
{	/* PCINT1 */
	s_bad_interrupt();
}
     58e:	0f 90       	pop	r0
     590:	0f be       	out	0x3f, r0	; 63
     592:	0f 90       	pop	r0
     594:	1f 90       	pop	r1
     596:	18 95       	reti

00000598 <__vector_5>:

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
     598:	1f 92       	push	r1
     59a:	0f 92       	push	r0
     59c:	0f b6       	in	r0, 0x3f	; 63
     59e:	0f 92       	push	r0
     5a0:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     5a2:	98 95       	break
}

ISR(__vector_5, ISR_BLOCK)
{	/* PCINT2 */
	s_bad_interrupt();
}
     5a4:	0f 90       	pop	r0
     5a6:	0f be       	out	0x3f, r0	; 63
     5a8:	0f 90       	pop	r0
     5aa:	1f 90       	pop	r1
     5ac:	18 95       	reti

000005ae <__vector_6>:

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
     5ae:	1f 92       	push	r1
     5b0:	0f 92       	push	r0
     5b2:	0f b6       	in	r0, 0x3f	; 63
     5b4:	0f 92       	push	r0
     5b6:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     5b8:	98 95       	break
}

ISR(__vector_6, ISR_BLOCK)
{	/* WDT - Watchdog Timeout */
	s_bad_interrupt();
}
     5ba:	0f 90       	pop	r0
     5bc:	0f be       	out	0x3f, r0	; 63
     5be:	0f 90       	pop	r0
     5c0:	1f 90       	pop	r1
     5c2:	18 95       	reti

000005c4 <__vector_7>:

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
     5c4:	1f 92       	push	r1
     5c6:	0f 92       	push	r0
     5c8:	0f b6       	in	r0, 0x3f	; 63
     5ca:	0f 92       	push	r0
     5cc:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     5ce:	98 95       	break
}

ISR(__vector_7, ISR_BLOCK)
{	/* TIMER 2 COMP-A */
	s_bad_interrupt();
}
     5d0:	0f 90       	pop	r0
     5d2:	0f be       	out	0x3f, r0	; 63
     5d4:	0f 90       	pop	r0
     5d6:	1f 90       	pop	r1
     5d8:	18 95       	reti

000005da <__vector_8>:

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
     5da:	1f 92       	push	r1
     5dc:	0f 92       	push	r0
     5de:	0f b6       	in	r0, 0x3f	; 63
     5e0:	0f 92       	push	r0
     5e2:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     5e4:	98 95       	break
}

ISR(__vector_8, ISR_BLOCK)
{	/* TIMER 2 COMP-B */
	s_bad_interrupt();
}
     5e6:	0f 90       	pop	r0
     5e8:	0f be       	out	0x3f, r0	; 63
     5ea:	0f 90       	pop	r0
     5ec:	1f 90       	pop	r1
     5ee:	18 95       	reti

000005f0 <__vector_9>:

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
     5f0:	1f 92       	push	r1
     5f2:	0f 92       	push	r0
     5f4:	0f b6       	in	r0, 0x3f	; 63
     5f6:	0f 92       	push	r0
     5f8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     5fa:	98 95       	break
}

ISR(__vector_9, ISR_BLOCK)
{	/* TIMER 2 OVF - Overflow */
	s_bad_interrupt();
}
     5fc:	0f 90       	pop	r0
     5fe:	0f be       	out	0x3f, r0	; 63
     600:	0f 90       	pop	r0
     602:	1f 90       	pop	r1
     604:	18 95       	reti

00000606 <__vector_10>:

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
     606:	1f 92       	push	r1
     608:	0f 92       	push	r0
     60a:	0f b6       	in	r0, 0x3f	; 63
     60c:	0f 92       	push	r0
     60e:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     610:	98 95       	break
}

ISR(__vector_10, ISR_BLOCK)
{	/* TIMER 1 CAPT */
	s_bad_interrupt();
}
     612:	0f 90       	pop	r0
     614:	0f be       	out	0x3f, r0	; 63
     616:	0f 90       	pop	r0
     618:	1f 90       	pop	r1
     61a:	18 95       	reti

0000061c <__vector_11>:

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
     61c:	1f 92       	push	r1
     61e:	0f 92       	push	r0
     620:	0f b6       	in	r0, 0x3f	; 63
     622:	0f 92       	push	r0
     624:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     626:	98 95       	break
}

ISR(__vector_11, ISR_BLOCK)
{	/* TIMER 1 COMP-A */
	s_bad_interrupt();
}
     628:	0f 90       	pop	r0
     62a:	0f be       	out	0x3f, r0	; 63
     62c:	0f 90       	pop	r0
     62e:	1f 90       	pop	r1
     630:	18 95       	reti

00000632 <__vector_12>:

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
     632:	1f 92       	push	r1
     634:	0f 92       	push	r0
     636:	0f b6       	in	r0, 0x3f	; 63
     638:	0f 92       	push	r0
     63a:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     63c:	98 95       	break
}

ISR(__vector_12, ISR_BLOCK)
{	/* TIMER 1 COMP-B */
	s_bad_interrupt();
}
     63e:	0f 90       	pop	r0
     640:	0f be       	out	0x3f, r0	; 63
     642:	0f 90       	pop	r0
     644:	1f 90       	pop	r1
     646:	18 95       	reti

00000648 <__vector_13>:

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
     648:	1f 92       	push	r1
     64a:	0f 92       	push	r0
     64c:	0f b6       	in	r0, 0x3f	; 63
     64e:	0f 92       	push	r0
     650:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     652:	98 95       	break
}

ISR(__vector_13, ISR_BLOCK)
{	/* TIMER 1 OVF - Overflow */
	s_bad_interrupt();
}
     654:	0f 90       	pop	r0
     656:	0f be       	out	0x3f, r0	; 63
     658:	0f 90       	pop	r0
     65a:	1f 90       	pop	r1
     65c:	18 95       	reti

0000065e <__vector_14>:

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
     65e:	1f 92       	push	r1
     660:	0f 92       	push	r0
     662:	0f b6       	in	r0, 0x3f	; 63
     664:	0f 92       	push	r0
     666:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     668:	98 95       	break
}

ISR(__vector_14, ISR_BLOCK)
{	/* TIMER 0 COMP-A */
	s_bad_interrupt();
}
     66a:	0f 90       	pop	r0
     66c:	0f be       	out	0x3f, r0	; 63
     66e:	0f 90       	pop	r0
     670:	1f 90       	pop	r1
     672:	18 95       	reti

00000674 <__vector_15>:

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
     674:	1f 92       	push	r1
     676:	0f 92       	push	r0
     678:	0f b6       	in	r0, 0x3f	; 63
     67a:	0f 92       	push	r0
     67c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     67e:	98 95       	break
}

ISR(__vector_15, ISR_BLOCK)
{	/* TIMER 0 COMP-B */
	s_bad_interrupt();
}
     680:	0f 90       	pop	r0
     682:	0f be       	out	0x3f, r0	; 63
     684:	0f 90       	pop	r0
     686:	1f 90       	pop	r1
     688:	18 95       	reti

0000068a <__vector_16>:

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
     68a:	1f 92       	push	r1
     68c:	0f 92       	push	r0
     68e:	0f b6       	in	r0, 0x3f	; 63
     690:	0f 92       	push	r0
     692:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     694:	98 95       	break
}

ISR(__vector_16, ISR_BLOCK)
{	/* TIMER 0 OVF - Overflow */
	s_bad_interrupt();
}
     696:	0f 90       	pop	r0
     698:	0f be       	out	0x3f, r0	; 63
     69a:	0f 90       	pop	r0
     69c:	1f 90       	pop	r1
     69e:	18 95       	reti

000006a0 <__vector_17>:

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
     6a0:	1f 92       	push	r1
     6a2:	0f 92       	push	r0
     6a4:	0f b6       	in	r0, 0x3f	; 63
     6a6:	0f 92       	push	r0
     6a8:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     6aa:	98 95       	break
}

ISR(__vector_17, ISR_BLOCK)
{	/* SPI, STC - Serial Transfer Complete */
	s_bad_interrupt();
}
     6ac:	0f 90       	pop	r0
     6ae:	0f be       	out	0x3f, r0	; 63
     6b0:	0f 90       	pop	r0
     6b2:	1f 90       	pop	r1
     6b4:	18 95       	reti

000006b6 <__vector_18>:

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
     6b6:	1f 92       	push	r1
     6b8:	0f 92       	push	r0
     6ba:	0f b6       	in	r0, 0x3f	; 63
     6bc:	0f 92       	push	r0
     6be:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     6c0:	98 95       	break
}

ISR(__vector_18, ISR_BLOCK)
{	/* USART, RX - Complete */
	s_bad_interrupt();
}
     6c2:	0f 90       	pop	r0
     6c4:	0f be       	out	0x3f, r0	; 63
     6c6:	0f 90       	pop	r0
     6c8:	1f 90       	pop	r1
     6ca:	18 95       	reti

000006cc <__vector_19>:

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
     6cc:	1f 92       	push	r1
     6ce:	0f 92       	push	r0
     6d0:	0f b6       	in	r0, 0x3f	; 63
     6d2:	0f 92       	push	r0
     6d4:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     6d6:	98 95       	break
}

ISR(__vector_19, ISR_BLOCK)
{	/* USART, UDRE - Data Register Empty */
	s_bad_interrupt();
}
     6d8:	0f 90       	pop	r0
     6da:	0f be       	out	0x3f, r0	; 63
     6dc:	0f 90       	pop	r0
     6de:	1f 90       	pop	r1
     6e0:	18 95       	reti

000006e2 <__vector_20>:

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
     6e2:	1f 92       	push	r1
     6e4:	0f 92       	push	r0
     6e6:	0f b6       	in	r0, 0x3f	; 63
     6e8:	0f 92       	push	r0
     6ea:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     6ec:	98 95       	break
}

ISR(__vector_20, ISR_BLOCK)
{	/* USART, TX - Complete */
	s_bad_interrupt();
}
     6ee:	0f 90       	pop	r0
     6f0:	0f be       	out	0x3f, r0	; 63
     6f2:	0f 90       	pop	r0
     6f4:	1f 90       	pop	r1
     6f6:	18 95       	reti

000006f8 <__vector_21__bottom>:
	__vector_21__bottom(reason, adc_val);
}

/* do not static this function to avoid code inlining that would inherit many push operations in the critical section */
void __vector_21__bottom(uint8_t reason, uint16_t adc_val)
{
     6f8:	cf 92       	push	r12
     6fa:	df 92       	push	r13
     6fc:	ef 92       	push	r14
     6fe:	ff 92       	push	r15
     700:	cf 93       	push	r28
     702:	df 93       	push	r29
     704:	eb 01       	movw	r28, r22
	/* Low pass filtering and enhancing the data depth */
	
	if (reason == ADC_STATE_VLD_LDR) {
     706:	81 30       	cpi	r24, 0x01	; 1
     708:	31 f5       	brne	.+76     	; 0x756 <__vector_21__bottom+0x5e>
		g_adc_ldr	= 0.90f * g_adc_ldr		+ 0.10f * adc_val;
     70a:	26 e6       	ldi	r18, 0x66	; 102
     70c:	36 e6       	ldi	r19, 0x66	; 102
     70e:	46 e6       	ldi	r20, 0x66	; 102
     710:	5f e3       	ldi	r21, 0x3F	; 63
     712:	60 91 2a 01 	lds	r22, 0x012A	; 0x80012a <g_adc_ldr>
     716:	70 91 2b 01 	lds	r23, 0x012B	; 0x80012b <g_adc_ldr+0x1>
     71a:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <g_adc_ldr+0x2>
     71e:	90 91 2d 01 	lds	r25, 0x012D	; 0x80012d <g_adc_ldr+0x3>
     722:	b5 d6       	rcall	.+3434   	; 0x148e <__mulsf3>
     724:	6b 01       	movw	r12, r22
     726:	7c 01       	movw	r14, r24
     728:	be 01       	movw	r22, r28
     72a:	80 e0       	ldi	r24, 0x00	; 0
     72c:	90 e0       	ldi	r25, 0x00	; 0
     72e:	f9 d5       	rcall	.+3058   	; 0x1322 <__floatunsisf>
     730:	2d ec       	ldi	r18, 0xCD	; 205
     732:	3c ec       	ldi	r19, 0xCC	; 204
     734:	4c ec       	ldi	r20, 0xCC	; 204
     736:	5d e3       	ldi	r21, 0x3D	; 61
     738:	aa d6       	rcall	.+3412   	; 0x148e <__mulsf3>
     73a:	9b 01       	movw	r18, r22
     73c:	ac 01       	movw	r20, r24
     73e:	c7 01       	movw	r24, r14
     740:	b6 01       	movw	r22, r12
     742:	ee d4       	rcall	.+2524   	; 0x1120 <__addsf3>
     744:	60 93 2a 01 	sts	0x012A, r22	; 0x80012a <g_adc_ldr>
     748:	70 93 2b 01 	sts	0x012B, r23	; 0x80012b <g_adc_ldr+0x1>
     74c:	80 93 2c 01 	sts	0x012C, r24	; 0x80012c <g_adc_ldr+0x2>
     750:	90 93 2d 01 	sts	0x012D, r25	; 0x80012d <g_adc_ldr+0x3>
     754:	27 c0       	rjmp	.+78     	; 0x7a4 <__vector_21__bottom+0xac>
		
		} else if (reason == ADC_STATE_VLD_TEMP) {
     756:	83 30       	cpi	r24, 0x03	; 3
     758:	29 f5       	brne	.+74     	; 0x7a4 <__vector_21__bottom+0xac>
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
     75a:	2c ee       	ldi	r18, 0xEC	; 236
     75c:	31 e5       	ldi	r19, 0x51	; 81
     75e:	48 e7       	ldi	r20, 0x78	; 120
     760:	5f e3       	ldi	r21, 0x3F	; 63
     762:	60 91 22 01 	lds	r22, 0x0122	; 0x800122 <g_adc_temp>
     766:	70 91 23 01 	lds	r23, 0x0123	; 0x800123 <g_adc_temp+0x1>
     76a:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <g_adc_temp+0x2>
     76e:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <g_adc_temp+0x3>
     772:	8d d6       	rcall	.+3354   	; 0x148e <__mulsf3>
     774:	6b 01       	movw	r12, r22
     776:	7c 01       	movw	r14, r24
     778:	be 01       	movw	r22, r28
     77a:	80 e0       	ldi	r24, 0x00	; 0
     77c:	90 e0       	ldi	r25, 0x00	; 0
     77e:	d1 d5       	rcall	.+2978   	; 0x1322 <__floatunsisf>
     780:	2f e8       	ldi	r18, 0x8F	; 143
     782:	32 ec       	ldi	r19, 0xC2	; 194
     784:	45 ef       	ldi	r20, 0xF5	; 245
     786:	5c e3       	ldi	r21, 0x3C	; 60
     788:	82 d6       	rcall	.+3332   	; 0x148e <__mulsf3>
     78a:	9b 01       	movw	r18, r22
     78c:	ac 01       	movw	r20, r24
     78e:	c7 01       	movw	r24, r14
     790:	b6 01       	movw	r22, r12
     792:	c6 d4       	rcall	.+2444   	; 0x1120 <__addsf3>
     794:	60 93 22 01 	sts	0x0122, r22	; 0x800122 <g_adc_temp>
     798:	70 93 23 01 	sts	0x0123, r23	; 0x800123 <g_adc_temp+0x1>
     79c:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <g_adc_temp+0x2>
     7a0:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <g_adc_temp+0x3>
	}
}
     7a4:	df 91       	pop	r29
     7a6:	cf 91       	pop	r28
     7a8:	ff 90       	pop	r15
     7aa:	ef 90       	pop	r14
     7ac:	df 90       	pop	r13
     7ae:	cf 90       	pop	r12
     7b0:	08 95       	ret

000007b2 <__vector_21>:
{	/* USART, TX - Complete */
	s_bad_interrupt();
}

ISR(__vector_21, ISR_BLOCK)  // ISR_BLOCK, ISR_NOBLOCK, ISR_NAKED
{	/* ADC */
     7b2:	1f 92       	push	r1
     7b4:	0f 92       	push	r0
     7b6:	0f b6       	in	r0, 0x3f	; 63
     7b8:	0f 92       	push	r0
     7ba:	11 24       	eor	r1, r1
     7bc:	2f 93       	push	r18
     7be:	3f 93       	push	r19
     7c0:	4f 93       	push	r20
     7c2:	5f 93       	push	r21
     7c4:	6f 93       	push	r22
     7c6:	7f 93       	push	r23
     7c8:	8f 93       	push	r24
     7ca:	9f 93       	push	r25
     7cc:	af 93       	push	r26
     7ce:	bf 93       	push	r27
     7d0:	ef 93       	push	r30
     7d2:	ff 93       	push	r31
	uint16_t adc_val;
	uint8_t  reason = g_adc_state;
     7d4:	80 91 2e 01 	lds	r24, 0x012E	; 0x80012e <g_adc_state>
	
	/* CLI part */
	adc_val  = ADCL;
     7d8:	60 91 78 00 	lds	r22, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
	adc_val |= ADCH << 8;
     7dc:	90 91 79 00 	lds	r25, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     7e0:	70 e0       	ldi	r23, 0x00	; 0
     7e2:	79 2b       	or	r23, r25
	
	switch (g_adc_state) {
     7e4:	81 30       	cpi	r24, 0x01	; 1
     7e6:	41 f0       	breq	.+16     	; 0x7f8 <__vector_21+0x46>
     7e8:	18 f0       	brcs	.+6      	; 0x7f0 <__vector_21+0x3e>
     7ea:	82 30       	cpi	r24, 0x02	; 2
     7ec:	61 f0       	breq	.+24     	; 0x806 <__vector_21+0x54>
     7ee:	0f c0       	rjmp	.+30     	; 0x80e <__vector_21+0x5c>
		case ADC_STATE_PRE_LDR:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_LDR;
     7f0:	91 e0       	ldi	r25, 0x01	; 1
     7f2:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <g_adc_state>
		break;
     7f6:	10 c0       	rjmp	.+32     	; 0x818 <__vector_21+0x66>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
     7f8:	98 ec       	ldi	r25, 0xC8	; 200
     7fa:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		
		case ADC_STATE_VLD_LDR:
		adc_set_admux(ADC_MUX_TEMPSENSE | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_TEMP;
     7fe:	92 e0       	ldi	r25, 0x02	; 2
     800:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <g_adc_state>
		break;
     804:	09 c0       	rjmp	.+18     	; 0x818 <__vector_21+0x66>
		
		case ADC_STATE_PRE_TEMP:
		// drop one ADC value after switching MUX
		g_adc_state = ADC_STATE_VLD_TEMP;
     806:	93 e0       	ldi	r25, 0x03	; 3
     808:	90 93 2e 01 	sts	0x012E, r25	; 0x80012e <g_adc_state>
		break;
     80c:	05 c0       	rjmp	.+10     	; 0x818 <__vector_21+0x66>
     80e:	90 ec       	ldi	r25, 0xC0	; 192
     810:	90 93 7c 00 	sts	0x007C, r25	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
		case ADC_STATE_VLD_TEMP:
		// fall-through
		
		default:
		adc_set_admux(ADC_MUX_ADC0 | ADC_VREF_1V1 | ADC_ADJUSTMENT_RIGHT);
		g_adc_state = ADC_STATE_PRE_LDR;
     814:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <g_adc_state>
	}
	
	/* SEI part */
	sei();
     818:	78 94       	sei
	__vector_21__bottom(reason, adc_val);
     81a:	6e df       	rcall	.-292    	; 0x6f8 <__vector_21__bottom>
}
     81c:	ff 91       	pop	r31
     81e:	ef 91       	pop	r30
     820:	bf 91       	pop	r27
     822:	af 91       	pop	r26
     824:	9f 91       	pop	r25
     826:	8f 91       	pop	r24
     828:	7f 91       	pop	r23
     82a:	6f 91       	pop	r22
     82c:	5f 91       	pop	r21
     82e:	4f 91       	pop	r20
     830:	3f 91       	pop	r19
     832:	2f 91       	pop	r18
     834:	0f 90       	pop	r0
     836:	0f be       	out	0x3f, r0	; 63
     838:	0f 90       	pop	r0
     83a:	1f 90       	pop	r1
     83c:	18 95       	reti

0000083e <__vector_22>:
		g_adc_temp	= 0.97f * g_adc_temp	+ 0.03f * adc_val;
	}
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
     83e:	1f 92       	push	r1
     840:	0f 92       	push	r0
     842:	0f b6       	in	r0, 0x3f	; 63
     844:	0f 92       	push	r0
     846:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     848:	98 95       	break
}

ISR(__vector_22, ISR_BLOCK)
{	/* EEREADY */
	s_bad_interrupt();
}
     84a:	0f 90       	pop	r0
     84c:	0f be       	out	0x3f, r0	; 63
     84e:	0f 90       	pop	r0
     850:	1f 90       	pop	r1
     852:	18 95       	reti

00000854 <__vector_23>:

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
     854:	1f 92       	push	r1
     856:	0f 92       	push	r0
     858:	0f b6       	in	r0, 0x3f	; 63
     85a:	0f 92       	push	r0
     85c:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     85e:	98 95       	break
}

ISR(__vector_23, ISR_BLOCK)
{	/* ANALOG COMP */
	s_bad_interrupt();
}
     860:	0f 90       	pop	r0
     862:	0f be       	out	0x3f, r0	; 63
     864:	0f 90       	pop	r0
     866:	1f 90       	pop	r1
     868:	18 95       	reti

0000086a <__vector_24>:

ISR(__vector_24, ISR_BLOCK)
{	/* TWI */
     86a:	1f 92       	push	r1
     86c:	0f 92       	push	r0
     86e:	0f b6       	in	r0, 0x3f	; 63
     870:	0f 92       	push	r0
     872:	11 24       	eor	r1, r1
     874:	2f 93       	push	r18
     876:	3f 93       	push	r19
     878:	4f 93       	push	r20
     87a:	5f 93       	push	r21
     87c:	6f 93       	push	r22
     87e:	7f 93       	push	r23
     880:	8f 93       	push	r24
     882:	9f 93       	push	r25
     884:	af 93       	push	r26
     886:	bf 93       	push	r27
     888:	ef 93       	push	r30
     88a:	ff 93       	push	r31
	uint8_t tws = TWSR & (0b1111 << TWS4);
     88c:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	uint8_t twd = TWDR;
     890:	60 91 bb 00 	lds	r22, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
	
	/* SEI part */
	sei();
     894:	78 94       	sei
	__vector_24__bottom(tws, twd);
     896:	80 7f       	andi	r24, 0xF0	; 240
     898:	29 d1       	rcall	.+594    	; 0xaec <__vector_24__bottom>
	TWCR = _BV(TWINT);
     89a:	80 e8       	ldi	r24, 0x80	; 128
     89c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}
     8a0:	ff 91       	pop	r31
     8a2:	ef 91       	pop	r30
     8a4:	bf 91       	pop	r27
     8a6:	af 91       	pop	r26
     8a8:	9f 91       	pop	r25
     8aa:	8f 91       	pop	r24
     8ac:	7f 91       	pop	r23
     8ae:	6f 91       	pop	r22
     8b0:	5f 91       	pop	r21
     8b2:	4f 91       	pop	r20
     8b4:	3f 91       	pop	r19
     8b6:	2f 91       	pop	r18
     8b8:	0f 90       	pop	r0
     8ba:	0f be       	out	0x3f, r0	; 63
     8bc:	0f 90       	pop	r0
     8be:	1f 90       	pop	r1
     8c0:	18 95       	reti

000008c2 <__vector_25>:

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
     8c2:	1f 92       	push	r1
     8c4:	0f 92       	push	r0
     8c6:	0f b6       	in	r0, 0x3f	; 63
     8c8:	0f 92       	push	r0
     8ca:	11 24       	eor	r1, r1

/* Helper functions */

void asm_break(void)
{
	__asm__ __volatile__ ("break" ::: "memory");
     8cc:	98 95       	break
}

ISR(__vector_25, ISR_BLOCK)
{	/* SPM READY - Store Program Memory Ready */
	s_bad_interrupt();
}
     8ce:	0f 90       	pop	r0
     8d0:	0f be       	out	0x3f, r0	; 63
     8d2:	0f 90       	pop	r0
     8d4:	1f 90       	pop	r1
     8d6:	18 95       	reti

000008d8 <lcd_bus_read_status>:
	ioport_set_pin_level(LCD_EN, false);							// Bus-disable

	cpu_irq_restore(flags);

	return data;
}
     8d8:	cf 93       	push	r28
     8da:	df 93       	push	r29
     8dc:	1f 92       	push	r1
     8de:	cd b7       	in	r28, 0x3d	; 61
     8e0:	de b7       	in	r29, 0x3e	; 62
     8e2:	8f b7       	in	r24, 0x3f	; 63
     8e4:	89 83       	std	Y+1, r24	; 0x01
     8e6:	f8 94       	cli
     8e8:	99 81       	ldd	r25, Y+1	; 0x01
     8ea:	1b b8       	out	0x0b, r1	; 11
     8ec:	1a b8       	out	0x0a, r1	; 10
     8ee:	28 98       	cbi	0x05, 0	; 5
     8f0:	2c 9a       	sbi	0x05, 4	; 5
     8f2:	2d 9a       	sbi	0x05, 5	; 5
     8f4:	00 00       	nop
     8f6:	89 b1       	in	r24, 0x09	; 9
     8f8:	2d 98       	cbi	0x05, 5	; 5
     8fa:	9f bf       	out	0x3f, r25	; 63
     8fc:	0f 90       	pop	r0
     8fe:	df 91       	pop	r29
     900:	cf 91       	pop	r28
     902:	08 95       	ret

00000904 <lcd_bus_wait_ready>:
     904:	cf 93       	push	r28
     906:	df 93       	push	r29
     908:	00 d0       	rcall	.+0      	; 0x90a <lcd_bus_wait_ready+0x6>
     90a:	cd b7       	in	r28, 0x3d	; 61
     90c:	de b7       	in	r29, 0x3e	; 62
     90e:	e4 df       	rcall	.-56     	; 0x8d8 <lcd_bus_read_status>
     910:	9f b7       	in	r25, 0x3f	; 63
     912:	9a 83       	std	Y+2, r25	; 0x02
     914:	f8 94       	cli
     916:	9a 81       	ldd	r25, Y+2	; 0x02
     918:	80 79       	andi	r24, 0x90	; 144
     91a:	59 f0       	breq	.+22     	; 0x932 <lcd_bus_wait_ready+0x2e>
     91c:	2d 9a       	sbi	0x05, 5	; 5
     91e:	9f bf       	out	0x3f, r25	; 63
     920:	00 00       	nop
     922:	8f b7       	in	r24, 0x3f	; 63
     924:	89 83       	std	Y+1, r24	; 0x01
     926:	f8 94       	cli
     928:	99 81       	ldd	r25, Y+1	; 0x01
     92a:	89 b1       	in	r24, 0x09	; 9
     92c:	2d 98       	cbi	0x05, 5	; 5
     92e:	80 79       	andi	r24, 0x90	; 144
     930:	a9 f7       	brne	.-22     	; 0x91c <lcd_bus_wait_ready+0x18>
     932:	9f bf       	out	0x3f, r25	; 63
     934:	0f 90       	pop	r0
     936:	0f 90       	pop	r0
     938:	df 91       	pop	r29
     93a:	cf 91       	pop	r28
     93c:	08 95       	ret

0000093e <lcd_bus_write_cmd>:
     93e:	1f 93       	push	r17
     940:	cf 93       	push	r28
     942:	df 93       	push	r29
     944:	1f 92       	push	r1
     946:	cd b7       	in	r28, 0x3d	; 61
     948:	de b7       	in	r29, 0x3e	; 62
     94a:	18 2f       	mov	r17, r24
     94c:	db df       	rcall	.-74     	; 0x904 <lcd_bus_wait_ready>
     94e:	8f b7       	in	r24, 0x3f	; 63
     950:	89 83       	std	Y+1, r24	; 0x01
     952:	f8 94       	cli
     954:	99 81       	ldd	r25, Y+1	; 0x01
     956:	1b b9       	out	0x0b, r17	; 11
     958:	8f ef       	ldi	r24, 0xFF	; 255
     95a:	8a b9       	out	0x0a, r24	; 10
     95c:	28 98       	cbi	0x05, 0	; 5
     95e:	2c 98       	cbi	0x05, 4	; 5
     960:	2d 9a       	sbi	0x05, 5	; 5
     962:	2d 98       	cbi	0x05, 5	; 5
     964:	9f bf       	out	0x3f, r25	; 63
     966:	0f 90       	pop	r0
     968:	df 91       	pop	r29
     96a:	cf 91       	pop	r28
     96c:	1f 91       	pop	r17
     96e:	08 95       	ret

00000970 <lcd_bus_write_ram>:
     970:	1f 93       	push	r17
     972:	cf 93       	push	r28
     974:	df 93       	push	r29
     976:	1f 92       	push	r1
     978:	cd b7       	in	r28, 0x3d	; 61
     97a:	de b7       	in	r29, 0x3e	; 62
     97c:	18 2f       	mov	r17, r24
     97e:	c2 df       	rcall	.-124    	; 0x904 <lcd_bus_wait_ready>
     980:	8f b7       	in	r24, 0x3f	; 63
     982:	89 83       	std	Y+1, r24	; 0x01
     984:	f8 94       	cli
     986:	99 81       	ldd	r25, Y+1	; 0x01
     988:	1b b9       	out	0x0b, r17	; 11
     98a:	8f ef       	ldi	r24, 0xFF	; 255
     98c:	8a b9       	out	0x0a, r24	; 10
     98e:	28 9a       	sbi	0x05, 0	; 5
     990:	2c 98       	cbi	0x05, 4	; 5
     992:	2d 9a       	sbi	0x05, 5	; 5
     994:	2d 98       	cbi	0x05, 5	; 5
     996:	9f bf       	out	0x3f, r25	; 63
     998:	0f 90       	pop	r0
     99a:	df 91       	pop	r29
     99c:	cf 91       	pop	r28
     99e:	1f 91       	pop	r17
     9a0:	08 95       	ret

000009a2 <lcd_init>:


uint8_t lcd_init(void)
{
     9a2:	ff 92       	push	r15
     9a4:	0f 93       	push	r16
     9a6:	1f 93       	push	r17
     9a8:	cf 93       	push	r28
     9aa:	df 93       	push	r29
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     9ac:	43 98       	cbi	0x08, 3	; 8
     9ae:	2d 98       	cbi	0x05, 5	; 5
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     9b0:	43 9a       	sbi	0x08, 3	; 8
	delay_us(1);													// Stabilize bus
	ioport_set_pin_level(LCD_CS, true);								// Device-selected
	delay_us(1);													// Stabilize bus
	
	/* INIT sequence */
	lcd_bus_write_cmd(0b11100010);									// Reset display
     9b2:	82 ee       	ldi	r24, 0xE2	; 226
     9b4:	c4 df       	rcall	.-120    	; 0x93e <lcd_bus_write_cmd>
     9b6:	80 e0       	ldi	r24, 0x00	; 0
     9b8:	90 e0       	ldi	r25, 0x00	; 0
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
		barrier();
     9ba:	01 96       	adiw	r24, 0x01	; 1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     9bc:	8b 32       	cpi	r24, 0x2B	; 43
     9be:	28 e6       	ldi	r18, 0x68	; 104
     9c0:	92 07       	cpc	r25, r18
     9c2:	d9 f7       	brne	.-10     	; 0x9ba <lcd_init+0x18>
	delay_ms(20);													// Wait for the panel to get ready in case one is attached to the bus
	
	data = lcd_bus_read_status();									// Get current status
     9c4:	89 df       	rcall	.-238    	; 0x8d8 <lcd_bus_read_status>
	if (!(data & C_LCD_STATUS_M)) {
     9c6:	80 79       	andi	r24, 0x90	; 144
     9c8:	f8 2e       	mov	r15, r24
     9ca:	09 f0       	breq	.+2      	; 0x9ce <lcd_init+0x2c>
     9cc:	33 c0       	rjmp	.+102    	; 0xa34 <lcd_init+0x92>
		/* LCD panel reacts correctly - resume with INIT sequence */
		lcd_bus_write_cmd(0b00101000 | C_LCD_PWR_CTRL);				// Set Power Control
     9ce:	8d e2       	ldi	r24, 0x2D	; 45
     9d0:	b6 df       	rcall	.-148    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00100000 | C_LCD_MR_TC);				// Set MR and TC
     9d2:	85 e2       	ldi	r24, 0x25	; 37
     9d4:	b4 df       	rcall	.-152    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101000 | C_LCD_BIASRATIO);			// Set Bias Ratio
     9d6:	89 ee       	ldi	r24, 0xE9	; 233
     9d8:	b2 df       	rcall	.-156    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000001);								// Set Gain and PM (A)
     9da:	81 e8       	ldi	r24, 0x81	; 129
     9dc:	b0 df       	rcall	.-160    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(C_LCD_GAIN_PM);							// Set Gain and PM (B)
     9de:	80 e2       	ldi	r24, 0x20	; 32
     9e0:	ae df       	rcall	.-164    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11000000 | C_LCD_MAPPING);				// Set Mapping
     9e2:	80 ec       	ldi	r24, 0xC0	; 192
     9e4:	ac df       	rcall	.-168    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10000100 | C_LCD_AC);					// Set RAM Address Control
     9e6:	8c e8       	ldi	r24, 0x8C	; 140
     9e8:	aa df       	rcall	.-172    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10010000);								// Set Fixed Lines (0)
     9ea:	80 e9       	ldi	r24, 0x90	; 144
     9ec:	a8 df       	rcall	.-176    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b01000000);								// Set Start Line (0)
     9ee:	80 e4       	ldi	r24, 0x40	; 64
     9f0:	a6 df       	rcall	.-180    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (destroys CA value)
     9f2:	8e ee       	ldi	r24, 0xEE	; 238
     9f4:	a4 df       	rcall	.-184    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10110000);								// Set Page Address (0)
     9f6:	80 eb       	ldi	r24, 0xB0	; 176
     9f8:	a2 df       	rcall	.-188    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00000000);								// Set Column Address LSB (0)
     9fa:	80 e0       	ldi	r24, 0x00	; 0
     9fc:	a0 df       	rcall	.-192    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b00010000);								// Set Column Address MSB (0)
     9fe:	80 e1       	ldi	r24, 0x10	; 16
     a00:	9e df       	rcall	.-196    	; 0x93e <lcd_bus_write_cmd>
		s_lcd_ram_read_nonvalid = true;
     a02:	81 e0       	ldi	r24, 0x01	; 1
     a04:	80 93 00 01 	sts	0x0100, r24	; 0x800100 <__data_end>
		lcd_bus_write_cmd(0b11101111);								// Set Cursor Mode
     a08:	8f ee       	ldi	r24, 0xEF	; 239
     a0a:	99 df       	rcall	.-206    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b11101110);								// Reset Cursor Mode (now CR := CA)
     a0c:	8e ee       	ldi	r24, 0xEE	; 238
     a0e:	97 df       	rcall	.-210    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
     a10:	84 ea       	ldi	r24, 0xA4	; 164
     a12:	95 df       	rcall	.-214    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
     a14:	86 ea       	ldi	r24, 0xA6	; 166
     a16:	93 df       	rcall	.-218    	; 0x93e <lcd_bus_write_cmd>
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
     a18:	8f ea       	ldi	r24, 0xAF	; 175
     a1a:	91 df       	rcall	.-222    	; 0x93e <lcd_bus_write_cmd>
     a1c:	ca ee       	ldi	r28, 0xEA	; 234
     a1e:	d1 e0       	ldi	r29, 0x01	; 1
     a20:	0a ed       	ldi	r16, 0xDA	; 218
     a22:	12 e0       	ldi	r17, 0x02	; 2
		
		// TEST
		for (int i = 0; i < 240; ++i) {
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[i])));
     a24:	fe 01       	movw	r30, r28
     a26:	84 91       	lpm	r24, Z
     a28:	a3 df       	rcall	.-186    	; 0x970 <lcd_bus_write_ram>
     a2a:	21 96       	adiw	r28, 0x01	; 1
		lcd_bus_write_cmd(0b10100100);								// Disable DC[1] (all pixel on)
		lcd_bus_write_cmd(0b10100110);								// Disable DC[0] (all pixel inverse)
		lcd_bus_write_cmd(0b10101111);								// Enable  DC[2] (Display)
		
		// TEST
		for (int i = 0; i < 240; ++i) {
     a2c:	c0 17       	cp	r28, r16
     a2e:	d1 07       	cpc	r29, r17
     a30:	c9 f7       	brne	.-14     	; 0xa24 <lcd_init+0x82>
     a32:	02 c0       	rjmp	.+4      	; 0xa38 <lcd_init+0x96>
			lcd_bus_write_ram(PROGMEM_READ_BYTE(&(sysfont_glyphs[i])));
		}
		return 0;													// Return OK
		
	} else {
		return 1;													// Return failure
     a34:	ff 24       	eor	r15, r15
     a36:	f3 94       	inc	r15
	}
}
     a38:	8f 2d       	mov	r24, r15
     a3a:	df 91       	pop	r29
     a3c:	cf 91       	pop	r28
     a3e:	1f 91       	pop	r17
     a40:	0f 91       	pop	r16
     a42:	ff 90       	pop	r15
     a44:	08 95       	ret

00000a46 <lcd_shutdown>:

void lcd_shutdown(void)
{
	lcd_bus_write_cmd(0b11100010);									// Reset display
     a46:	82 ee       	ldi	r24, 0xE2	; 226
     a48:	7a cf       	rjmp	.-268    	; 0x93e <lcd_bus_write_cmd>
     a4a:	08 95       	ret

00000a4c <s_twcr_ack>:
static uint8_t s_rx_lock = 0;
static uint8_t s_rx_d[8];


static void s_twcr_ack(uint8_t set)
{
     a4c:	cf 93       	push	r28
     a4e:	df 93       	push	r29
     a50:	1f 92       	push	r1
     a52:	cd b7       	in	r28, 0x3d	; 61
     a54:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     a56:	9f b7       	in	r25, 0x3f	; 63
     a58:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     a5a:	f8 94       	cli
	return flags;
     a5c:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	if (set) {
     a5e:	88 23       	and	r24, r24
     a60:	31 f0       	breq	.+12     	; 0xa6e <s_twcr_ack+0x22>
		TWCR |=   _BV(TWEA);					// ACK
     a62:	ec eb       	ldi	r30, 0xBC	; 188
     a64:	f0 e0       	ldi	r31, 0x00	; 0
     a66:	80 81       	ld	r24, Z
     a68:	80 64       	ori	r24, 0x40	; 64
     a6a:	80 83       	st	Z, r24
     a6c:	05 c0       	rjmp	.+10     	; 0xa78 <s_twcr_ack+0x2c>
	} else {
		TWCR &= ~(_BV(TWEA));					// NACK
     a6e:	ec eb       	ldi	r30, 0xBC	; 188
     a70:	f0 e0       	ldi	r31, 0x00	; 0
     a72:	80 81       	ld	r24, Z
     a74:	8f 7b       	andi	r24, 0xBF	; 191
     a76:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a78:	9f bf       	out	0x3f, r25	; 63
	}

	cpu_irq_restore(flags);
}
     a7a:	0f 90       	pop	r0
     a7c:	df 91       	pop	r29
     a7e:	cf 91       	pop	r28
     a80:	08 95       	ret

00000a82 <s_twcr_all>:

static void s_twcr_all(uint8_t ctrl)
{
     a82:	cf 93       	push	r28
     a84:	df 93       	push	r29
     a86:	1f 92       	push	r1
     a88:	cd b7       	in	r28, 0x3d	; 61
     a8a:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     a8c:	9f b7       	in	r25, 0x3f	; 63
     a8e:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     a90:	f8 94       	cli
	return flags;
     a92:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWCR = ctrl;
     a94:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     a98:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     a9a:	0f 90       	pop	r0
     a9c:	df 91       	pop	r29
     a9e:	cf 91       	pop	r28
     aa0:	08 95       	ret

00000aa2 <s_twdr>:

static void s_twdr(uint8_t data_o)
{
     aa2:	cf 93       	push	r28
     aa4:	df 93       	push	r29
     aa6:	1f 92       	push	r1
     aa8:	cd b7       	in	r28, 0x3d	; 61
     aaa:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     aac:	9f b7       	in	r25, 0x3f	; 63
     aae:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     ab0:	f8 94       	cli
	return flags;
     ab2:	99 81       	ldd	r25, Y+1	; 0x01
	irqflags_t flags = cpu_irq_save();

	TWDR = data_o;
     ab4:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7e00bb>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     ab8:	9f bf       	out	0x3f, r25	; 63

	cpu_irq_restore(flags);
}
     aba:	0f 90       	pop	r0
     abc:	df 91       	pop	r29
     abe:	cf 91       	pop	r28
     ac0:	08 95       	ret

00000ac2 <s_twi_tx_done>:
}

static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
     ac2:	20 91 18 01 	lds	r18, 0x0118	; 0x800118 <s_tx_next_len>
     ac6:	22 23       	and	r18, r18
     ac8:	81 f0       	breq	.+32     	; 0xaea <s_twi_tx_done+0x28>
     aca:	e2 2f       	mov	r30, r18
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	e1 5f       	subi	r30, 0xF1	; 241
     ad0:	fe 4f       	sbci	r31, 0xFE	; 254
     ad2:	8e e0       	ldi	r24, 0x0E	; 14
     ad4:	91 e0       	ldi	r25, 0x01	; 1
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
			s_tx_d[idx] = s_tx_next_d[idx];
     ad6:	12 92       	st	-Z, r1
static void s_twi_tx_done(void)
{
	// Called when  s_tx_lock == 0
	if (s_tx_next_len) {
		// Load	next master message
		for (int idx = s_tx_next_len; idx >= 0; --idx) {
     ad8:	e8 17       	cp	r30, r24
     ada:	f9 07       	cpc	r31, r25
     adc:	e1 f7       	brne	.-8      	; 0xad6 <s_twi_tx_done+0x14>
			s_tx_d[idx] = s_tx_next_d[idx];
		}
		s_tx_len = s_tx_next_len;
     ade:	20 93 16 01 	sts	0x0116, r18	; 0x800116 <s_tx_len>
		s_tx_next_len = 0;
     ae2:	10 92 18 01 	sts	0x0118, r1	; 0x800118 <s_tx_next_len>
		s_twdr(0b11100101);						// Start condition
     ae6:	85 ee       	ldi	r24, 0xE5	; 229
     ae8:	dc cf       	rjmp	.-72     	; 0xaa2 <s_twdr>
     aea:	08 95       	ret

00000aec <__vector_24__bottom>:
	}
}


void __vector_24__bottom(uint8_t tws, uint8_t twd)
{
     aec:	cf 93       	push	r28
	static uint8_t pos_i	= 0;
	static uint8_t pos_o	= 0;
	static uint8_t cnt_i	= 0;
	static uint8_t cnt_o	= 0;
	
	switch(tws) {
     aee:	90 e0       	ldi	r25, 0x00	; 0
     af0:	fc 01       	movw	r30, r24
     af2:	38 97       	sbiw	r30, 0x08	; 8
     af4:	e1 3c       	cpi	r30, 0xC1	; 193
     af6:	f1 05       	cpc	r31, r1
     af8:	08 f0       	brcs	.+2      	; 0xafc <__vector_24__bottom+0x10>
     afa:	cc c0       	rjmp	.+408    	; 0xc94 <__vector_24__bottom+0x1a8>
     afc:	ec 5c       	subi	r30, 0xCC	; 204
     afe:	ff 4f       	sbci	r31, 0xFF	; 255
     b00:	29 c5       	rjmp	.+2642   	; 0x1554 <__tablejump2__>

	/* Master Transmitter Mode */
	
	case 0x08:									// Start condition transmitted
		s_tx_lock = 1;
     b02:	81 e0       	ldi	r24, 0x01	; 1
     b04:	80 93 17 01 	sts	0x0117, r24	; 0x800117 <s_tx_lock>
		pos_o = 0;
     b08:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <pos_o.2504>
	case 0x10:									// Repeated start condition transmitted
	case 0x18:									// SLA+W transmitted and ACK received
		s_twdr(s_tx_d[pos_o++]);
     b0c:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <pos_o.2504>
     b10:	81 e0       	ldi	r24, 0x01	; 1
     b12:	8e 0f       	add	r24, r30
     b14:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <pos_o.2504>
     b18:	f0 e0       	ldi	r31, 0x00	; 0
     b1a:	e2 5f       	subi	r30, 0xF2	; 242
     b1c:	fe 4f       	sbci	r31, 0xFE	; 254
     b1e:	80 81       	ld	r24, Z
     b20:	c0 df       	rcall	.-128    	; 0xaa2 <s_twdr>
		break;
     b22:	b8 c0       	rjmp	.+368    	; 0xc94 <__vector_24__bottom+0x1a8>
		
	case 0x20:									// SLA+W transmitted and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
     b24:	85 e9       	ldi	r24, 0x95	; 149
     b26:	ad df       	rcall	.-166    	; 0xa82 <s_twcr_all>
		break;
     b28:	b5 c0       	rjmp	.+362    	; 0xc94 <__vector_24__bottom+0x1a8>
		
	case 0x28:									// Data byte sent and ACK received
		if (pos_o < cnt_o) {
     b2a:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <pos_o.2504>
     b2e:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <cnt_o.2506>
     b32:	e8 17       	cp	r30, r24
     b34:	60 f4       	brcc	.+24     	; 0xb4e <__vector_24__bottom+0x62>
			s_twdr(s_tx_d[pos_o++]);
     b36:	81 e0       	ldi	r24, 0x01	; 1
     b38:	8e 0f       	add	r24, r30
     b3a:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <pos_o.2504>
     b3e:	f0 e0       	ldi	r31, 0x00	; 0
     b40:	e2 5f       	subi	r30, 0xF2	; 242
     b42:	fe 4f       	sbci	r31, 0xFE	; 254
     b44:	80 81       	ld	r24, Z
     b46:	ad df       	rcall	.-166    	; 0xaa2 <s_twdr>
			s_twcr_all(0b11000101);				// Send new data byte and ACK send enable
     b48:	85 ec       	ldi	r24, 0xC5	; 197
     b4a:	9b df       	rcall	.-202    	; 0xa82 <s_twcr_all>
     b4c:	a3 c0       	rjmp	.+326    	; 0xc94 <__vector_24__bottom+0x1a8>
		} else {
			s_twcr_all(0b11010101);				// Send STOP and ACK send enable
     b4e:	85 ed       	ldi	r24, 0xD5	; 213
     b50:	98 df       	rcall	.-208    	; 0xa82 <s_twcr_all>
			s_tx_lock = 0;
     b52:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <s_tx_lock>
			s_twi_tx_done();					// Message sent
     b56:	b5 df       	rcall	.-150    	; 0xac2 <s_twi_tx_done>
     b58:	9d c0       	rjmp	.+314    	; 0xc94 <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x30:									// Data byte sent and NACK received
		s_twcr_all(0b10010101);					// Send NACK and STOP
     b5a:	85 e9       	ldi	r24, 0x95	; 149
     b5c:	92 df       	rcall	.-220    	; 0xa82 <s_twcr_all>
		s_tx_lock = 0;
     b5e:	10 92 17 01 	sts	0x0117, r1	; 0x800117 <s_tx_lock>
		s_twi_tx_done();						// Message failure
     b62:	af df       	rcall	.-162    	; 0xac2 <s_twi_tx_done>
		break;
     b64:	97 c0       	rjmp	.+302    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0x38:									// Arbitration lost
		s_twcr_all(0b11100101);					// Send START (again) and ACK send enable
     b66:	85 ee       	ldi	r24, 0xE5	; 229
     b68:	8c df       	rcall	.-232    	; 0xa82 <s_twcr_all>
		break;
     b6a:	94 c0       	rjmp	.+296    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	/* Slave Receiver Mode */
	
	case 0x60:									// SLA+W received and ACK sent
	case 0x68:
		s_rx_lock = 1;
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <s_rx_lock>
		s_rx_d[0] = twd;						// Target address
     b72:	60 93 05 01 	sts	0x0105, r22	; 0x800105 <s_rx_d>
		pos_i = 1;								// Starting of reception
     b76:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <pos_i.2503>
		break;
     b7a:	8c c0       	rjmp	.+280    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0x70:									// GCA received and ACK sent
	case 0x78:
		s_rx_lock = 1;
     b7c:	81 e0       	ldi	r24, 0x01	; 1
     b7e:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <s_rx_lock>
		s_rx_d[0] = twd;						// GCA
     b82:	60 93 05 01 	sts	0x0105, r22	; 0x800105 <s_rx_d>
		pos_i = 1;								// Starting of reception
     b86:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <pos_i.2503>
		break;
     b8a:	84 c0       	rjmp	.+264    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0x80:									// Data after SLA+W received
	case 0x90:
		if (cnt_i == 0b111) {					// Open parameter form
     b8c:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <cnt_i.2505>
     b90:	87 30       	cpi	r24, 0x07	; 7
     b92:	61 f4       	brne	.+24     	; 0xbac <__vector_24__bottom+0xc0>
			s_rx_d[2] = twd;
     b94:	60 93 07 01 	sts	0x0107, r22	; 0x800107 <s_rx_d+0x2>
			if (!s_twi_rcvd_command_open_form(s_rx_d, ++pos_i)) {
     b98:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <pos_i.2503>
     b9c:	8f 5f       	subi	r24, 0xFF	; 255
     b9e:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <pos_i.2503>
				s_twcr_ack(true);				// ACK
			} else {
				s_twcr_ack(false);				// NACK
     ba2:	80 e0       	ldi	r24, 0x00	; 0
     ba4:	53 df       	rcall	.-346    	; 0xa4c <s_twcr_ack>
				cnt_i = 0;
     ba6:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <cnt_i.2505>
     baa:	74 c0       	rjmp	.+232    	; 0xc94 <__vector_24__bottom+0x1a8>
			}

		} else {								// Closed parameter form
			if (pos_i <= 0b111) {
     bac:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <pos_i.2503>
     bb0:	88 30       	cpi	r24, 0x08	; 8
     bb2:	28 f4       	brcc	.+10     	; 0xbbe <__vector_24__bottom+0xd2>
				s_rx_d[pos_i] = twd;
     bb4:	e8 2f       	mov	r30, r24
     bb6:	f0 e0       	ldi	r31, 0x00	; 0
     bb8:	eb 5f       	subi	r30, 0xFB	; 251
     bba:	fe 4f       	sbci	r31, 0xFE	; 254
     bbc:	60 83       	st	Z, r22
			}
			if (pos_i == 1) {
     bbe:	81 30       	cpi	r24, 0x01	; 1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__vector_24__bottom+0xe4>
				cnt_i = ((twd >> 5) & 0b111) + 1;
     bc2:	62 95       	swap	r22
     bc4:	66 95       	lsr	r22
     bc6:	67 70       	andi	r22, 0x07	; 7
     bc8:	6f 5f       	subi	r22, 0xFF	; 255
     bca:	60 93 01 01 	sts	0x0101, r22	; 0x800101 <cnt_i.2505>
     bce:	02 c0       	rjmp	.+4      	; 0xbd4 <__vector_24__bottom+0xe8>
			}
			if (pos_i < 0b111) {
     bd0:	87 30       	cpi	r24, 0x07	; 7
     bd2:	18 f4       	brcc	.+6      	; 0xbda <__vector_24__bottom+0xee>
				++pos_i;
     bd4:	8f 5f       	subi	r24, 0xFF	; 255
     bd6:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <pos_i.2503>
			}
			s_twcr_ack(pos_i <= cnt_i);			// ACK - NACK
     bda:	81 e0       	ldi	r24, 0x01	; 1
     bdc:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <pos_i.2503>
     be0:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <cnt_i.2505>
     be4:	92 17       	cp	r25, r18
     be6:	08 f4       	brcc	.+2      	; 0xbea <__vector_24__bottom+0xfe>
     be8:	80 e0       	ldi	r24, 0x00	; 0
     bea:	30 df       	rcall	.-416    	; 0xa4c <s_twcr_ack>
     bec:	53 c0       	rjmp	.+166    	; 0xc94 <__vector_24__bottom+0x1a8>
		}
		break;
	
	case 0x88:									// NACK after last data byte sent
	case 0x98:
		if (cnt_i != 0b111) {
     bee:	80 91 01 01 	lds	r24, 0x0101	; 0x800101 <cnt_i.2505>
     bf2:	87 30       	cpi	r24, 0x07	; 7
     bf4:	29 f4       	brne	.+10     	; 0xc00 <__vector_24__bottom+0x114>
			s_twi_rcvd_command_closed_form(s_rx_d, pos_i);	// Call interpreter for closed form of parameters
		} else {
			s_twi_rcvd_command_open_form(s_rx_d, ++pos_i);	// Call interpreter for open form of parameters
     bf6:	80 91 02 01 	lds	r24, 0x0102	; 0x800102 <pos_i.2503>
     bfa:	8f 5f       	subi	r24, 0xFF	; 255
     bfc:	80 93 02 01 	sts	0x0102, r24	; 0x800102 <pos_i.2503>
		}
		s_rx_lock = 0;
     c00:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <s_rx_lock>
		break;
     c04:	47 c0       	rjmp	.+142    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0xA0:
		s_twcr_all(0b11000101);					// Send nothing
     c06:	85 ec       	ldi	r24, 0xC5	; 197
     c08:	3c df       	rcall	.-392    	; 0xa82 <s_twcr_all>
		pos_i = 0;
     c0a:	10 92 02 01 	sts	0x0102, r1	; 0x800102 <pos_i.2503>
		cnt_i = 0;
     c0e:	10 92 01 01 	sts	0x0101, r1	; 0x800101 <cnt_i.2505>
		s_rx_lock = 0;
     c12:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <s_rx_lock>
		break;
     c16:	3e c0       	rjmp	.+124    	; 0xc94 <__vector_24__bottom+0x1a8>
	
	/* Slave Transmitter Mode */
	
	case 0xA8:									// SLA+R received and ACK has been returned
	case 0xB0:
		s_rx_lock = 1;
     c18:	81 e0       	ldi	r24, 0x01	; 1
     c1a:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <s_rx_lock>
		pos_o = 0;
     c1e:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <pos_o.2504>
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
     c22:	c0 91 03 01 	lds	r28, 0x0103	; 0x800103 <cnt_o.2506>
     c26:	cc 23       	and	r28, r28
     c28:	29 f0       	breq	.+10     	; 0xc34 <__vector_24__bottom+0x148>
     c2a:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <pos_o.2504>
     c2e:	80 91 05 01 	lds	r24, 0x0105	; 0x800105 <s_rx_d>
     c32:	01 c0       	rjmp	.+2      	; 0xc36 <__vector_24__bottom+0x14a>
     c34:	8c 2f       	mov	r24, r28
     c36:	35 df       	rcall	.-406    	; 0xaa2 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
     c38:	81 e0       	ldi	r24, 0x01	; 1
     c3a:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <pos_o.2504>
     c3e:	9c 17       	cp	r25, r28
     c40:	08 f0       	brcs	.+2      	; 0xc44 <__vector_24__bottom+0x158>
     c42:	80 e0       	ldi	r24, 0x00	; 0
     c44:	03 df       	rcall	.-506    	; 0xa4c <s_twcr_ack>
		break;
     c46:	26 c0       	rjmp	.+76     	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0xB8:									// Data sent and ACK has been returned
		s_twdr(cnt_o > pos_o ?  s_rx_d[pos_o++] : 0);
     c48:	c0 91 03 01 	lds	r28, 0x0103	; 0x800103 <cnt_o.2506>
     c4c:	e0 91 04 01 	lds	r30, 0x0104	; 0x800104 <pos_o.2504>
     c50:	ec 17       	cp	r30, r28
     c52:	48 f4       	brcc	.+18     	; 0xc66 <__vector_24__bottom+0x17a>
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	8e 0f       	add	r24, r30
     c58:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <pos_o.2504>
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	eb 5f       	subi	r30, 0xFB	; 251
     c60:	fe 4f       	sbci	r31, 0xFE	; 254
     c62:	80 81       	ld	r24, Z
     c64:	01 c0       	rjmp	.+2      	; 0xc68 <__vector_24__bottom+0x17c>
     c66:	80 e0       	ldi	r24, 0x00	; 0
     c68:	1c df       	rcall	.-456    	; 0xaa2 <s_twdr>
		s_twcr_ack(cnt_o > pos_o);				// ACK - NACK
     c6a:	81 e0       	ldi	r24, 0x01	; 1
     c6c:	90 91 04 01 	lds	r25, 0x0104	; 0x800104 <pos_o.2504>
     c70:	9c 17       	cp	r25, r28
     c72:	08 f0       	brcs	.+2      	; 0xc76 <__vector_24__bottom+0x18a>
     c74:	80 e0       	ldi	r24, 0x00	; 0
     c76:	ea de       	rcall	.-556    	; 0xa4c <s_twcr_ack>
		break;
     c78:	0d c0       	rjmp	.+26     	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0xC0:									// Data sent and NACK has been returned
		s_twcr_ack(false);						// NACK
     c7a:	80 e0       	ldi	r24, 0x00	; 0
     c7c:	e7 de       	rcall	.-562    	; 0xa4c <s_twcr_ack>
		pos_o = 0;
     c7e:	10 92 04 01 	sts	0x0104, r1	; 0x800104 <pos_o.2504>
		cnt_o = 0;
     c82:	10 92 03 01 	sts	0x0103, r1	; 0x800103 <cnt_o.2506>
		s_rx_lock = 0;
     c86:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <s_rx_lock>
		break;
     c8a:	04 c0       	rjmp	.+8      	; 0xc94 <__vector_24__bottom+0x1a8>
	
	case 0xC8:									// Superfluous ACK by master sent after NACK has been returned
		s_twcr_all(0b11000101);					// Send nothing
     c8c:	85 ec       	ldi	r24, 0xC5	; 197
     c8e:	f9 de       	rcall	.-526    	; 0xa82 <s_twcr_all>
		s_rx_lock = 0;
     c90:	10 92 0d 01 	sts	0x010D, r1	; 0x80010d <s_rx_lock>
		break;
	}
}
     c94:	cf 91       	pop	r28
     c96:	08 95       	ret

00000c98 <board_init>:
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     c98:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     c9a:	29 98       	cbi	0x05, 1	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     c9c:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     c9e:	2b 98       	cbi	0x05, 3	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     ca0:	20 9a       	sbi	0x04, 0	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     ca2:	28 98       	cbi	0x05, 0	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     ca4:	24 9a       	sbi	0x04, 4	; 4
{
	PORT_t *base_add = arch_ioport_port_to_base(pin >> 3);

	if (level) {
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
     ca6:	2c 9a       	sbi	0x05, 4	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     ca8:	25 9a       	sbi	0x04, 5	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     caa:	2d 98       	cbi	0x05, 5	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     cac:	3b 9a       	sbi	0x07, 3	; 7
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     cae:	43 98       	cbi	0x08, 3	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cb0:	3e 98       	cbi	0x07, 6	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
     cb2:	46 9a       	sbi	0x08, 6	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cb4:	50 98       	cbi	0x0a, 0	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cb6:	58 98       	cbi	0x0b, 0	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cb8:	51 98       	cbi	0x0a, 1	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cba:	59 98       	cbi	0x0b, 1	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cbc:	52 98       	cbi	0x0a, 2	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cbe:	5a 98       	cbi	0x0b, 2	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cc0:	53 98       	cbi	0x0a, 3	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cc2:	5b 98       	cbi	0x0b, 3	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cc4:	54 98       	cbi	0x0a, 4	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cc6:	5c 98       	cbi	0x0b, 4	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cc8:	55 98       	cbi	0x0a, 5	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cca:	5d 98       	cbi	0x0b, 5	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     ccc:	56 98       	cbi	0x0a, 6	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cce:	5e 98       	cbi	0x0b, 6	; 11
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cd0:	57 98       	cbi	0x0a, 7	; 10
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cd2:	5f 98       	cbi	0x0b, 7	; 11
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     cd4:	26 9a       	sbi	0x04, 6	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     cd6:	2e 98       	cbi	0x05, 6	; 5
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
     cd8:	27 9a       	sbi	0x04, 7	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
     cda:	2f 98       	cbi	0x05, 7	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cdc:	22 98       	cbi	0x04, 2	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cde:	2a 98       	cbi	0x05, 2	; 5
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     ce0:	39 98       	cbi	0x07, 1	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     ce2:	41 98       	cbi	0x08, 1	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     ce4:	3a 98       	cbi	0x07, 2	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     ce6:	42 98       	cbi	0x08, 2	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     ce8:	38 98       	cbi	0x07, 0	; 7
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
     cea:	40 98       	cbi	0x08, 0	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cec:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
     cee:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
     cf0:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
     cf2:	45 9a       	sbi	0x08, 5	; 8
     cf4:	08 95       	ret

00000cf6 <main>:
	/* MAIN Loop Shutdown */
	runmode = 0;
}

int main (void)
{
     cf6:	6f 92       	push	r6
     cf8:	7f 92       	push	r7
     cfa:	8f 92       	push	r8
     cfc:	9f 92       	push	r9
     cfe:	af 92       	push	r10
     d00:	bf 92       	push	r11
     d02:	cf 92       	push	r12
     d04:	df 92       	push	r13
     d06:	ef 92       	push	r14
     d08:	ff 92       	push	r15
     d0a:	0f 93       	push	r16
     d0c:	1f 93       	push	r17
     d0e:	cf 93       	push	r28
     d10:	df 93       	push	r29
     d12:	cd b7       	in	r28, 0x3d	; 61
     d14:	de b7       	in	r29, 0x3e	; 62
     d16:	61 97       	sbiw	r28, 0x11	; 17
     d18:	0f b6       	in	r0, 0x3f	; 63
     d1a:	f8 94       	cli
     d1c:	de bf       	out	0x3e, r29	; 62
     d1e:	0f be       	out	0x3f, r0	; 63
     d20:	cd bf       	out	0x3d, r28	; 61
	uint8_t retcode = 0;
	
	/* Init of sub-modules */
	sysclk_init();
     d22:	c8 db       	rcall	.-2160   	; 0x4b4 <sysclk_init>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d24:	8f b7       	in	r24, 0x3f	; 63
     d26:	8c 87       	std	Y+12, r24	; 0x0c
	cpu_irq_disable();
     d28:	f8 94       	cli
	return flags;
     d2a:	0c 85       	ldd	r16, Y+12	; 0x0c

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     d2c:	8f b7       	in	r24, 0x3f	; 63
     d2e:	8d 87       	std	Y+13, r24	; 0x0d
	cpu_irq_disable();
     d30:	f8 94       	cli
	return flags;
     d32:	8d 85       	ldd	r24, Y+13	; 0x0d
     d34:	5f 93       	push	r21
     d36:	50 e8       	ldi	r21, 0x80	; 128
     d38:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     d3c:	50 e0       	ldi	r21, 0x00	; 0
     d3e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
     d42:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     d44:	8f bf       	out	0x3f, r24	; 63
	irqflags_t flags = cpu_irq_save();

	sysclk_set_prescalers(SYSCLK_PSDIV_1);
	
	/* Timer Synchronous Mode - prepare */
	GTCCR   = _BV(TSM)							// Timer Synchronous Mode active
     d46:	13 e8       	ldi	r17, 0x83	; 131
     d48:	13 bd       	out	0x23, r17	; 35
		    | _BV(PSRSYNC);						// Timer 0/1 prescaler is synced

	
	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
     d4a:	65 e0       	ldi	r22, 0x05	; 5
     d4c:	80 e0       	ldi	r24, 0x00	; 0
     d4e:	e1 db       	rcall	.-2110   	; 0x512 <sysclk_disable_module>
	}

	/* TC1 - OC1A: Audio output @ 16-bit counter PWM, used: 10-bit resolution - overflows with 15625 Hz */
	{
		sysclk_enable_module(0, PRTIM1);
     d50:	63 e0       	ldi	r22, 0x03	; 3
     d52:	80 e0       	ldi	r24, 0x00	; 0
     d54:	c8 db       	rcall	.-2160   	; 0x4e6 <sysclk_enable_module>

		TCCR1A  = (0b10  << COM1A0)		 		// HI --> LO when compare value is reached - non-inverted PWM mode
     d56:	10 93 80 00 	sts	0x0080, r17	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
				| (0b11  << WGM10);				// WGM: 0b0111 = Fast PWM 10 bit

		TCCR1B  = ( 0b01 << WGM12)		 
     d5a:	89 e0       	ldi	r24, 0x09	; 9
     d5c:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
				| (0b001 << CS10);				// CLKio DIV 1 = 16 MHz
		   
		TCCR1C  = 0;
     d60:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TCNT1H  = 0b00000000           ;		// Clear current value for synchronous start (when restarting without reset)
     d64:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
		TCNT1L	=            0b00000000;
     d68:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
	
		OCR1AH  =       0b10           ;		// Mid-range compare value for zero audio output
     d6c:	82 e0       	ldi	r24, 0x02	; 2
     d6e:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
		OCR1AL  =            0b00000000;
     d72:	10 92 88 00 	sts	0x0088, r1	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
	
		TIMSK1  = 0;							// no interrupts (when restarting without reset)
     d76:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
		TIFR1   = 0b00100111;					// clear all flags (when restarting without reset)
     d7a:	87 e2       	ldi	r24, 0x27	; 39
     d7c:	86 bb       	out	0x16, r24	; 22
	}

	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		sysclk_enable_module(0, PRTIM2);
     d7e:	66 e0       	ldi	r22, 0x06	; 6
     d80:	80 e0       	ldi	r24, 0x00	; 0
     d82:	b1 db       	rcall	.-2206   	; 0x4e6 <sysclk_enable_module>
	
		TCCR2A  = (0b10  << COM2A0)				// HI --> LO when compare value is reached - non-inverted PWM mode
     d84:	10 93 b0 00 	sts	0x00B0, r17	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
				| (0b11  << WGM20);				// WGM: 0b011 = Fast PWM mode 8 bit

		TCCR2B  = ( 0b0  << WGM22)
     d88:	87 e0       	ldi	r24, 0x07	; 7
     d8a:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
				| (0b111 << CS20);				// CLKio DIV 1024 = 15625 Hz
	
		TCNT2   = 0;							// Clear current value for synchronous start (when restarting without reset)
     d8e:	10 92 b2 00 	sts	0x00B2, r1	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7e00b2>
	
		OCR2A   = 0x40;							// LCD backlight dimmed down to 25% 
     d92:	90 e4       	ldi	r25, 0x40	; 64
     d94:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>

		TIMSK2  = 0;							// no interrupts (when restarting without reset)
     d98:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		TIFR2   = 0b00000111;					// clear all flags (when restarting without reset)
     d9c:	87 bb       	out	0x17, r24	; 23
	
		ASSR    = 0;							// no async TOSC1 mode
     d9e:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>
     da2:	0f bf       	out	0x3f, r16	; 63
}


static void s_adc_init(void)
{
	sysclk_enable_module(0, PRADC);				// enable ADC sub-module
     da4:	60 e0       	ldi	r22, 0x00	; 0
     da6:	80 e0       	ldi	r24, 0x00	; 0
     da8:	9e db       	rcall	.-2244   	; 0x4e6 <sysclk_enable_module>
 *
 * \param prescaler   ADC clock prescaler
 */
static inline void adc_init(enum adc_prescaler prescaler)
{
	ADCSRA = (uint8_t)prescaler | (1 << ADEN);
     daa:	ea e7       	ldi	r30, 0x7A	; 122
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	87 e8       	ldi	r24, 0x87	; 135
     db0:	80 83       	st	Z, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     db2:	8f b7       	in	r24, 0x3f	; 63
     db4:	8b 87       	std	Y+11, r24	; 0x0b
	cpu_irq_disable();
     db6:	f8 94       	cli
	return flags;
     db8:	9b 85       	ldd	r25, Y+11	; 0x0b
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	80 93 7e 00 	sts	0x007E, r24	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
     dc0:	80 ec       	ldi	r24, 0xC0	; 192
     dc2:	80 93 7c 00 	sts	0x007C, r24	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
     dc6:	ab e7       	ldi	r26, 0x7B	; 123
     dc8:	b0 e0       	ldi	r27, 0x00	; 0
     dca:	8c 91       	ld	r24, X
     dcc:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
     dce:	86 60       	ori	r24, 0x06	; 6
	ADC_ADTS_REG = temp;
     dd0:	8c 93       	st	X, r24
}

/*  \brief Enable ADC interrupt */
static inline void adc_enable_interrupt(void)
{
	ADCSRA |= (1 << ADIE);
     dd2:	80 81       	ld	r24, Z
     dd4:	88 60       	ori	r24, 0x08	; 8
     dd6:	80 83       	st	Z, r24
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     dd8:	9f bf       	out	0x3f, r25	; 63
	/* Init of sub-modules */
	sysclk_init();
	ioport_init();
	s_tc_init();
	s_adc_init();
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
     dda:	80 b7       	in	r24, 0x30	; 48
     ddc:	80 68       	ori	r24, 0x80	; 128
     dde:	80 bf       	out	0x30, r24	; 48
	
	/* I/O pins go active here */
	board_init();
     de0:	5b df       	rcall	.-330    	; 0xc98 <board_init>
//@}
static inline reset_cause_t reset_cause_get_causes(void)
{
#if (MEGA_XX4 ||MEGA_XX4_A || MEGA_XX8 || MEGA_XX8_A || \
	MEGA_XX || MEGA_XX_UN2 || MEGA_XX0_1 || MEGA_RF || MEGA_UNCATEGORIZED) && !MEGA_XX_UN0 && !MEGA_XX_UN1
	uint8_t temp_mcsr = MCUSR ;
     de2:	84 b7       	in	r24, 0x34	; 52
     de4:	87 70       	andi	r24, 0x07	; 7
	
	reset_cause_t rc = reset_cause_get_causes();
	if (rc & CHIP_RESET_CAUSE_EXTRST	||
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
     de6:	81 f1       	breq	.+96     	; 0xe48 <main+0x152>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     de8:	8f b7       	in	r24, 0x3f	; 63
     dea:	8a 87       	std	Y+10, r24	; 0x0a
	cpu_irq_disable();
     dec:	f8 94       	cli
	return flags;
     dee:	8a 85       	ldd	r24, Y+10	; 0x0a

static void s_reset_global_vars(void)
{
	irqflags_t flags	= cpu_irq_save();
	
	g_adc_state			= ADC_STATE_PRE_LDR;
     df0:	10 92 2e 01 	sts	0x012E, r1	; 0x80012e <g_adc_state>
	g_adc_ldr			= 0.f;
     df4:	10 92 2a 01 	sts	0x012A, r1	; 0x80012a <g_adc_ldr>
     df8:	10 92 2b 01 	sts	0x012B, r1	; 0x80012b <g_adc_ldr+0x1>
     dfc:	10 92 2c 01 	sts	0x012C, r1	; 0x80012c <g_adc_ldr+0x2>
     e00:	10 92 2d 01 	sts	0x012D, r1	; 0x80012d <g_adc_ldr+0x3>
	g_adc_ldr_last		= 0.f;
     e04:	10 92 26 01 	sts	0x0126, r1	; 0x800126 <g_adc_ldr_last>
     e08:	10 92 27 01 	sts	0x0127, r1	; 0x800127 <g_adc_ldr_last+0x1>
     e0c:	10 92 28 01 	sts	0x0128, r1	; 0x800128 <g_adc_ldr_last+0x2>
     e10:	10 92 29 01 	sts	0x0129, r1	; 0x800129 <g_adc_ldr_last+0x3>
	g_adc_temp			= 0.f;
     e14:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <g_adc_temp>
     e18:	10 92 23 01 	sts	0x0123, r1	; 0x800123 <g_adc_temp+0x1>
     e1c:	10 92 24 01 	sts	0x0124, r1	; 0x800124 <g_adc_temp+0x2>
     e20:	10 92 25 01 	sts	0x0125, r1	; 0x800125 <g_adc_temp+0x3>
	g_temp				= 0.f;
     e24:	10 92 1e 01 	sts	0x011E, r1	; 0x80011e <g_temp>
     e28:	10 92 1f 01 	sts	0x011F, r1	; 0x80011f <g_temp+0x1>
     e2c:	10 92 20 01 	sts	0x0120, r1	; 0x800120 <g_temp+0x2>
     e30:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <g_temp+0x3>
	g_temp_lcd_last		= 0.f;
     e34:	10 92 1a 01 	sts	0x011A, r1	; 0x80011a <g_temp_lcd_last>
     e38:	10 92 1b 01 	sts	0x011B, r1	; 0x80011b <g_temp_lcd_last+0x1>
     e3c:	10 92 1c 01 	sts	0x011C, r1	; 0x80011c <g_temp_lcd_last+0x2>
     e40:	10 92 1d 01 	sts	0x011D, r1	; 0x80011d <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e44:	8f bf       	out	0x3f, r24	; 63
     e46:	01 c0       	rjmp	.+2      	; 0xe4a <main+0x154>
		rc & CHIP_RESET_CAUSE_BOD_CPU	||
		rc & CHIP_RESET_CAUSE_POR) {
		s_reset_global_vars();
	} else {
		/* DEBUG */
		asm_break();
     e48:	79 db       	rcall	.-2318   	; 0x53c <asm_break>
	cpu_irq_restore(flags);
}

static void s_twi_init(void)
{
	sysclk_enable_module(0, PRTWI);
     e4a:	67 e0       	ldi	r22, 0x07	; 7
     e4c:	80 e0       	ldi	r24, 0x00	; 0
     e4e:	4b db       	rcall	.-2410   	; 0x4e6 <sysclk_enable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e50:	8f b7       	in	r24, 0x3f	; 63
     e52:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_disable();
     e54:	f8 94       	cli
	return flags;
     e56:	89 85       	ldd	r24, Y+9	; 0x09
	
	irqflags_t flags = cpu_irq_save();

	TWSR = (0b00 << TWPS0);
     e58:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7e00b9>
	TWBR = 12;	// TWI bit-rate = 400 kBit/sec @ 16 MHz when master mode active
     e5c:	9c e0       	ldi	r25, 0x0C	; 12
     e5e:	90 93 b8 00 	sts	0x00B8, r25	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7e00b8>
	
	TWAR  = (TWI_SLAVE_ADDR    << TWA0) | (TWI_SLAVE_ADDR_GCE << TWGCE);
     e62:	99 e7       	ldi	r25, 0x79	; 121
     e64:	90 93 ba 00 	sts	0x00BA, r25	; 0x8000ba <__TEXT_REGION_LENGTH__+0x7e00ba>
	TWAMR = (TWI_SLAVE_ADDR_BM << TWAM0);
     e68:	9f e7       	ldi	r25, 0x7F	; 127
     e6a:	90 93 bd 00 	sts	0x00BD, r25	; 0x8000bd <__TEXT_REGION_LENGTH__+0x7e00bd>

	TWCR = _BV(TWEA) | _BV(TWEN) | _BV(TWIE);
     e6e:	95 e4       	ldi	r25, 0x45	; 69
     e70:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7e00bc>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     e74:	8f bf       	out	0x3f, r24	; 63
	}
	
	s_twi_init();
	
	/* All interrupt sources prepared here - IRQ activation */
	cpu_irq_enable();
     e76:	78 94       	sei
	/* TC0: not in use */
	/* TC1: Audio output @ 16-bit counter PWM, used: 10-bit resolution */
	/* TC2: LCD backlight w/ 8-bit resolution */
	{
		/* Timer Synchronous Mode - trigger */
		GTCCR   = _BV(PSRSYNC);				    // trigger the sync for all counters
     e78:	81 e0       	ldi	r24, 0x01	; 1
     e7a:	83 bd       	out	0x23, r24	; 35
	
	/* Start of sub-modules */
	s_tc_start();								// All clocks and PWM timers start here
	
	/* Initialize external components */
	lcd_init();
     e7c:	92 dd       	rcall	.-1244   	; 0x9a2 <lcd_init>
	
	/* main loop */
    while (runmode) {
     e7e:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <runmode>
     e82:	88 23       	and	r24, r24
     e84:	09 f4       	brne	.+2      	; 0xe88 <main+0x192>
     e86:	cd c0       	rjmp	.+410    	; 0x1022 <main+0x32c>
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
     e88:	03 eb       	ldi	r16, 0xB3	; 179
     e8a:	10 e0       	ldi	r17, 0x00	; 0
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
     e8c:	61 2c       	mov	r6, r1
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
     e8e:	77 24       	eor	r7, r7
     e90:	73 94       	inc	r7

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     e92:	8f b7       	in	r24, 0x3f	; 63
     e94:	8f 83       	std	Y+7, r24	; 0x07
	cpu_irq_disable();
     e96:	f8 94       	cli
	return flags;
     e98:	8f 81       	ldd	r24, Y+7	; 0x07

static void s_task(void)
{
	/* TASK when woken up */
	irqflags_t flags		= cpu_irq_save();
	float l_adc_ldr			= g_adc_ldr;
     e9a:	c0 90 2a 01 	lds	r12, 0x012A	; 0x80012a <g_adc_ldr>
     e9e:	d0 90 2b 01 	lds	r13, 0x012B	; 0x80012b <g_adc_ldr+0x1>
     ea2:	e0 90 2c 01 	lds	r14, 0x012C	; 0x80012c <g_adc_ldr+0x2>
     ea6:	f0 90 2d 01 	lds	r15, 0x012D	; 0x80012d <g_adc_ldr+0x3>
	float l_adc_ldr_last	= g_adc_ldr_last;
     eaa:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <g_adc_ldr_last>
     eae:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <g_adc_ldr_last+0x1>
     eb2:	40 91 28 01 	lds	r20, 0x0128	; 0x800128 <g_adc_ldr_last+0x2>
     eb6:	50 91 29 01 	lds	r21, 0x0129	; 0x800129 <g_adc_ldr_last+0x3>

	float l_adc_temp		= g_adc_temp;
     eba:	80 90 22 01 	lds	r8, 0x0122	; 0x800122 <g_adc_temp>
     ebe:	90 90 23 01 	lds	r9, 0x0123	; 0x800123 <g_adc_temp+0x1>
     ec2:	a0 90 24 01 	lds	r10, 0x0124	; 0x800124 <g_adc_temp+0x2>
     ec6:	b0 90 25 01 	lds	r11, 0x0125	; 0x800125 <g_adc_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     eca:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
     ecc:	c7 01       	movw	r24, r14
     ece:	b6 01       	movw	r22, r12
     ed0:	26 d1       	rcall	.+588    	; 0x111e <__subsf3>
     ed2:	f6 d1       	rcall	.+1004   	; 0x12c0 <__fixsfsi>
     ed4:	9b 01       	movw	r18, r22
     ed6:	77 23       	and	r23, r23
     ed8:	24 f4       	brge	.+8      	; 0xee2 <main+0x1ec>
     eda:	22 27       	eor	r18, r18
     edc:	33 27       	eor	r19, r19
     ede:	26 1b       	sub	r18, r22
     ee0:	37 0b       	sbc	r19, r23
     ee2:	b9 01       	movw	r22, r18
     ee4:	33 0f       	add	r19, r19
     ee6:	88 0b       	sbc	r24, r24
     ee8:	99 0b       	sbc	r25, r25
     eea:	1d d2       	rcall	.+1082   	; 0x1326 <__floatsisf>
     eec:	20 e0       	ldi	r18, 0x00	; 0
     eee:	30 e0       	ldi	r19, 0x00	; 0
     ef0:	40 e0       	ldi	r20, 0x00	; 0
     ef2:	5f e3       	ldi	r21, 0x3F	; 63
     ef4:	c8 d2       	rcall	.+1424   	; 0x1486 <__gesf2>
     ef6:	88 23       	and	r24, r24
     ef8:	0c f4       	brge	.+2      	; 0xefc <main+0x206>
     efa:	3e c0       	rjmp	.+124    	; 0xf78 <main+0x282>
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
	
	if (adc_ldr >= 1.f) {
     efc:	20 e0       	ldi	r18, 0x00	; 0
     efe:	30 e0       	ldi	r19, 0x00	; 0
     f00:	40 e8       	ldi	r20, 0x80	; 128
     f02:	5f e3       	ldi	r21, 0x3F	; 63
     f04:	c7 01       	movw	r24, r14
     f06:	b6 01       	movw	r22, r12
     f08:	be d2       	rcall	.+1404   	; 0x1486 <__gesf2>
     f0a:	88 23       	and	r24, r24
     f0c:	1c f1       	brlt	.+70     	; 0xf54 <main+0x25e>
		intensity = (MAX_INTENSITY >> 1) / adc_ldr;  // 1 <= adc <= 1023
     f0e:	a7 01       	movw	r20, r14
     f10:	96 01       	movw	r18, r12
     f12:	60 e0       	ldi	r22, 0x00	; 0
     f14:	70 e4       	ldi	r23, 0x40	; 64
     f16:	8c e9       	ldi	r24, 0x9C	; 156
     f18:	95 e4       	ldi	r25, 0x45	; 69
     f1a:	6a d1       	rcall	.+724    	; 0x11f0 <__divsf3>
     f1c:	6e 87       	std	Y+14, r22	; 0x0e
     f1e:	7f 87       	std	Y+15, r23	; 0x0f
     f20:	88 8b       	std	Y+16, r24	; 0x10
     f22:	99 8b       	std	Y+17, r25	; 0x11
	}
	
	if (intensity < BL_OFF_INTENSITY) {
     f24:	20 e0       	ldi	r18, 0x00	; 0
     f26:	30 e0       	ldi	r19, 0x00	; 0
     f28:	4a e7       	ldi	r20, 0x7A	; 122
     f2a:	54 e4       	ldi	r21, 0x44	; 68
     f2c:	5d d1       	rcall	.+698    	; 0x11e8 <__cmpsf2>
     f2e:	88 23       	and	r24, r24
     f30:	9c f4       	brge	.+38     	; 0xf58 <main+0x262>
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
     f32:	20 e0       	ldi	r18, 0x00	; 0
     f34:	30 e0       	ldi	r19, 0x00	; 0
     f36:	4a e7       	ldi	r20, 0x7A	; 122
     f38:	54 e4       	ldi	r21, 0x44	; 68
     f3a:	6e 85       	ldd	r22, Y+14	; 0x0e
     f3c:	7f 85       	ldd	r23, Y+15	; 0x0f
     f3e:	88 89       	ldd	r24, Y+16	; 0x10
     f40:	99 89       	ldd	r25, Y+17	; 0x11
     f42:	56 d1       	rcall	.+684    	; 0x11f0 <__divsf3>
     f44:	20 e0       	ldi	r18, 0x00	; 0
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	45 e6       	ldi	r20, 0x65	; 101
     f4a:	53 e4       	ldi	r21, 0x43	; 67
     f4c:	a0 d2       	rcall	.+1344   	; 0x148e <__mulsf3>
     f4e:	bd d1       	rcall	.+890    	; 0x12ca <__fixunssfsi>
     f50:	66 5e       	subi	r22, 0xE6	; 230
     f52:	03 c0       	rjmp	.+6      	; 0xf5a <main+0x264>
	/* calculate the 8-bit backlight PWM value based on the ADC LDR voltage */
	const uint16_t	MAX_INTENSITY		= 10000;
	const uint16_t	BL_OFF_INTENSITY	=  1000;
	const uint8_t	BL_MIN_PWM			=    26;  // 10%
	float			intensity			= MAX_INTENSITY;
	uint8_t			pwm					= 0;
     f54:	66 2d       	mov	r22, r6
     f56:	01 c0       	rjmp	.+2      	; 0xf5a <main+0x264>
     f58:	66 2d       	mov	r22, r6
	
	if (intensity < BL_OFF_INTENSITY) {
		pwm = BL_MIN_PWM + (uint8_t)((255 - BL_MIN_PWM) * (intensity / BL_OFF_INTENSITY));
	}
	
	OCR2A = pwm;								// no interrupt lock needed
     f5a:	f8 01       	movw	r30, r16
     f5c:	60 83       	st	Z, r22

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f5e:	8f b7       	in	r24, 0x3f	; 63
     f60:	88 87       	std	Y+8, r24	; 0x08
	cpu_irq_disable();
     f62:	f8 94       	cli
	return flags;
     f64:	88 85       	ldd	r24, Y+8	; 0x08
	/* calculate new backlight PWM value and set that */
	if (abs(l_adc_ldr - l_adc_ldr_last) >= 0.5f) {
		s_task_backlight(l_adc_ldr);
		
		flags = cpu_irq_save();
		g_adc_ldr_last = l_adc_ldr;
     f66:	c0 92 26 01 	sts	0x0126, r12	; 0x800126 <g_adc_ldr_last>
     f6a:	d0 92 27 01 	sts	0x0127, r13	; 0x800127 <g_adc_ldr_last+0x1>
     f6e:	e0 92 28 01 	sts	0x0128, r14	; 0x800128 <g_adc_ldr_last+0x2>
     f72:	f0 92 29 01 	sts	0x0129, r15	; 0x800129 <g_adc_ldr_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     f76:	8f bf       	out	0x3f, r24	; 63
	const float C_temp_coef_ofs_atmel	= 1024 * 0.314f / 1.1f;
	const float C_temp_coef_ofs			= 54.0f + C_temp_coef_ofs_atmel;
	float l_temp_lcd_last;

	/* Temperature calculation for C */
	float l_temp = 25.f + ((adc_temp	- C_temp_coef_ofs) * C_temp_coef_k);
     f78:	29 e1       	ldi	r18, 0x19	; 25
     f7a:	37 e2       	ldi	r19, 0x27	; 39
     f7c:	4d ea       	ldi	r20, 0xAD	; 173
     f7e:	53 e4       	ldi	r21, 0x43	; 67
     f80:	c5 01       	movw	r24, r10
     f82:	b4 01       	movw	r22, r8
     f84:	cc d0       	rcall	.+408    	; 0x111e <__subsf3>
     f86:	20 e0       	ldi	r18, 0x00	; 0
     f88:	30 ea       	ldi	r19, 0xA0	; 160
     f8a:	47 e8       	ldi	r20, 0x87	; 135
     f8c:	5f e3       	ldi	r21, 0x3F	; 63
     f8e:	7f d2       	rcall	.+1278   	; 0x148e <__mulsf3>
     f90:	20 e0       	ldi	r18, 0x00	; 0
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	48 ec       	ldi	r20, 0xC8	; 200
     f96:	51 e4       	ldi	r21, 0x41	; 65
     f98:	c3 d0       	rcall	.+390    	; 0x1120 <__addsf3>
     f9a:	6b 01       	movw	r12, r22
     f9c:	7c 01       	movw	r14, r24

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     f9e:	8f b7       	in	r24, 0x3f	; 63
     fa0:	8d 83       	std	Y+5, r24	; 0x05
	cpu_irq_disable();
     fa2:	f8 94       	cli
	return flags;
     fa4:	8d 81       	ldd	r24, Y+5	; 0x05
	
	irqflags_t flags = cpu_irq_save();
	l_temp_lcd_last = g_temp_lcd_last;
     fa6:	20 91 1a 01 	lds	r18, 0x011A	; 0x80011a <g_temp_lcd_last>
     faa:	30 91 1b 01 	lds	r19, 0x011B	; 0x80011b <g_temp_lcd_last+0x1>
     fae:	40 91 1c 01 	lds	r20, 0x011C	; 0x80011c <g_temp_lcd_last+0x2>
     fb2:	50 91 1d 01 	lds	r21, 0x011D	; 0x80011d <g_temp_lcd_last+0x3>
	g_temp = l_temp;
     fb6:	c0 92 1e 01 	sts	0x011E, r12	; 0x80011e <g_temp>
     fba:	d0 92 1f 01 	sts	0x011F, r13	; 0x80011f <g_temp+0x1>
     fbe:	e0 92 20 01 	sts	0x0120, r14	; 0x800120 <g_temp+0x2>
     fc2:	f0 92 21 01 	sts	0x0121, r15	; 0x800121 <g_temp+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     fc6:	8f bf       	out	0x3f, r24	; 63
	cpu_irq_restore(flags);
	
	if (abs(l_temp - l_temp_lcd_last) > 1.f) {
     fc8:	c7 01       	movw	r24, r14
     fca:	b6 01       	movw	r22, r12
     fcc:	a8 d0       	rcall	.+336    	; 0x111e <__subsf3>
     fce:	78 d1       	rcall	.+752    	; 0x12c0 <__fixsfsi>
     fd0:	9b 01       	movw	r18, r22
     fd2:	77 23       	and	r23, r23
     fd4:	24 f4       	brge	.+8      	; 0xfde <main+0x2e8>
     fd6:	22 27       	eor	r18, r18
     fd8:	33 27       	eor	r19, r19
     fda:	26 1b       	sub	r18, r22
     fdc:	37 0b       	sbc	r19, r23
     fde:	b9 01       	movw	r22, r18
     fe0:	33 0f       	add	r19, r19
     fe2:	88 0b       	sbc	r24, r24
     fe4:	99 0b       	sbc	r25, r25
     fe6:	9f d1       	rcall	.+830    	; 0x1326 <__floatsisf>
     fe8:	20 e0       	ldi	r18, 0x00	; 0
     fea:	30 e0       	ldi	r19, 0x00	; 0
     fec:	40 e8       	ldi	r20, 0x80	; 128
     fee:	5f e3       	ldi	r21, 0x3F	; 63
     ff0:	4a d2       	rcall	.+1172   	; 0x1486 <__gesf2>
     ff2:	18 16       	cp	r1, r24
     ff4:	6c f4       	brge	.+26     	; 0x1010 <main+0x31a>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     ff6:	8f b7       	in	r24, 0x3f	; 63
     ff8:	8e 83       	std	Y+6, r24	; 0x06
	cpu_irq_disable();
     ffa:	f8 94       	cli
	return flags;
     ffc:	8e 81       	ldd	r24, Y+6	; 0x06
		flags = cpu_irq_save();
		g_temp_lcd_last = l_temp;
     ffe:	c0 92 1a 01 	sts	0x011A, r12	; 0x80011a <g_temp_lcd_last>
    1002:	d0 92 1b 01 	sts	0x011B, r13	; 0x80011b <g_temp_lcd_last+0x1>
    1006:	e0 92 1c 01 	sts	0x011C, r14	; 0x80011c <g_temp_lcd_last+0x2>
    100a:	f0 92 1d 01 	sts	0x011D, r15	; 0x80011d <g_temp_lcd_last+0x3>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    100e:	8f bf       	out	0x3f, r24	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    1010:	73 be       	out	0x33, r7	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    1012:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    1014:	83 b7       	in	r24, 0x33	; 51
    1016:	8e 7f       	andi	r24, 0xFE	; 254
    1018:	83 bf       	out	0x33, r24	; 51
	
	/* Initialize external components */
	lcd_init();
	
	/* main loop */
    while (runmode) {
    101a:	80 91 19 01 	lds	r24, 0x0119	; 0x800119 <runmode>
    101e:	81 11       	cpse	r24, r1
    1020:	38 cf       	rjmp	.-400    	; 0xe92 <main+0x19c>
	    s_enter_sleep(SLEEP_MODE_IDLE);
    }
	
	
	/* Shutdown external components */
	lcd_shutdown();
    1022:	11 dd       	rcall	.-1502   	; 0xa46 <lcd_shutdown>

	cpu_irq_disable();
    1024:	f8 94       	cli
    
	/* disable sub-modules */
	ACSR |= _BV(ACD);							// disable AnalogCompare sub-module
    1026:	80 b7       	in	r24, 0x30	; 48
    1028:	80 68       	ori	r24, 0x80	; 128
    102a:	80 bf       	out	0x30, r24	; 48
	sysclk_disable_module(0, PRSPI);
    102c:	62 e0       	ldi	r22, 0x02	; 2
    102e:	80 e0       	ldi	r24, 0x00	; 0
    1030:	70 da       	rcall	.-2848   	; 0x512 <sysclk_disable_module>
	sysclk_disable_module(0, PRUSART0);
    1032:	61 e0       	ldi	r22, 0x01	; 1
    1034:	80 e0       	ldi	r24, 0x00	; 0
    1036:	6d da       	rcall	.-2854   	; 0x512 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1038:	8f b7       	in	r24, 0x3f	; 63
    103a:	8c 83       	std	Y+4, r24	; 0x04
	cpu_irq_disable();
    103c:	f8 94       	cli
	return flags;
    103e:	8c 81       	ldd	r24, Y+4	; 0x04

static void s_twi_disable(void)
{
	irqflags_t flags = cpu_irq_save();

	TWCR = _BV(TWEN);							// disable the interrupt source
    1040:	ec eb       	ldi	r30, 0xBC	; 188
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	94 e0       	ldi	r25, 0x04	; 4
    1046:	90 83       	st	Z, r25
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1048:	3c 98       	cbi	0x07, 4	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    104a:	44 9a       	sbi	0x08, 4	; 8
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    104c:	3d 98       	cbi	0x07, 5	; 7
{
#ifdef MEGA_RF
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
    104e:	45 9a       	sbi	0x08, 5	; 8
	ioport_set_pin_mode(SDA_GPIO, IOPORT_MODE_PULLUP);

	ioport_set_pin_dir(SCL_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_mode(SCL_GPIO, IOPORT_MODE_PULLUP);

	TWCR = 0;									// disable the TWI port
    1050:	10 82       	st	Z, r1
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1052:	8f bf       	out	0x3f, r24	; 63
	
	cpu_irq_restore(flags);

	sysclk_disable_module(0, PRTWI);
    1054:	67 e0       	ldi	r22, 0x07	; 7
    1056:	80 e0       	ldi	r24, 0x00	; 0
    1058:	5c da       	rcall	.-2888   	; 0x512 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    105a:	8f b7       	in	r24, 0x3f	; 63
    105c:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_disable();
    105e:	f8 94       	cli
	return flags;
    1060:	1b 81       	ldd	r17, Y+3	; 0x03
}

/*  \brief Disable ADC interrupt */
static inline void adc_disable_interrupt(void)
{
	ADCSRA &= ~(1 << ADIE);
    1062:	ea e7       	ldi	r30, 0x7A	; 122
    1064:	f0 e0       	ldi	r31, 0x00	; 0
    1066:	80 81       	ld	r24, Z
    1068:	87 7f       	andi	r24, 0xF7	; 247
    106a:	80 83       	st	Z, r24
 */
static inline void adc_set_autotrigger_source(enum adc_auto_trigger_source trg)
{
	uint8_t temp;

	temp = (ADC_ADTS_REG & ~(ADC_ADTS_SOURCE_MASK));
    106c:	eb e7       	ldi	r30, 0x7B	; 123
    106e:	f0 e0       	ldi	r31, 0x00	; 0
    1070:	80 81       	ld	r24, Z
    1072:	88 7f       	andi	r24, 0xF8	; 248
	temp |= (uint8_t)trg;
	ADC_ADTS_REG = temp;
    1074:	80 83       	st	Z, r24
 *
 * \param regval   ADC input mux selection and voltage reference
 */
static inline void adc_set_admux(uint8_t regval)
{
	ADMUX = regval;
    1076:	10 92 7c 00 	sts	0x007C, r1	; 0x80007c <__TEXT_REGION_LENGTH__+0x7e007c>
 * \param pinmask   ADC pin bitmask
 */
static inline void adc_disable_digital_inputs(uint8_t pinmask)
{
#if defined(DIDR0)
	DIDR0 = pinmask;
    107a:	10 92 7e 00 	sts	0x007E, r1	; 0x80007e <__TEXT_REGION_LENGTH__+0x7e007e>
	adc_disable_interrupt();					// disable the ADC interrupt
	adc_set_autotrigger_source(0);
	adc_set_admux(0);
	adc_disable_digital_inputs(0);

	sysclk_disable_module(0, PRADC);			// disable ADC sub-module
    107e:	60 e0       	ldi	r22, 0x00	; 0
    1080:	80 e0       	ldi	r24, 0x00	; 0
    1082:	47 da       	rcall	.-2930   	; 0x512 <sysclk_disable_module>
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    1084:	1f bf       	out	0x3f, r17	; 63

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    1086:	8f b7       	in	r24, 0x3f	; 63
    1088:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    108a:	f8 94       	cli
	return flags;
    108c:	19 81       	ldd	r17, Y+1	; 0x01
{
	irqflags_t flags = cpu_irq_save();

	/* TC0: not in use */
	{
		sysclk_disable_module(0, PRTIM0);
    108e:	65 e0       	ldi	r22, 0x05	; 5
    1090:	80 e0       	ldi	r24, 0x00	; 0
    1092:	3f da       	rcall	.-2946   	; 0x512 <sysclk_disable_module>
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIR &=  ~arch_ioport_pin_to_mask(pin);
    1094:	21 98       	cbi	0x04, 1	; 4
	PORT_t *base = arch_ioport_pin_to_base(pin);
	ioport_pin_t mask_pin = arch_ioport_pin_to_mask(pin);
	if (mode == IOPORT_MODE_PULLUP) {
		base->PORTDATA |=  mask_pin;
	} else if (mode == IOPORT_MODE_PULLDOWN) {
		base->PORTDATA &= ~mask_pin;
    1096:	29 98       	cbi	0x05, 1	; 5
	{
		// bring pin to high Z mode to reduce audible plop noise
		ioport_set_pin_dir(AUDIO_PWM, IOPORT_DIR_INPUT);
		ioport_set_pin_mode(AUDIO_PWM, IOPORT_MODE_PULLDOWN);

		TCCR1A  = 0;							// release alternate port function
    1098:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
		TCCR1B  = 0;
    109c:	10 92 81 00 	sts	0x0081, r1	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
		TCCR1C  = 0;
    10a0:	10 92 82 00 	sts	0x0082, r1	; 0x800082 <__TEXT_REGION_LENGTH__+0x7e0082>

		TIMSK1  = 0;							// no interrupts
    10a4:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>

		sysclk_disable_module(0, PRTIM1);
    10a8:	63 e0       	ldi	r22, 0x03	; 3
    10aa:	80 e0       	ldi	r24, 0x00	; 0
    10ac:	32 da       	rcall	.-2972   	; 0x512 <sysclk_disable_module>
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIR |= arch_ioport_pin_to_mask(pin);
    10ae:	23 9a       	sbi	0x04, 3	; 4
		base_add->PORTDATA
			= (base_add->PORTDATA  | arch_ioport_pin_to_mask
					(pin));
	} else {
		base_add->PORTDATA
			= (base_add->PORTDATA  & (~arch_ioport_pin_to_mask
    10b0:	2b 98       	cbi	0x05, 3	; 5
	/* TC2 - OC2A: LCD backlight w/ 8-bit resolution - overflows with abt. 61 Hz */
	{
		ioport_set_pin_dir(LCDBL_PWM, IOPORT_DIR_OUTPUT);
		ioport_set_pin_level(LCDBL_PWM, false);	// turn backlight off

		TCCR2A  = 0;							// release alternate port function
    10b2:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7e00b0>
		TCCR2B  = 0;
    10b6:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7e00b1>
		
		TIMSK2  = 0;							// no interrupts
    10ba:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7e0070>
		
		ASSR    = 0;							// no async TOSC1 mode
    10be:	10 92 b6 00 	sts	0x00B6, r1	; 0x8000b6 <__TEXT_REGION_LENGTH__+0x7e00b6>

		sysclk_disable_module(0, PRTIM2);
    10c2:	66 e0       	ldi	r22, 0x06	; 6
    10c4:	80 e0       	ldi	r24, 0x00	; 0
    10c6:	25 da       	rcall	.-2998   	; 0x512 <sysclk_disable_module>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
    10c8:	8f b7       	in	r24, 0x3f	; 63
    10ca:	8a 83       	std	Y+2, r24	; 0x02
	cpu_irq_disable();
    10cc:	f8 94       	cli
	return flags;
    10ce:	8a 81       	ldd	r24, Y+2	; 0x02
    10d0:	5f 93       	push	r21
    10d2:	50 e8       	ldi	r21, 0x80	; 128
    10d4:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    10d8:	50 e0       	ldi	r21, 0x00	; 0
    10da:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7e0061>
    10de:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
    10e0:	8f bf       	out	0x3f, r24	; 63
    10e2:	1f bf       	out	0x3f, r17	; 63
	s_task_temp(l_adc_temp);
}

static void s_enter_sleep(uint8_t sleep_mode)
{
	SMCR  = (sleep_mode << SM0)
    10e4:	89 e0       	ldi	r24, 0x09	; 9
    10e6:	83 bf       	out	0x33, r24	; 51
		  | _BV(SE);							// enable sleep command
	
	__asm__ __volatile__ ("sleep" ::: "memory");
    10e8:	88 95       	sleep
	
	SMCR &= ~(_BV(SE));							// disable sleep command
    10ea:	83 b7       	in	r24, 0x33	; 51
    10ec:	8e 7f       	andi	r24, 0xFE	; 254
    10ee:	83 bf       	out	0x33, r24	; 51
	s_tc_disable();
	
    s_enter_sleep(SLEEP_MODE_PWR_DOWN);
    
    return retcode;								// should never be reached
}
    10f0:	80 e0       	ldi	r24, 0x00	; 0
    10f2:	90 e0       	ldi	r25, 0x00	; 0
    10f4:	61 96       	adiw	r28, 0x11	; 17
    10f6:	0f b6       	in	r0, 0x3f	; 63
    10f8:	f8 94       	cli
    10fa:	de bf       	out	0x3e, r29	; 62
    10fc:	0f be       	out	0x3f, r0	; 63
    10fe:	cd bf       	out	0x3d, r28	; 61
    1100:	df 91       	pop	r29
    1102:	cf 91       	pop	r28
    1104:	1f 91       	pop	r17
    1106:	0f 91       	pop	r16
    1108:	ff 90       	pop	r15
    110a:	ef 90       	pop	r14
    110c:	df 90       	pop	r13
    110e:	cf 90       	pop	r12
    1110:	bf 90       	pop	r11
    1112:	af 90       	pop	r10
    1114:	9f 90       	pop	r9
    1116:	8f 90       	pop	r8
    1118:	7f 90       	pop	r7
    111a:	6f 90       	pop	r6
    111c:	08 95       	ret

0000111e <__subsf3>:
    111e:	50 58       	subi	r21, 0x80	; 128

00001120 <__addsf3>:
    1120:	bb 27       	eor	r27, r27
    1122:	aa 27       	eor	r26, r26
    1124:	0e d0       	rcall	.+28     	; 0x1142 <__addsf3x>
    1126:	75 c1       	rjmp	.+746    	; 0x1412 <__fp_round>
    1128:	66 d1       	rcall	.+716    	; 0x13f6 <__fp_pscA>
    112a:	30 f0       	brcs	.+12     	; 0x1138 <__addsf3+0x18>
    112c:	6b d1       	rcall	.+726    	; 0x1404 <__fp_pscB>
    112e:	20 f0       	brcs	.+8      	; 0x1138 <__addsf3+0x18>
    1130:	31 f4       	brne	.+12     	; 0x113e <__addsf3+0x1e>
    1132:	9f 3f       	cpi	r25, 0xFF	; 255
    1134:	11 f4       	brne	.+4      	; 0x113a <__addsf3+0x1a>
    1136:	1e f4       	brtc	.+6      	; 0x113e <__addsf3+0x1e>
    1138:	5b c1       	rjmp	.+694    	; 0x13f0 <__fp_nan>
    113a:	0e f4       	brtc	.+2      	; 0x113e <__addsf3+0x1e>
    113c:	e0 95       	com	r30
    113e:	e7 fb       	bst	r30, 7
    1140:	51 c1       	rjmp	.+674    	; 0x13e4 <__fp_inf>

00001142 <__addsf3x>:
    1142:	e9 2f       	mov	r30, r25
    1144:	77 d1       	rcall	.+750    	; 0x1434 <__fp_split3>
    1146:	80 f3       	brcs	.-32     	; 0x1128 <__addsf3+0x8>
    1148:	ba 17       	cp	r27, r26
    114a:	62 07       	cpc	r22, r18
    114c:	73 07       	cpc	r23, r19
    114e:	84 07       	cpc	r24, r20
    1150:	95 07       	cpc	r25, r21
    1152:	18 f0       	brcs	.+6      	; 0x115a <__addsf3x+0x18>
    1154:	71 f4       	brne	.+28     	; 0x1172 <__addsf3x+0x30>
    1156:	9e f5       	brtc	.+102    	; 0x11be <__addsf3x+0x7c>
    1158:	8f c1       	rjmp	.+798    	; 0x1478 <__fp_zero>
    115a:	0e f4       	brtc	.+2      	; 0x115e <__addsf3x+0x1c>
    115c:	e0 95       	com	r30
    115e:	0b 2e       	mov	r0, r27
    1160:	ba 2f       	mov	r27, r26
    1162:	a0 2d       	mov	r26, r0
    1164:	0b 01       	movw	r0, r22
    1166:	b9 01       	movw	r22, r18
    1168:	90 01       	movw	r18, r0
    116a:	0c 01       	movw	r0, r24
    116c:	ca 01       	movw	r24, r20
    116e:	a0 01       	movw	r20, r0
    1170:	11 24       	eor	r1, r1
    1172:	ff 27       	eor	r31, r31
    1174:	59 1b       	sub	r21, r25
    1176:	99 f0       	breq	.+38     	; 0x119e <__addsf3x+0x5c>
    1178:	59 3f       	cpi	r21, 0xF9	; 249
    117a:	50 f4       	brcc	.+20     	; 0x1190 <__addsf3x+0x4e>
    117c:	50 3e       	cpi	r21, 0xE0	; 224
    117e:	68 f1       	brcs	.+90     	; 0x11da <__addsf3x+0x98>
    1180:	1a 16       	cp	r1, r26
    1182:	f0 40       	sbci	r31, 0x00	; 0
    1184:	a2 2f       	mov	r26, r18
    1186:	23 2f       	mov	r18, r19
    1188:	34 2f       	mov	r19, r20
    118a:	44 27       	eor	r20, r20
    118c:	58 5f       	subi	r21, 0xF8	; 248
    118e:	f3 cf       	rjmp	.-26     	; 0x1176 <__addsf3x+0x34>
    1190:	46 95       	lsr	r20
    1192:	37 95       	ror	r19
    1194:	27 95       	ror	r18
    1196:	a7 95       	ror	r26
    1198:	f0 40       	sbci	r31, 0x00	; 0
    119a:	53 95       	inc	r21
    119c:	c9 f7       	brne	.-14     	; 0x1190 <__addsf3x+0x4e>
    119e:	7e f4       	brtc	.+30     	; 0x11be <__addsf3x+0x7c>
    11a0:	1f 16       	cp	r1, r31
    11a2:	ba 0b       	sbc	r27, r26
    11a4:	62 0b       	sbc	r22, r18
    11a6:	73 0b       	sbc	r23, r19
    11a8:	84 0b       	sbc	r24, r20
    11aa:	ba f0       	brmi	.+46     	; 0x11da <__addsf3x+0x98>
    11ac:	91 50       	subi	r25, 0x01	; 1
    11ae:	a1 f0       	breq	.+40     	; 0x11d8 <__addsf3x+0x96>
    11b0:	ff 0f       	add	r31, r31
    11b2:	bb 1f       	adc	r27, r27
    11b4:	66 1f       	adc	r22, r22
    11b6:	77 1f       	adc	r23, r23
    11b8:	88 1f       	adc	r24, r24
    11ba:	c2 f7       	brpl	.-16     	; 0x11ac <__addsf3x+0x6a>
    11bc:	0e c0       	rjmp	.+28     	; 0x11da <__addsf3x+0x98>
    11be:	ba 0f       	add	r27, r26
    11c0:	62 1f       	adc	r22, r18
    11c2:	73 1f       	adc	r23, r19
    11c4:	84 1f       	adc	r24, r20
    11c6:	48 f4       	brcc	.+18     	; 0x11da <__addsf3x+0x98>
    11c8:	87 95       	ror	r24
    11ca:	77 95       	ror	r23
    11cc:	67 95       	ror	r22
    11ce:	b7 95       	ror	r27
    11d0:	f7 95       	ror	r31
    11d2:	9e 3f       	cpi	r25, 0xFE	; 254
    11d4:	08 f0       	brcs	.+2      	; 0x11d8 <__addsf3x+0x96>
    11d6:	b3 cf       	rjmp	.-154    	; 0x113e <__addsf3+0x1e>
    11d8:	93 95       	inc	r25
    11da:	88 0f       	add	r24, r24
    11dc:	08 f0       	brcs	.+2      	; 0x11e0 <__addsf3x+0x9e>
    11de:	99 27       	eor	r25, r25
    11e0:	ee 0f       	add	r30, r30
    11e2:	97 95       	ror	r25
    11e4:	87 95       	ror	r24
    11e6:	08 95       	ret

000011e8 <__cmpsf2>:
    11e8:	d9 d0       	rcall	.+434    	; 0x139c <__fp_cmp>
    11ea:	08 f4       	brcc	.+2      	; 0x11ee <__cmpsf2+0x6>
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	08 95       	ret

000011f0 <__divsf3>:
    11f0:	0c d0       	rcall	.+24     	; 0x120a <__divsf3x>
    11f2:	0f c1       	rjmp	.+542    	; 0x1412 <__fp_round>
    11f4:	07 d1       	rcall	.+526    	; 0x1404 <__fp_pscB>
    11f6:	40 f0       	brcs	.+16     	; 0x1208 <__divsf3+0x18>
    11f8:	fe d0       	rcall	.+508    	; 0x13f6 <__fp_pscA>
    11fa:	30 f0       	brcs	.+12     	; 0x1208 <__divsf3+0x18>
    11fc:	21 f4       	brne	.+8      	; 0x1206 <__divsf3+0x16>
    11fe:	5f 3f       	cpi	r21, 0xFF	; 255
    1200:	19 f0       	breq	.+6      	; 0x1208 <__divsf3+0x18>
    1202:	f0 c0       	rjmp	.+480    	; 0x13e4 <__fp_inf>
    1204:	51 11       	cpse	r21, r1
    1206:	39 c1       	rjmp	.+626    	; 0x147a <__fp_szero>
    1208:	f3 c0       	rjmp	.+486    	; 0x13f0 <__fp_nan>

0000120a <__divsf3x>:
    120a:	14 d1       	rcall	.+552    	; 0x1434 <__fp_split3>
    120c:	98 f3       	brcs	.-26     	; 0x11f4 <__divsf3+0x4>

0000120e <__divsf3_pse>:
    120e:	99 23       	and	r25, r25
    1210:	c9 f3       	breq	.-14     	; 0x1204 <__divsf3+0x14>
    1212:	55 23       	and	r21, r21
    1214:	b1 f3       	breq	.-20     	; 0x1202 <__divsf3+0x12>
    1216:	95 1b       	sub	r25, r21
    1218:	55 0b       	sbc	r21, r21
    121a:	bb 27       	eor	r27, r27
    121c:	aa 27       	eor	r26, r26
    121e:	62 17       	cp	r22, r18
    1220:	73 07       	cpc	r23, r19
    1222:	84 07       	cpc	r24, r20
    1224:	38 f0       	brcs	.+14     	; 0x1234 <__divsf3_pse+0x26>
    1226:	9f 5f       	subi	r25, 0xFF	; 255
    1228:	5f 4f       	sbci	r21, 0xFF	; 255
    122a:	22 0f       	add	r18, r18
    122c:	33 1f       	adc	r19, r19
    122e:	44 1f       	adc	r20, r20
    1230:	aa 1f       	adc	r26, r26
    1232:	a9 f3       	breq	.-22     	; 0x121e <__divsf3_pse+0x10>
    1234:	33 d0       	rcall	.+102    	; 0x129c <__divsf3_pse+0x8e>
    1236:	0e 2e       	mov	r0, r30
    1238:	3a f0       	brmi	.+14     	; 0x1248 <__divsf3_pse+0x3a>
    123a:	e0 e8       	ldi	r30, 0x80	; 128
    123c:	30 d0       	rcall	.+96     	; 0x129e <__divsf3_pse+0x90>
    123e:	91 50       	subi	r25, 0x01	; 1
    1240:	50 40       	sbci	r21, 0x00	; 0
    1242:	e6 95       	lsr	r30
    1244:	00 1c       	adc	r0, r0
    1246:	ca f7       	brpl	.-14     	; 0x123a <__divsf3_pse+0x2c>
    1248:	29 d0       	rcall	.+82     	; 0x129c <__divsf3_pse+0x8e>
    124a:	fe 2f       	mov	r31, r30
    124c:	27 d0       	rcall	.+78     	; 0x129c <__divsf3_pse+0x8e>
    124e:	66 0f       	add	r22, r22
    1250:	77 1f       	adc	r23, r23
    1252:	88 1f       	adc	r24, r24
    1254:	bb 1f       	adc	r27, r27
    1256:	26 17       	cp	r18, r22
    1258:	37 07       	cpc	r19, r23
    125a:	48 07       	cpc	r20, r24
    125c:	ab 07       	cpc	r26, r27
    125e:	b0 e8       	ldi	r27, 0x80	; 128
    1260:	09 f0       	breq	.+2      	; 0x1264 <__divsf3_pse+0x56>
    1262:	bb 0b       	sbc	r27, r27
    1264:	80 2d       	mov	r24, r0
    1266:	bf 01       	movw	r22, r30
    1268:	ff 27       	eor	r31, r31
    126a:	93 58       	subi	r25, 0x83	; 131
    126c:	5f 4f       	sbci	r21, 0xFF	; 255
    126e:	2a f0       	brmi	.+10     	; 0x127a <__divsf3_pse+0x6c>
    1270:	9e 3f       	cpi	r25, 0xFE	; 254
    1272:	51 05       	cpc	r21, r1
    1274:	68 f0       	brcs	.+26     	; 0x1290 <__divsf3_pse+0x82>
    1276:	b6 c0       	rjmp	.+364    	; 0x13e4 <__fp_inf>
    1278:	00 c1       	rjmp	.+512    	; 0x147a <__fp_szero>
    127a:	5f 3f       	cpi	r21, 0xFF	; 255
    127c:	ec f3       	brlt	.-6      	; 0x1278 <__divsf3_pse+0x6a>
    127e:	98 3e       	cpi	r25, 0xE8	; 232
    1280:	dc f3       	brlt	.-10     	; 0x1278 <__divsf3_pse+0x6a>
    1282:	86 95       	lsr	r24
    1284:	77 95       	ror	r23
    1286:	67 95       	ror	r22
    1288:	b7 95       	ror	r27
    128a:	f7 95       	ror	r31
    128c:	9f 5f       	subi	r25, 0xFF	; 255
    128e:	c9 f7       	brne	.-14     	; 0x1282 <__divsf3_pse+0x74>
    1290:	88 0f       	add	r24, r24
    1292:	91 1d       	adc	r25, r1
    1294:	96 95       	lsr	r25
    1296:	87 95       	ror	r24
    1298:	97 f9       	bld	r25, 7
    129a:	08 95       	ret
    129c:	e1 e0       	ldi	r30, 0x01	; 1
    129e:	66 0f       	add	r22, r22
    12a0:	77 1f       	adc	r23, r23
    12a2:	88 1f       	adc	r24, r24
    12a4:	bb 1f       	adc	r27, r27
    12a6:	62 17       	cp	r22, r18
    12a8:	73 07       	cpc	r23, r19
    12aa:	84 07       	cpc	r24, r20
    12ac:	ba 07       	cpc	r27, r26
    12ae:	20 f0       	brcs	.+8      	; 0x12b8 <__divsf3_pse+0xaa>
    12b0:	62 1b       	sub	r22, r18
    12b2:	73 0b       	sbc	r23, r19
    12b4:	84 0b       	sbc	r24, r20
    12b6:	ba 0b       	sbc	r27, r26
    12b8:	ee 1f       	adc	r30, r30
    12ba:	88 f7       	brcc	.-30     	; 0x129e <__divsf3_pse+0x90>
    12bc:	e0 95       	com	r30
    12be:	08 95       	ret

000012c0 <__fixsfsi>:
    12c0:	04 d0       	rcall	.+8      	; 0x12ca <__fixunssfsi>
    12c2:	68 94       	set
    12c4:	b1 11       	cpse	r27, r1
    12c6:	d9 c0       	rjmp	.+434    	; 0x147a <__fp_szero>
    12c8:	08 95       	ret

000012ca <__fixunssfsi>:
    12ca:	bc d0       	rcall	.+376    	; 0x1444 <__fp_splitA>
    12cc:	88 f0       	brcs	.+34     	; 0x12f0 <__fixunssfsi+0x26>
    12ce:	9f 57       	subi	r25, 0x7F	; 127
    12d0:	90 f0       	brcs	.+36     	; 0x12f6 <__fixunssfsi+0x2c>
    12d2:	b9 2f       	mov	r27, r25
    12d4:	99 27       	eor	r25, r25
    12d6:	b7 51       	subi	r27, 0x17	; 23
    12d8:	a0 f0       	brcs	.+40     	; 0x1302 <__fixunssfsi+0x38>
    12da:	d1 f0       	breq	.+52     	; 0x1310 <__fixunssfsi+0x46>
    12dc:	66 0f       	add	r22, r22
    12de:	77 1f       	adc	r23, r23
    12e0:	88 1f       	adc	r24, r24
    12e2:	99 1f       	adc	r25, r25
    12e4:	1a f0       	brmi	.+6      	; 0x12ec <__fixunssfsi+0x22>
    12e6:	ba 95       	dec	r27
    12e8:	c9 f7       	brne	.-14     	; 0x12dc <__fixunssfsi+0x12>
    12ea:	12 c0       	rjmp	.+36     	; 0x1310 <__fixunssfsi+0x46>
    12ec:	b1 30       	cpi	r27, 0x01	; 1
    12ee:	81 f0       	breq	.+32     	; 0x1310 <__fixunssfsi+0x46>
    12f0:	c3 d0       	rcall	.+390    	; 0x1478 <__fp_zero>
    12f2:	b1 e0       	ldi	r27, 0x01	; 1
    12f4:	08 95       	ret
    12f6:	c0 c0       	rjmp	.+384    	; 0x1478 <__fp_zero>
    12f8:	67 2f       	mov	r22, r23
    12fa:	78 2f       	mov	r23, r24
    12fc:	88 27       	eor	r24, r24
    12fe:	b8 5f       	subi	r27, 0xF8	; 248
    1300:	39 f0       	breq	.+14     	; 0x1310 <__fixunssfsi+0x46>
    1302:	b9 3f       	cpi	r27, 0xF9	; 249
    1304:	cc f3       	brlt	.-14     	; 0x12f8 <__fixunssfsi+0x2e>
    1306:	86 95       	lsr	r24
    1308:	77 95       	ror	r23
    130a:	67 95       	ror	r22
    130c:	b3 95       	inc	r27
    130e:	d9 f7       	brne	.-10     	; 0x1306 <__fixunssfsi+0x3c>
    1310:	3e f4       	brtc	.+14     	; 0x1320 <__fixunssfsi+0x56>
    1312:	90 95       	com	r25
    1314:	80 95       	com	r24
    1316:	70 95       	com	r23
    1318:	61 95       	neg	r22
    131a:	7f 4f       	sbci	r23, 0xFF	; 255
    131c:	8f 4f       	sbci	r24, 0xFF	; 255
    131e:	9f 4f       	sbci	r25, 0xFF	; 255
    1320:	08 95       	ret

00001322 <__floatunsisf>:
    1322:	e8 94       	clt
    1324:	09 c0       	rjmp	.+18     	; 0x1338 <__floatsisf+0x12>

00001326 <__floatsisf>:
    1326:	97 fb       	bst	r25, 7
    1328:	3e f4       	brtc	.+14     	; 0x1338 <__floatsisf+0x12>
    132a:	90 95       	com	r25
    132c:	80 95       	com	r24
    132e:	70 95       	com	r23
    1330:	61 95       	neg	r22
    1332:	7f 4f       	sbci	r23, 0xFF	; 255
    1334:	8f 4f       	sbci	r24, 0xFF	; 255
    1336:	9f 4f       	sbci	r25, 0xFF	; 255
    1338:	99 23       	and	r25, r25
    133a:	a9 f0       	breq	.+42     	; 0x1366 <__floatsisf+0x40>
    133c:	f9 2f       	mov	r31, r25
    133e:	96 e9       	ldi	r25, 0x96	; 150
    1340:	bb 27       	eor	r27, r27
    1342:	93 95       	inc	r25
    1344:	f6 95       	lsr	r31
    1346:	87 95       	ror	r24
    1348:	77 95       	ror	r23
    134a:	67 95       	ror	r22
    134c:	b7 95       	ror	r27
    134e:	f1 11       	cpse	r31, r1
    1350:	f8 cf       	rjmp	.-16     	; 0x1342 <__floatsisf+0x1c>
    1352:	fa f4       	brpl	.+62     	; 0x1392 <__floatsisf+0x6c>
    1354:	bb 0f       	add	r27, r27
    1356:	11 f4       	brne	.+4      	; 0x135c <__floatsisf+0x36>
    1358:	60 ff       	sbrs	r22, 0
    135a:	1b c0       	rjmp	.+54     	; 0x1392 <__floatsisf+0x6c>
    135c:	6f 5f       	subi	r22, 0xFF	; 255
    135e:	7f 4f       	sbci	r23, 0xFF	; 255
    1360:	8f 4f       	sbci	r24, 0xFF	; 255
    1362:	9f 4f       	sbci	r25, 0xFF	; 255
    1364:	16 c0       	rjmp	.+44     	; 0x1392 <__floatsisf+0x6c>
    1366:	88 23       	and	r24, r24
    1368:	11 f0       	breq	.+4      	; 0x136e <__floatsisf+0x48>
    136a:	96 e9       	ldi	r25, 0x96	; 150
    136c:	11 c0       	rjmp	.+34     	; 0x1390 <__floatsisf+0x6a>
    136e:	77 23       	and	r23, r23
    1370:	21 f0       	breq	.+8      	; 0x137a <__floatsisf+0x54>
    1372:	9e e8       	ldi	r25, 0x8E	; 142
    1374:	87 2f       	mov	r24, r23
    1376:	76 2f       	mov	r23, r22
    1378:	05 c0       	rjmp	.+10     	; 0x1384 <__floatsisf+0x5e>
    137a:	66 23       	and	r22, r22
    137c:	71 f0       	breq	.+28     	; 0x139a <__floatsisf+0x74>
    137e:	96 e8       	ldi	r25, 0x86	; 134
    1380:	86 2f       	mov	r24, r22
    1382:	70 e0       	ldi	r23, 0x00	; 0
    1384:	60 e0       	ldi	r22, 0x00	; 0
    1386:	2a f0       	brmi	.+10     	; 0x1392 <__floatsisf+0x6c>
    1388:	9a 95       	dec	r25
    138a:	66 0f       	add	r22, r22
    138c:	77 1f       	adc	r23, r23
    138e:	88 1f       	adc	r24, r24
    1390:	da f7       	brpl	.-10     	; 0x1388 <__floatsisf+0x62>
    1392:	88 0f       	add	r24, r24
    1394:	96 95       	lsr	r25
    1396:	87 95       	ror	r24
    1398:	97 f9       	bld	r25, 7
    139a:	08 95       	ret

0000139c <__fp_cmp>:
    139c:	99 0f       	add	r25, r25
    139e:	00 08       	sbc	r0, r0
    13a0:	55 0f       	add	r21, r21
    13a2:	aa 0b       	sbc	r26, r26
    13a4:	e0 e8       	ldi	r30, 0x80	; 128
    13a6:	fe ef       	ldi	r31, 0xFE	; 254
    13a8:	16 16       	cp	r1, r22
    13aa:	17 06       	cpc	r1, r23
    13ac:	e8 07       	cpc	r30, r24
    13ae:	f9 07       	cpc	r31, r25
    13b0:	c0 f0       	brcs	.+48     	; 0x13e2 <__fp_cmp+0x46>
    13b2:	12 16       	cp	r1, r18
    13b4:	13 06       	cpc	r1, r19
    13b6:	e4 07       	cpc	r30, r20
    13b8:	f5 07       	cpc	r31, r21
    13ba:	98 f0       	brcs	.+38     	; 0x13e2 <__fp_cmp+0x46>
    13bc:	62 1b       	sub	r22, r18
    13be:	73 0b       	sbc	r23, r19
    13c0:	84 0b       	sbc	r24, r20
    13c2:	95 0b       	sbc	r25, r21
    13c4:	39 f4       	brne	.+14     	; 0x13d4 <__fp_cmp+0x38>
    13c6:	0a 26       	eor	r0, r26
    13c8:	61 f0       	breq	.+24     	; 0x13e2 <__fp_cmp+0x46>
    13ca:	23 2b       	or	r18, r19
    13cc:	24 2b       	or	r18, r20
    13ce:	25 2b       	or	r18, r21
    13d0:	21 f4       	brne	.+8      	; 0x13da <__fp_cmp+0x3e>
    13d2:	08 95       	ret
    13d4:	0a 26       	eor	r0, r26
    13d6:	09 f4       	brne	.+2      	; 0x13da <__fp_cmp+0x3e>
    13d8:	a1 40       	sbci	r26, 0x01	; 1
    13da:	a6 95       	lsr	r26
    13dc:	8f ef       	ldi	r24, 0xFF	; 255
    13de:	81 1d       	adc	r24, r1
    13e0:	81 1d       	adc	r24, r1
    13e2:	08 95       	ret

000013e4 <__fp_inf>:
    13e4:	97 f9       	bld	r25, 7
    13e6:	9f 67       	ori	r25, 0x7F	; 127
    13e8:	80 e8       	ldi	r24, 0x80	; 128
    13ea:	70 e0       	ldi	r23, 0x00	; 0
    13ec:	60 e0       	ldi	r22, 0x00	; 0
    13ee:	08 95       	ret

000013f0 <__fp_nan>:
    13f0:	9f ef       	ldi	r25, 0xFF	; 255
    13f2:	80 ec       	ldi	r24, 0xC0	; 192
    13f4:	08 95       	ret

000013f6 <__fp_pscA>:
    13f6:	00 24       	eor	r0, r0
    13f8:	0a 94       	dec	r0
    13fa:	16 16       	cp	r1, r22
    13fc:	17 06       	cpc	r1, r23
    13fe:	18 06       	cpc	r1, r24
    1400:	09 06       	cpc	r0, r25
    1402:	08 95       	ret

00001404 <__fp_pscB>:
    1404:	00 24       	eor	r0, r0
    1406:	0a 94       	dec	r0
    1408:	12 16       	cp	r1, r18
    140a:	13 06       	cpc	r1, r19
    140c:	14 06       	cpc	r1, r20
    140e:	05 06       	cpc	r0, r21
    1410:	08 95       	ret

00001412 <__fp_round>:
    1412:	09 2e       	mov	r0, r25
    1414:	03 94       	inc	r0
    1416:	00 0c       	add	r0, r0
    1418:	11 f4       	brne	.+4      	; 0x141e <__fp_round+0xc>
    141a:	88 23       	and	r24, r24
    141c:	52 f0       	brmi	.+20     	; 0x1432 <__fp_round+0x20>
    141e:	bb 0f       	add	r27, r27
    1420:	40 f4       	brcc	.+16     	; 0x1432 <__fp_round+0x20>
    1422:	bf 2b       	or	r27, r31
    1424:	11 f4       	brne	.+4      	; 0x142a <__fp_round+0x18>
    1426:	60 ff       	sbrs	r22, 0
    1428:	04 c0       	rjmp	.+8      	; 0x1432 <__fp_round+0x20>
    142a:	6f 5f       	subi	r22, 0xFF	; 255
    142c:	7f 4f       	sbci	r23, 0xFF	; 255
    142e:	8f 4f       	sbci	r24, 0xFF	; 255
    1430:	9f 4f       	sbci	r25, 0xFF	; 255
    1432:	08 95       	ret

00001434 <__fp_split3>:
    1434:	57 fd       	sbrc	r21, 7
    1436:	90 58       	subi	r25, 0x80	; 128
    1438:	44 0f       	add	r20, r20
    143a:	55 1f       	adc	r21, r21
    143c:	59 f0       	breq	.+22     	; 0x1454 <__fp_splitA+0x10>
    143e:	5f 3f       	cpi	r21, 0xFF	; 255
    1440:	71 f0       	breq	.+28     	; 0x145e <__fp_splitA+0x1a>
    1442:	47 95       	ror	r20

00001444 <__fp_splitA>:
    1444:	88 0f       	add	r24, r24
    1446:	97 fb       	bst	r25, 7
    1448:	99 1f       	adc	r25, r25
    144a:	61 f0       	breq	.+24     	; 0x1464 <__fp_splitA+0x20>
    144c:	9f 3f       	cpi	r25, 0xFF	; 255
    144e:	79 f0       	breq	.+30     	; 0x146e <__fp_splitA+0x2a>
    1450:	87 95       	ror	r24
    1452:	08 95       	ret
    1454:	12 16       	cp	r1, r18
    1456:	13 06       	cpc	r1, r19
    1458:	14 06       	cpc	r1, r20
    145a:	55 1f       	adc	r21, r21
    145c:	f2 cf       	rjmp	.-28     	; 0x1442 <__fp_split3+0xe>
    145e:	46 95       	lsr	r20
    1460:	f1 df       	rcall	.-30     	; 0x1444 <__fp_splitA>
    1462:	08 c0       	rjmp	.+16     	; 0x1474 <__fp_splitA+0x30>
    1464:	16 16       	cp	r1, r22
    1466:	17 06       	cpc	r1, r23
    1468:	18 06       	cpc	r1, r24
    146a:	99 1f       	adc	r25, r25
    146c:	f1 cf       	rjmp	.-30     	; 0x1450 <__fp_splitA+0xc>
    146e:	86 95       	lsr	r24
    1470:	71 05       	cpc	r23, r1
    1472:	61 05       	cpc	r22, r1
    1474:	08 94       	sec
    1476:	08 95       	ret

00001478 <__fp_zero>:
    1478:	e8 94       	clt

0000147a <__fp_szero>:
    147a:	bb 27       	eor	r27, r27
    147c:	66 27       	eor	r22, r22
    147e:	77 27       	eor	r23, r23
    1480:	cb 01       	movw	r24, r22
    1482:	97 f9       	bld	r25, 7
    1484:	08 95       	ret

00001486 <__gesf2>:
    1486:	8a df       	rcall	.-236    	; 0x139c <__fp_cmp>
    1488:	08 f4       	brcc	.+2      	; 0x148c <__gesf2+0x6>
    148a:	8f ef       	ldi	r24, 0xFF	; 255
    148c:	08 95       	ret

0000148e <__mulsf3>:
    148e:	0b d0       	rcall	.+22     	; 0x14a6 <__mulsf3x>
    1490:	c0 cf       	rjmp	.-128    	; 0x1412 <__fp_round>
    1492:	b1 df       	rcall	.-158    	; 0x13f6 <__fp_pscA>
    1494:	28 f0       	brcs	.+10     	; 0x14a0 <__mulsf3+0x12>
    1496:	b6 df       	rcall	.-148    	; 0x1404 <__fp_pscB>
    1498:	18 f0       	brcs	.+6      	; 0x14a0 <__mulsf3+0x12>
    149a:	95 23       	and	r25, r21
    149c:	09 f0       	breq	.+2      	; 0x14a0 <__mulsf3+0x12>
    149e:	a2 cf       	rjmp	.-188    	; 0x13e4 <__fp_inf>
    14a0:	a7 cf       	rjmp	.-178    	; 0x13f0 <__fp_nan>
    14a2:	11 24       	eor	r1, r1
    14a4:	ea cf       	rjmp	.-44     	; 0x147a <__fp_szero>

000014a6 <__mulsf3x>:
    14a6:	c6 df       	rcall	.-116    	; 0x1434 <__fp_split3>
    14a8:	a0 f3       	brcs	.-24     	; 0x1492 <__mulsf3+0x4>

000014aa <__mulsf3_pse>:
    14aa:	95 9f       	mul	r25, r21
    14ac:	d1 f3       	breq	.-12     	; 0x14a2 <__mulsf3+0x14>
    14ae:	95 0f       	add	r25, r21
    14b0:	50 e0       	ldi	r21, 0x00	; 0
    14b2:	55 1f       	adc	r21, r21
    14b4:	62 9f       	mul	r22, r18
    14b6:	f0 01       	movw	r30, r0
    14b8:	72 9f       	mul	r23, r18
    14ba:	bb 27       	eor	r27, r27
    14bc:	f0 0d       	add	r31, r0
    14be:	b1 1d       	adc	r27, r1
    14c0:	63 9f       	mul	r22, r19
    14c2:	aa 27       	eor	r26, r26
    14c4:	f0 0d       	add	r31, r0
    14c6:	b1 1d       	adc	r27, r1
    14c8:	aa 1f       	adc	r26, r26
    14ca:	64 9f       	mul	r22, r20
    14cc:	66 27       	eor	r22, r22
    14ce:	b0 0d       	add	r27, r0
    14d0:	a1 1d       	adc	r26, r1
    14d2:	66 1f       	adc	r22, r22
    14d4:	82 9f       	mul	r24, r18
    14d6:	22 27       	eor	r18, r18
    14d8:	b0 0d       	add	r27, r0
    14da:	a1 1d       	adc	r26, r1
    14dc:	62 1f       	adc	r22, r18
    14de:	73 9f       	mul	r23, r19
    14e0:	b0 0d       	add	r27, r0
    14e2:	a1 1d       	adc	r26, r1
    14e4:	62 1f       	adc	r22, r18
    14e6:	83 9f       	mul	r24, r19
    14e8:	a0 0d       	add	r26, r0
    14ea:	61 1d       	adc	r22, r1
    14ec:	22 1f       	adc	r18, r18
    14ee:	74 9f       	mul	r23, r20
    14f0:	33 27       	eor	r19, r19
    14f2:	a0 0d       	add	r26, r0
    14f4:	61 1d       	adc	r22, r1
    14f6:	23 1f       	adc	r18, r19
    14f8:	84 9f       	mul	r24, r20
    14fa:	60 0d       	add	r22, r0
    14fc:	21 1d       	adc	r18, r1
    14fe:	82 2f       	mov	r24, r18
    1500:	76 2f       	mov	r23, r22
    1502:	6a 2f       	mov	r22, r26
    1504:	11 24       	eor	r1, r1
    1506:	9f 57       	subi	r25, 0x7F	; 127
    1508:	50 40       	sbci	r21, 0x00	; 0
    150a:	8a f0       	brmi	.+34     	; 0x152e <__mulsf3_pse+0x84>
    150c:	e1 f0       	breq	.+56     	; 0x1546 <__mulsf3_pse+0x9c>
    150e:	88 23       	and	r24, r24
    1510:	4a f0       	brmi	.+18     	; 0x1524 <__mulsf3_pse+0x7a>
    1512:	ee 0f       	add	r30, r30
    1514:	ff 1f       	adc	r31, r31
    1516:	bb 1f       	adc	r27, r27
    1518:	66 1f       	adc	r22, r22
    151a:	77 1f       	adc	r23, r23
    151c:	88 1f       	adc	r24, r24
    151e:	91 50       	subi	r25, 0x01	; 1
    1520:	50 40       	sbci	r21, 0x00	; 0
    1522:	a9 f7       	brne	.-22     	; 0x150e <__mulsf3_pse+0x64>
    1524:	9e 3f       	cpi	r25, 0xFE	; 254
    1526:	51 05       	cpc	r21, r1
    1528:	70 f0       	brcs	.+28     	; 0x1546 <__mulsf3_pse+0x9c>
    152a:	5c cf       	rjmp	.-328    	; 0x13e4 <__fp_inf>
    152c:	a6 cf       	rjmp	.-180    	; 0x147a <__fp_szero>
    152e:	5f 3f       	cpi	r21, 0xFF	; 255
    1530:	ec f3       	brlt	.-6      	; 0x152c <__mulsf3_pse+0x82>
    1532:	98 3e       	cpi	r25, 0xE8	; 232
    1534:	dc f3       	brlt	.-10     	; 0x152c <__mulsf3_pse+0x82>
    1536:	86 95       	lsr	r24
    1538:	77 95       	ror	r23
    153a:	67 95       	ror	r22
    153c:	b7 95       	ror	r27
    153e:	f7 95       	ror	r31
    1540:	e7 95       	ror	r30
    1542:	9f 5f       	subi	r25, 0xFF	; 255
    1544:	c1 f7       	brne	.-16     	; 0x1536 <__mulsf3_pse+0x8c>
    1546:	fe 2b       	or	r31, r30
    1548:	88 0f       	add	r24, r24
    154a:	91 1d       	adc	r25, r1
    154c:	96 95       	lsr	r25
    154e:	87 95       	ror	r24
    1550:	97 f9       	bld	r25, 7
    1552:	08 95       	ret

00001554 <__tablejump2__>:
    1554:	ee 0f       	add	r30, r30
    1556:	ff 1f       	adc	r31, r31
    1558:	05 90       	lpm	r0, Z+
    155a:	f4 91       	lpm	r31, Z
    155c:	e0 2d       	mov	r30, r0
    155e:	09 94       	ijmp

00001560 <_exit>:
    1560:	f8 94       	cli

00001562 <__stop_program>:
    1562:	ff cf       	rjmp	.-2      	; 0x1562 <__stop_program>
