%TF.GenerationSoftware,KiCad,Pcbnew,7.0.8*%
%TF.CreationDate,2023-10-07T15:52:59+09:00*%
%TF.ProjectId,KiCad,4b694361-642e-46b6-9963-61645f706362,rev?*%
%TF.SameCoordinates,PX41cdb40PY67f3540*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.8) date 2023-10-07 15:52:59*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
%AMOutline4P*
0 Free polygon, 4 corners , with rotation*
0 The origin of the aperture is its center*
0 number of corners: always 4*
0 $1 to $8 corner X, Y*
0 $9 Rotation angle, in degrees counterclockwise*
0 create outline with 4 corners*
4,1,4,$1,$2,$3,$4,$5,$6,$7,$8,$1,$2,$9*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.237500X-0.250000X-0.237500X0.250000X-0.237500X0.250000X0.237500X-0.250000X0.237500X0*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD13R,2.400000X0.740000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD14R,3.500000X1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15R,1.700000X3.500000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,1.524000X1.524000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18Outline4P,-0.762000X-0.762000X0.762000X-0.762000X0.762000X0.762000X-0.762000X0.762000X0.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD19C,2.000000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD20C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.500000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.400000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J2,1,Pin_1*%
%TO.N,/RX*%
X10375000Y34400000D03*
D11*
%TO.P,J2,2,Pin_2*%
%TO.N,GND*%
X10375000Y36940000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,/TX*%
X10375000Y39480000D03*
%TD*%
D12*
%TO.P,R4,1*%
%TO.N,/RX*%
X15587500Y36300000D03*
%TO.P,R4,2*%
%TO.N,Net-(U1-GPIO5)*%
X17412500Y36300000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,/TX*%
X15587500Y38800000D03*
%TO.P,R3,2*%
%TO.N,Net-(U1-GPIO4)*%
X17412500Y38800000D03*
%TD*%
D13*
%TO.P,J1,1,Pin_1*%
%TO.N,unconnected-(J1-Pin_1-Pad1)*%
X4750000Y28390000D03*
%TO.P,J1,2,Pin_2*%
%TO.N,/SWDIO*%
X8650000Y28390000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,GND*%
X4750000Y27120000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,/SWCLK*%
X8650000Y27120000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,GND*%
X4750000Y25850000D03*
%TO.P,J1,6,Pin_6*%
%TO.N,unconnected-(J1-Pin_6-Pad6)*%
X8650000Y25850000D03*
%TO.P,J1,7,Pin_7*%
%TO.N,unconnected-(J1-Pin_7-Pad7)*%
X4750000Y24580000D03*
%TO.P,J1,8,Pin_8*%
%TO.N,unconnected-(J1-Pin_8-Pad8)*%
X8650000Y24580000D03*
%TO.P,J1,9,Pin_9*%
%TO.N,GND*%
X4750000Y23310000D03*
%TO.P,J1,10,Pin_10*%
%TO.N,/nRST*%
X8650000Y23310000D03*
%TD*%
D11*
%TO.P,U1,1,GPIO0*%
%TO.N,unconnected-(U1-GPIO0-Pad1)*%
X22110000Y51530000D03*
D14*
X21210000Y51530000D03*
D11*
%TO.P,U1,2,GPIO1*%
%TO.N,unconnected-(U1-GPIO1-Pad2)*%
X22110000Y48990000D03*
D14*
X21210000Y48990000D03*
D10*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X22110000Y46450000D03*
D14*
X21210000Y46450000D03*
D11*
%TO.P,U1,4,GPIO2*%
%TO.N,Net-(U1-GPIO2)*%
X22110000Y43910000D03*
D14*
X21210000Y43910000D03*
D11*
%TO.P,U1,5,GPIO3*%
%TO.N,Net-(U1-GPIO3)*%
X22110000Y41370000D03*
D14*
X21210000Y41370000D03*
D11*
%TO.P,U1,6,GPIO4*%
%TO.N,Net-(U1-GPIO4)*%
X22110000Y38830000D03*
D14*
X21210000Y38830000D03*
D11*
%TO.P,U1,7,GPIO5*%
%TO.N,Net-(U1-GPIO5)*%
X22110000Y36290000D03*
D14*
X21210000Y36290000D03*
D10*
%TO.P,U1,8,GND*%
%TO.N,GND*%
X22110000Y33750000D03*
D14*
X21210000Y33750000D03*
D11*
%TO.P,U1,9,GPIO6*%
%TO.N,unconnected-(U1-GPIO6-Pad9)*%
X22110000Y31210000D03*
D14*
X21210000Y31210000D03*
D11*
%TO.P,U1,10,GPIO7*%
%TO.N,unconnected-(U1-GPIO7-Pad10)*%
X22110000Y28670000D03*
D14*
X21210000Y28670000D03*
D11*
%TO.P,U1,11,GPIO8*%
%TO.N,unconnected-(U1-GPIO8-Pad11)*%
X22110000Y26130000D03*
D14*
X21210000Y26130000D03*
D11*
%TO.P,U1,12,GPIO9*%
%TO.N,unconnected-(U1-GPIO9-Pad12)*%
X22110000Y23590000D03*
D14*
X21210000Y23590000D03*
D10*
%TO.P,U1,13,GND*%
%TO.N,GND*%
X22110000Y21050000D03*
D14*
X21210000Y21050000D03*
D11*
%TO.P,U1,14,GPIO10*%
%TO.N,unconnected-(U1-GPIO10-Pad14)*%
X22110000Y18510000D03*
D14*
X21210000Y18510000D03*
D11*
%TO.P,U1,15,GPIO11*%
%TO.N,unconnected-(U1-GPIO11-Pad15)*%
X22110000Y15970000D03*
D14*
X21210000Y15970000D03*
D11*
%TO.P,U1,16,GPIO12*%
%TO.N,unconnected-(U1-GPIO12-Pad16)*%
X22110000Y13430000D03*
D14*
X21210000Y13430000D03*
D11*
%TO.P,U1,17,GPIO13*%
%TO.N,unconnected-(U1-GPIO13-Pad17)*%
X22110000Y10890000D03*
D14*
X21210000Y10890000D03*
D10*
%TO.P,U1,18,GND*%
%TO.N,GND*%
X22110000Y8350000D03*
D14*
X21210000Y8350000D03*
D11*
%TO.P,U1,19,GPIO14*%
%TO.N,unconnected-(U1-GPIO14-Pad19)*%
X22110000Y5810000D03*
D14*
X21210000Y5810000D03*
D11*
%TO.P,U1,20,GPIO15*%
%TO.N,unconnected-(U1-GPIO15-Pad20)*%
X22110000Y3270000D03*
D14*
X21210000Y3270000D03*
D11*
%TO.P,U1,21,GPIO16*%
%TO.N,unconnected-(U1-GPIO16-Pad21)*%
X39890000Y3270000D03*
D14*
X40790000Y3270000D03*
D11*
%TO.P,U1,22,GPIO17*%
%TO.N,unconnected-(U1-GPIO17-Pad22)*%
X39890000Y5810000D03*
D14*
X40790000Y5810000D03*
D10*
%TO.P,U1,23,GND*%
%TO.N,GND*%
X39890000Y8350000D03*
D14*
X40790000Y8350000D03*
D11*
%TO.P,U1,24,GPIO18*%
%TO.N,unconnected-(U1-GPIO18-Pad24)*%
X39890000Y10890000D03*
D14*
X40790000Y10890000D03*
D11*
%TO.P,U1,25,GPIO19*%
%TO.N,unconnected-(U1-GPIO19-Pad25)*%
X39890000Y13430000D03*
D14*
X40790000Y13430000D03*
D11*
%TO.P,U1,26,GPIO20*%
%TO.N,unconnected-(U1-GPIO20-Pad26)*%
X39890000Y15970000D03*
D14*
X40790000Y15970000D03*
D11*
%TO.P,U1,27,GPIO21*%
%TO.N,unconnected-(U1-GPIO21-Pad27)*%
X39890000Y18510000D03*
D14*
X40790000Y18510000D03*
D10*
%TO.P,U1,28,GND*%
%TO.N,GND*%
X39890000Y21050000D03*
D14*
X40790000Y21050000D03*
D11*
%TO.P,U1,29,GPIO22*%
%TO.N,unconnected-(U1-GPIO22-Pad29)*%
X39890000Y23590000D03*
D14*
X40790000Y23590000D03*
D11*
%TO.P,U1,30,RUN*%
%TO.N,unconnected-(U1-RUN-Pad30)*%
X39890000Y26130000D03*
D14*
X40790000Y26130000D03*
D11*
%TO.P,U1,31,GPIO26_ADC0*%
%TO.N,unconnected-(U1-GPIO26_ADC0-Pad31)*%
X39890000Y28670000D03*
D14*
X40790000Y28670000D03*
D11*
%TO.P,U1,32,GPIO27_ADC1*%
%TO.N,unconnected-(U1-GPIO27_ADC1-Pad32)*%
X39890000Y31210000D03*
D14*
X40790000Y31210000D03*
D10*
%TO.P,U1,33,AGND*%
%TO.N,GND*%
X39890000Y33750000D03*
D14*
X40790000Y33750000D03*
D11*
%TO.P,U1,34,GPIO28_ADC2*%
%TO.N,unconnected-(U1-GPIO28_ADC2-Pad34)*%
X39890000Y36290000D03*
D14*
X40790000Y36290000D03*
D11*
%TO.P,U1,35,ADC_VREF*%
%TO.N,unconnected-(U1-ADC_VREF-Pad35)*%
X39890000Y38830000D03*
D14*
X40790000Y38830000D03*
D11*
%TO.P,U1,36,3V3*%
%TO.N,unconnected-(U1-3V3-Pad36)*%
X39890000Y41370000D03*
D14*
X40790000Y41370000D03*
D11*
%TO.P,U1,37,3V3_EN*%
%TO.N,unconnected-(U1-3V3_EN-Pad37)*%
X39890000Y43910000D03*
D14*
X40790000Y43910000D03*
D10*
%TO.P,U1,38,GND*%
%TO.N,GND*%
X39890000Y46450000D03*
D14*
X40790000Y46450000D03*
D11*
%TO.P,U1,39,VSYS*%
%TO.N,unconnected-(U1-VSYS-Pad39)*%
X39890000Y48990000D03*
D14*
X40790000Y48990000D03*
D11*
%TO.P,U1,40,VBUS*%
%TO.N,unconnected-(U1-VBUS-Pad40)*%
X39890000Y51530000D03*
D14*
X40790000Y51530000D03*
D11*
%TO.P,U1,41,SWCLK*%
%TO.N,unconnected-(U1-SWCLK-Pad41)*%
X28460000Y3500000D03*
D15*
X28460000Y2600000D03*
D16*
X31550000Y21700000D03*
D17*
X31560000Y21700000D03*
D10*
%TO.P,U1,42,GND*%
%TO.N,unconnected-(U1-GND-Pad42)*%
X31000000Y3500000D03*
D15*
X31000000Y2600000D03*
D18*
X34100000Y21700000D03*
D16*
X34100000Y21700000D03*
D11*
%TO.P,U1,43,SWDIO*%
%TO.N,unconnected-(U1-SWDIO-Pad43)*%
X33540000Y3500000D03*
D15*
X33540000Y2600000D03*
D17*
X36640000Y21700000D03*
D16*
X36650000Y21700000D03*
%TD*%
D12*
%TO.P,R1,1*%
%TO.N,/SWDIO*%
X15275000Y41300000D03*
%TO.P,R1,2*%
%TO.N,Net-(U1-GPIO3)*%
X17100000Y41300000D03*
%TD*%
D19*
%TO.P,SW1,1,1*%
%TO.N,/nRST*%
X2750000Y17250000D03*
X9250000Y17250000D03*
%TO.P,SW1,2,2*%
%TO.N,GND*%
X2750000Y12750000D03*
X9250000Y12750000D03*
%TD*%
D12*
%TO.P,R2,1*%
%TO.N,/SWCLK*%
X15275000Y43900000D03*
%TO.P,R2,2*%
%TO.N,Net-(U1-GPIO2)*%
X17100000Y43900000D03*
%TD*%
D20*
%TO.N,/SWDIO*%
X13200000Y28400000D03*
X13200000Y41300000D03*
%TO.N,/SWCLK*%
X14100000Y27100000D03*
X14100000Y43900000D03*
%TO.N,GND*%
X2100000Y21800000D03*
%TD*%
D21*
%TO.N,/SWDIO*%
X13190000Y28390000D02*
X13200000Y28400000D01*
X13200000Y41300000D02*
X15275000Y41300000D01*
X8650000Y28390000D02*
X13190000Y28390000D01*
%TO.N,/SWCLK*%
X14080000Y27120000D02*
X8650000Y27120000D01*
X14100000Y27100000D02*
X14080000Y27120000D01*
X15275000Y43900000D02*
X14100000Y43900000D01*
%TO.N,/RX*%
X10375000Y34400000D02*
X12100000Y34400000D01*
%TO.N,/TX*%
X10375000Y39480000D02*
X12720000Y39480000D01*
%TO.N,/SWDIO*%
X8660000Y28400000D02*
X8650000Y28390000D01*
%TO.N,Net-(U1-GPIO2)*%
X22100000Y43900000D02*
X22110000Y43910000D01*
X17100000Y43900000D02*
X22100000Y43900000D01*
%TO.N,Net-(U1-GPIO3)*%
X22040000Y41300000D02*
X22110000Y41370000D01*
X17100000Y41300000D02*
X22040000Y41300000D01*
%TO.N,Net-(U1-GPIO5)*%
X17412500Y36300000D02*
X22100000Y36300000D01*
X22100000Y36300000D02*
X22110000Y36290000D01*
%TO.N,Net-(U1-GPIO4)*%
X22080000Y38800000D02*
X22110000Y38830000D01*
X17412500Y38800000D02*
X22080000Y38800000D01*
%TO.N,/RX*%
X14000000Y36300000D02*
X12100000Y34400000D01*
X15587500Y36300000D02*
X14000000Y36300000D01*
%TO.N,/TX*%
X13400000Y38800000D02*
X12720000Y39480000D01*
X15587500Y38800000D02*
X13400000Y38800000D01*
D22*
%TO.N,GND*%
X2100000Y23300000D02*
X2100000Y21800000D01*
X2100000Y25800000D02*
X2100000Y23300000D01*
X4750000Y25850000D02*
X2150000Y25850000D01*
X2100000Y27100000D02*
X2100000Y25800000D01*
X2150000Y25850000D02*
X2100000Y25800000D01*
X2100000Y23300000D02*
X2110000Y23310000D01*
X2110000Y23310000D02*
X4750000Y23310000D01*
X4750000Y27120000D02*
X2120000Y27120000D01*
X2120000Y27120000D02*
X2100000Y27100000D01*
%TO.N,/nRST*%
X11750000Y17250000D02*
X9250000Y17250000D01*
X11800000Y17300000D02*
X11750000Y17250000D01*
X11800000Y23300000D02*
X11800000Y17300000D01*
X11790000Y23310000D02*
X11800000Y23300000D01*
X8650000Y23310000D02*
X11790000Y23310000D01*
D21*
X2750000Y17250000D02*
X9250000Y17250000D01*
%TO.N,/SWDIO*%
X8690000Y28350000D02*
X8650000Y28390000D01*
%TD*%
M02*
