{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 17 01:17:39 2010 " "Info: Processing started: Sat Jul 17 01:17:39 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MUL -c MUL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MUL -c MUL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk " "Info: Assuming node \"Clk\" is an undefined clock" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "working " "Info: Detected ripple clock \"working\" as buffer" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "working" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk register result\[3\] register lo\[3\] 145.29 MHz 6.883 ns Internal " "Info: Clock \"Clk\" has Internal fmax of 145.29 MHz between source register \"result\[3\]\" and destination register \"lo\[3\]\" (period= 6.883 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.046 ns + Longest register register " "Info: + Longest register to register delay is 2.046 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns result\[3\] 1 REG LC_X23_Y15_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X23_Y15_N3; Fanout = 1; REG Node = 'result\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { result[3] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.478 ns) 2.046 ns lo\[3\] 2 REG LC_X31_Y15_N1 1 " "Info: 2: + IC(1.568 ns) + CELL(0.478 ns) = 2.046 ns; Loc. = LC_X31_Y15_N1; Fanout = 1; REG Node = 'lo\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { result[3] lo[3] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.478 ns ( 23.36 % ) " "Info: Total cell delay = 0.478 ns ( 23.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.568 ns ( 76.64 % ) " "Info: Total interconnect delay = 1.568 ns ( 76.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { result[3] lo[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.046 ns" { result[3] {} lo[3] {} } { 0.000ns 1.568ns } { 0.000ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.576 ns - Smallest " "Info: - Smallest clock skew is -4.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns lo\[3\] 2 REG LC_X31_Y15_N1 1 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X31_Y15_N1; Fanout = 1; REG Node = 'lo\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clk lo[3] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk lo[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} lo[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 7.754 ns - Longest register " "Info: - Longest clock path from clock \"Clk\" to source register is 7.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns working 2 REG LC_X8_Y13_N2 64 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N2; Fanout = 64; REG Node = 'working'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { Clk working } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.608 ns) + CELL(0.711 ns) 7.754 ns result\[3\] 3 REG LC_X23_Y15_N3 1 " "Info: 3: + IC(3.608 ns) + CELL(0.711 ns) = 7.754 ns; Loc. = LC_X23_Y15_N3; Fanout = 1; REG Node = 'result\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.319 ns" { working result[3] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.17 % ) " "Info: Total cell delay = 3.115 ns ( 40.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.639 ns ( 59.83 % ) " "Info: Total interconnect delay = 4.639 ns ( 59.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { Clk working result[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { Clk {} Clk~out0 {} working {} result[3] {} } { 0.000ns 0.000ns 1.031ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk lo[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} lo[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { Clk working result[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { Clk {} Clk~out0 {} working {} result[3] {} } { 0.000ns 0.000ns 1.031ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 57 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.046 ns" { result[3] lo[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "2.046 ns" { result[3] {} lo[3] {} } { 0.000ns 1.568ns } { 0.000ns 0.478ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk lo[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} lo[3] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.754 ns" { Clk working result[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.754 ns" { Clk {} Clk~out0 {} working {} result[3] {} } { 0.000ns 0.000ns 1.031ns 3.608ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clk 54 " "Warning: Circuit may not operate. Detected 54 non-operational path(s) clocked by clock \"Clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "finish result\[5\] Clk 2.574 ns " "Info: Found hold time violation between source  pin or register \"finish\" and destination pin or register \"result\[5\]\" for clock \"Clk\" (Hold time is 2.574 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.543 ns + Largest " "Info: + Largest clock skew is 4.543 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 7.721 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 7.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns working 2 REG LC_X8_Y13_N2 64 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N2; Fanout = 64; REG Node = 'working'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { Clk working } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.575 ns) + CELL(0.711 ns) 7.721 ns result\[5\] 3 REG LC_X32_Y15_N9 1 " "Info: 3: + IC(3.575 ns) + CELL(0.711 ns) = 7.721 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; REG Node = 'result\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.286 ns" { working result[5] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.34 % ) " "Info: Total cell delay = 3.115 ns ( 40.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.606 ns ( 59.66 % ) " "Info: Total interconnect delay = 4.606 ns ( 59.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { Clk working result[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { Clk {} Clk~out0 {} working {} result[5] {} } { 0.000ns 0.000ns 1.031ns 3.575ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns finish 2 REG LC_X31_Y15_N3 99 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X31_Y15_N3; Fanout = 99; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clk finish } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} finish {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { Clk working result[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { Clk {} Clk~out0 {} working {} result[5] {} } { 0.000ns 0.000ns 1.031ns 3.575ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} finish {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.760 ns - Shortest register register " "Info: - Shortest register to register delay is 1.760 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finish 1 REG LC_X31_Y15_N3 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N3; Fanout = 99; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(0.867 ns) 1.760 ns result\[5\] 2 REG LC_X32_Y15_N9 1 " "Info: 2: + IC(0.893 ns) + CELL(0.867 ns) = 1.760 ns; Loc. = LC_X32_Y15_N9; Fanout = 1; REG Node = 'result\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { finish result[5] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.867 ns ( 49.26 % ) " "Info: Total cell delay = 0.867 ns ( 49.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.893 ns ( 50.74 % ) " "Info: Total interconnect delay = 0.893 ns ( 50.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { finish result[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.760 ns" { finish {} result[5] {} } { 0.000ns 0.893ns } { 0.000ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.721 ns" { Clk working result[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.721 ns" { Clk {} Clk~out0 {} working {} result[5] {} } { 0.000ns 0.000ns 1.031ns 3.575ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} finish {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { finish result[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "1.760 ns" { finish {} result[5] {} } { 0.000ns 0.893ns } { 0.000ns 0.867ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "result\[0\] MUL_DB\[27\] Clk 208.821 ns register " "Info: tsu for register \"result\[0\]\" (data pin = \"MUL_DB\[27\]\", clock pin = \"Clk\") is 208.821 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "216.514 ns + Longest pin register " "Info: + Longest pin to register delay is 216.514 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns MUL_DB\[27\] 1 PIN PIN_68 37 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_68; Fanout = 37; PIN Node = 'MUL_DB\[27\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL_DB[27] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(11.426 ns) + CELL(0.292 ns) 13.193 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[792\]~1381 2 COMB LC_X32_Y13_N9 54 " "Info: 2: + IC(11.426 ns) + CELL(0.292 ns) = 13.193 ns; Loc. = LC_X32_Y13_N9; Fanout = 54; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[792\]~1381'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "11.718 ns" { MUL_DB[27] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.114 ns) 14.571 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[693\]~1383 3 COMB LC_X32_Y9_N8 48 " "Info: 3: + IC(1.264 ns) + CELL(0.114 ns) = 14.571 ns; Loc. = LC_X32_Y9_N8; Fanout = 48; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[693\]~1383'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.187 ns) + CELL(0.292 ns) 18.050 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|sel\[594\]~446 4 COMB LC_X14_Y12_N3 42 " "Info: 4: + IC(3.187 ns) + CELL(0.292 ns) = 18.050 ns; Loc. = LC_X14_Y12_N3; Fanout = 42; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|sel\[594\]~446'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.479 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 135 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.842 ns) + CELL(0.292 ns) 21.184 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[495\]~1388 5 COMB LC_X21_Y8_N6 36 " "Info: 5: + IC(2.842 ns) + CELL(0.292 ns) = 21.184 ns; Loc. = LC_X21_Y8_N6; Fanout = 36; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[495\]~1388'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.134 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.141 ns) + CELL(0.114 ns) 25.439 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[396\]~1390 6 COMB LC_X28_Y19_N4 30 " "Info: 6: + IC(4.141 ns) + CELL(0.114 ns) = 25.439 ns; Loc. = LC_X28_Y19_N4; Fanout = 30; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[396\]~1390'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.255 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.146 ns) + CELL(0.114 ns) 27.699 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[297\]~1392 7 COMB LC_X32_Y14_N0 24 " "Info: 7: + IC(2.146 ns) + CELL(0.114 ns) = 27.699 ns; Loc. = LC_X32_Y14_N0; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[297\]~1392'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.260 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.016 ns) + CELL(0.442 ns) 31.157 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|sel\[198\]~830 8 COMB LC_X35_Y5_N1 18 " "Info: 8: + IC(3.016 ns) + CELL(0.442 ns) = 31.157 ns; Loc. = LC_X35_Y5_N1; Fanout = 18; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|sel\[198\]~830'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.458 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 135 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.165 ns) + CELL(0.292 ns) 33.614 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[99\]~1397 9 COMB LC_X32_Y10_N1 11 " "Info: 9: + IC(2.165 ns) + CELL(0.292 ns) = 33.614 ns; Loc. = LC_X32_Y10_N1; Fanout = 11; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[99\]~1397'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.457 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.114 ns) 35.697 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[0\]~1398 10 COMB LC_X37_Y7_N9 4 " "Info: 10: + IC(1.969 ns) + CELL(0.114 ns) = 35.697 ns; Loc. = LC_X37_Y7_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[0\]~1398'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.292 ns) 38.944 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[0\]~18425 11 COMB LC_X30_Y16_N6 2 " "Info: 11: + IC(2.955 ns) + CELL(0.292 ns) = 38.944 ns; Loc. = LC_X30_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[0\]~18425'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.247 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.114 ns) 39.488 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[33\]~1399 12 COMB LC_X30_Y16_N8 2 " "Info: 12: + IC(0.430 ns) + CELL(0.114 ns) = 39.488 ns; Loc. = LC_X30_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|selnose\[33\]~1399'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.544 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 136 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.007 ns) + CELL(0.292 ns) 41.787 ns lpm_divide:Mod0\|lpm_divide_g0m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[32\]~19141 13 COMB LC_X37_Y19_N2 8 " "Info: 13: + IC(2.007 ns) + CELL(0.292 ns) = 41.787 ns; Loc. = LC_X37_Y19_N2; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_g0m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[32\]~19141'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.173 ns) + CELL(0.432 ns) 43.392 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~48COUT1 14 COMB LC_X36_Y19_N7 2 " "Info: 14: + IC(1.173 ns) + CELL(0.432 ns) = 43.392 ns; Loc. = LC_X36_Y19_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~48COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 } "NODE_NAME" } } { "db/add_sub_5dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 43.472 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~46COUT1 15 COMB LC_X36_Y19_N8 1 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 43.472 ns; Loc. = LC_X36_Y19_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~46COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 } "NODE_NAME" } } { "db/add_sub_5dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 44.080 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~43 16 COMB LC_X36_Y19_N9 4 " "Info: 16: + IC(0.000 ns) + CELL(0.608 ns) = 44.080 ns; Loc. = LC_X36_Y19_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5dc:add_sub_2\|add_sub_cella\[0\]~43'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 } "NODE_NAME" } } { "db/add_sub_5dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.590 ns) 45.134 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[64\]~18484 17 COMB LC_X36_Y19_N4 4 " "Info: 17: + IC(0.464 ns) + CELL(0.590 ns) = 45.134 ns; Loc. = LC_X36_Y19_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[64\]~18484'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.432 ns) 46.807 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~60COUT1 18 COMB LC_X36_Y18_N1 2 " "Info: 18: + IC(1.241 ns) + CELL(0.432 ns) = 46.807 ns; Loc. = LC_X36_Y18_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~60COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.887 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~58COUT1 19 COMB LC_X36_Y18_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 46.887 ns; Loc. = LC_X36_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~58COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 46.967 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~56COUT1 20 COMB LC_X36_Y18_N3 1 " "Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 46.967 ns; Loc. = LC_X36_Y18_N3; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~56COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 47.575 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~53 21 COMB LC_X36_Y18_N4 5 " "Info: 21: + IC(0.000 ns) + CELL(0.608 ns) = 47.575 ns; Loc. = LC_X36_Y18_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6dc:add_sub_3\|add_sub_cella\[0\]~53'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 } "NODE_NAME" } } { "db/add_sub_6dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.292 ns) 49.134 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[98\]~18456 22 COMB LC_X37_Y20_N3 3 " "Info: 22: + IC(1.267 ns) + CELL(0.292 ns) = 49.134 ns; Loc. = LC_X37_Y20_N3; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[98\]~18456'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.718 ns) 52.376 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[0\]~68 23 COMB LC_X36_Y8_N4 2 " "Info: 23: + IC(2.524 ns) + CELL(0.718 ns) = 52.376 ns; Loc. = LC_X36_Y8_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[0\]~68'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.242 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 52.997 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[0\]~65 24 COMB LC_X36_Y8_N5 1 " "Info: 24: + IC(0.000 ns) + CELL(0.621 ns) = 52.997 ns; Loc. = LC_X36_Y8_N5; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7dc:add_sub_4\|add_sub_cella\[0\]~65'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 } "NODE_NAME" } } { "db/add_sub_7dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.590 ns) 54.702 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[132\]~18428 25 COMB LC_X37_Y8_N7 4 " "Info: 25: + IC(1.115 ns) + CELL(0.590 ns) = 54.702 ns; Loc. = LC_X37_Y8_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[132\]~18428'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.575 ns) 56.532 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[0\]~76COUT1 26 COMB LC_X36_Y6_N6 1 " "Info: 26: + IC(1.255 ns) + CELL(0.575 ns) = 56.532 ns; Loc. = LC_X36_Y6_N6; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[0\]~76COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.830 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 57.140 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[0\]~73 27 COMB LC_X36_Y6_N7 7 " "Info: 27: + IC(0.000 ns) + CELL(0.608 ns) = 57.140 ns; Loc. = LC_X36_Y6_N7; Fanout = 7; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8dc:add_sub_5\|add_sub_cella\[0\]~73'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 } "NODE_NAME" } } { "db/add_sub_8dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.281 ns) + CELL(0.114 ns) 58.535 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[161\]~18542 28 COMB LC_X36_Y7_N9 4 " "Info: 28: + IC(1.281 ns) + CELL(0.114 ns) = 58.535 ns; Loc. = LC_X36_Y7_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[161\]~18542'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.565 ns) + CELL(0.423 ns) 60.523 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~94 29 COMB LC_X35_Y4_N2 2 " "Info: 29: + IC(1.565 ns) + CELL(0.423 ns) = 60.523 ns; Loc. = LC_X35_Y4_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~94'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.988 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 60.601 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~92 30 COMB LC_X35_Y4_N3 2 " "Info: 30: + IC(0.000 ns) + CELL(0.078 ns) = 60.601 ns; Loc. = LC_X35_Y4_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~92'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 60.779 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~90 31 COMB LC_X35_Y4_N4 3 " "Info: 31: + IC(0.000 ns) + CELL(0.178 ns) = 60.779 ns; Loc. = LC_X35_Y4_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~90'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 61.400 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~83 32 COMB LC_X35_Y4_N7 8 " "Info: 32: + IC(0.000 ns) + CELL(0.621 ns) = 61.400 ns; Loc. = LC_X35_Y4_N7; Fanout = 8; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_9dc:add_sub_6\|add_sub_cella\[0\]~83'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 } "NODE_NAME" } } { "db/add_sub_9dc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_9dc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.356 ns) + CELL(0.292 ns) 63.048 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[195\]~18516 33 COMB LC_X35_Y5_N8 3 " "Info: 33: + IC(1.356 ns) + CELL(0.292 ns) = 63.048 ns; Loc. = LC_X35_Y5_N8; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[195\]~18516'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.648 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.541 ns) + CELL(0.718 ns) 65.307 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_adc:add_sub_7\|add_sub_cella\[0\]~102 34 COMB LC_X37_Y4_N4 4 " "Info: 34: + IC(1.541 ns) + CELL(0.718 ns) = 65.307 ns; Loc. = LC_X37_Y4_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_adc:add_sub_7\|add_sub_cella\[0\]~102'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.259 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 } "NODE_NAME" } } { "db/add_sub_adc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_adc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 65.928 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_adc:add_sub_7\|add_sub_cella\[0\]~93 35 COMB LC_X37_Y4_N8 9 " "Info: 35: + IC(0.000 ns) + CELL(0.621 ns) = 65.928 ns; Loc. = LC_X37_Y4_N8; Fanout = 9; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_adc:add_sub_7\|add_sub_cella\[0\]~93'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 } "NODE_NAME" } } { "db/add_sub_adc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_adc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.895 ns) + CELL(0.590 ns) 67.413 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[225\]~18595 36 COMB LC_X36_Y4_N8 4 " "Info: 36: + IC(0.895 ns) + CELL(0.590 ns) = 67.413 ns; Loc. = LC_X36_Y4_N8; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[225\]~18595'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.978 ns) + CELL(0.564 ns) 70.955 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~118 37 COMB LC_X36_Y16_N2 2 " "Info: 37: + IC(2.978 ns) + CELL(0.564 ns) = 70.955 ns; Loc. = LC_X36_Y16_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~118'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.542 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 71.033 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~116 38 COMB LC_X36_Y16_N3 2 " "Info: 38: + IC(0.000 ns) + CELL(0.078 ns) = 71.033 ns; Loc. = LC_X36_Y16_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 71.211 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~114 39 COMB LC_X36_Y16_N4 5 " "Info: 39: + IC(0.000 ns) + CELL(0.178 ns) = 71.211 ns; Loc. = LC_X36_Y16_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~114'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 71.832 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~103 40 COMB LC_X36_Y16_N9 10 " "Info: 40: + IC(0.000 ns) + CELL(0.621 ns) = 71.832 ns; Loc. = LC_X36_Y16_N9; Fanout = 10; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_bdc:add_sub_8\|add_sub_cella\[0\]~103'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 } "NODE_NAME" } } { "db/add_sub_bdc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_bdc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.525 ns) + CELL(0.292 ns) 74.649 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[256\]~18643 41 COMB LC_X35_Y6_N7 4 " "Info: 41: + IC(2.525 ns) + CELL(0.292 ns) = 74.649 ns; Loc. = LC_X35_Y6_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[256\]~18643'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.817 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.982 ns) + CELL(0.432 ns) 78.063 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~132COUT1 42 COMB LC_X35_Y18_N6 2 " "Info: 42: + IC(2.982 ns) + CELL(0.432 ns) = 78.063 ns; Loc. = LC_X35_Y18_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~132COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.414 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.143 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~130COUT1 43 COMB LC_X35_Y18_N7 2 " "Info: 43: + IC(0.000 ns) + CELL(0.080 ns) = 78.143 ns; Loc. = LC_X35_Y18_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~130COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 78.223 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~128COUT1 44 COMB LC_X35_Y18_N8 2 " "Info: 44: + IC(0.000 ns) + CELL(0.080 ns) = 78.223 ns; Loc. = LC_X35_Y18_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~128COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 78.481 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~126 45 COMB LC_X35_Y18_N9 6 " "Info: 45: + IC(0.000 ns) + CELL(0.258 ns) = 78.481 ns; Loc. = LC_X35_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~126'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 78.617 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~116 46 COMB LC_X35_Y17_N4 1 " "Info: 46: + IC(0.000 ns) + CELL(0.136 ns) = 78.617 ns; Loc. = LC_X35_Y17_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~116'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 79.238 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~113 47 COMB LC_X35_Y17_N5 11 " "Info: 47: + IC(0.000 ns) + CELL(0.621 ns) = 79.238 ns; Loc. = LC_X35_Y17_N5; Fanout = 11; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_jec:add_sub_9\|add_sub_cella\[0\]~113'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 } "NODE_NAME" } } { "db/add_sub_jec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_jec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.360 ns) + CELL(0.442 ns) 81.040 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[288\]~18666 48 COMB LC_X35_Y18_N4 4 " "Info: 48: + IC(1.360 ns) + CELL(0.442 ns) = 81.040 ns; Loc. = LC_X35_Y18_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[288\]~18666'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.937 ns) + CELL(0.432 ns) 83.409 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~144COUT1 49 COMB LC_X31_Y19_N5 2 " "Info: 49: + IC(1.937 ns) + CELL(0.432 ns) = 83.409 ns; Loc. = LC_X31_Y19_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~144COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.369 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.489 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~142COUT1 50 COMB LC_X31_Y19_N6 2 " "Info: 50: + IC(0.000 ns) + CELL(0.080 ns) = 83.489 ns; Loc. = LC_X31_Y19_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~142COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.569 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~140COUT1 51 COMB LC_X31_Y19_N7 2 " "Info: 51: + IC(0.000 ns) + CELL(0.080 ns) = 83.569 ns; Loc. = LC_X31_Y19_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~140COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 83.649 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~138COUT1 52 COMB LC_X31_Y19_N8 2 " "Info: 52: + IC(0.000 ns) + CELL(0.080 ns) = 83.649 ns; Loc. = LC_X31_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~138COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 83.907 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~136 53 COMB LC_X31_Y19_N9 6 " "Info: 53: + IC(0.000 ns) + CELL(0.258 ns) = 83.907 ns; Loc. = LC_X31_Y19_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~136'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 84.043 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~126 54 COMB LC_X31_Y18_N4 1 " "Info: 54: + IC(0.000 ns) + CELL(0.136 ns) = 84.043 ns; Loc. = LC_X31_Y18_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~126'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 84.664 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~123 55 COMB LC_X31_Y18_N5 12 " "Info: 55: + IC(0.000 ns) + CELL(0.621 ns) = 84.664 ns; Loc. = LC_X31_Y18_N5; Fanout = 12; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_kec:add_sub_10\|add_sub_cella\[0\]~123'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 } "NODE_NAME" } } { "db/add_sub_kec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_kec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.590 ns) 86.986 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[322\]~18645 56 COMB LC_X32_Y19_N9 4 " "Info: 56: + IC(1.732 ns) + CELL(0.590 ns) = 86.986 ns; Loc. = LC_X32_Y19_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[322\]~18645'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.322 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.534 ns) + CELL(0.432 ns) 88.952 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_lec:add_sub_11\|add_sub_cella\[0\]~152COUT1 57 COMB LC_X29_Y20_N7 2 " "Info: 57: + IC(1.534 ns) + CELL(0.432 ns) = 88.952 ns; Loc. = LC_X29_Y20_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_lec:add_sub_11\|add_sub_cella\[0\]~152COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 } "NODE_NAME" } } { "db/add_sub_lec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_lec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 89.560 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_lec:add_sub_11\|add_sub_cella\[0\]~149 58 COMB LC_X29_Y20_N8 1 " "Info: 58: + IC(0.000 ns) + CELL(0.608 ns) = 89.560 ns; Loc. = LC_X29_Y20_N8; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_lec:add_sub_11\|add_sub_cella\[0\]~149'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 } "NODE_NAME" } } { "db/add_sub_lec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_lec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.997 ns) + CELL(0.292 ns) 91.849 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[356\]~18623 59 COMB LC_X32_Y19_N4 4 " "Info: 59: + IC(1.997 ns) + CELL(0.292 ns) = 91.849 ns; Loc. = LC_X32_Y19_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[356\]~18623'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.028 ns) + CELL(0.564 ns) 94.441 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~160 60 COMB LC_X28_Y21_N8 2 " "Info: 60: + IC(2.028 ns) + CELL(0.564 ns) = 94.441 ns; Loc. = LC_X28_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~160'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.592 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 } "NODE_NAME" } } { "db/add_sub_mec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 94.712 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~158 61 COMB LC_X28_Y21_N9 6 " "Info: 61: + IC(0.000 ns) + CELL(0.271 ns) = 94.712 ns; Loc. = LC_X28_Y21_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~158'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 } "NODE_NAME" } } { "db/add_sub_mec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 94.848 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~148 62 COMB LC_X28_Y20_N4 2 " "Info: 62: + IC(0.000 ns) + CELL(0.136 ns) = 94.848 ns; Loc. = LC_X28_Y20_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~148'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 } "NODE_NAME" } } { "db/add_sub_mec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 95.469 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~143 63 COMB LC_X28_Y20_N6 14 " "Info: 63: + IC(0.000 ns) + CELL(0.621 ns) = 95.469 ns; Loc. = LC_X28_Y20_N6; Fanout = 14; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_mec:add_sub_12\|add_sub_cella\[0\]~143'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 } "NODE_NAME" } } { "db/add_sub_mec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_mec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.383 ns) + CELL(0.114 ns) 97.966 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[385\]~18710 64 COMB LC_X18_Y19_N5 4 " "Info: 64: + IC(2.383 ns) + CELL(0.114 ns) = 97.966 ns; Loc. = LC_X18_Y19_N5; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[385\]~18710'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.497 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.916 ns) + CELL(0.575 ns) 100.457 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~178COUT1 65 COMB LC_X27_Y19_N5 2 " "Info: 65: + IC(1.916 ns) + CELL(0.575 ns) = 100.457 ns; Loc. = LC_X27_Y19_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~178COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.537 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~176COUT1 66 COMB LC_X27_Y19_N6 2 " "Info: 66: + IC(0.000 ns) + CELL(0.080 ns) = 100.537 ns; Loc. = LC_X27_Y19_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~176COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.617 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~174COUT1 67 COMB LC_X27_Y19_N7 2 " "Info: 67: + IC(0.000 ns) + CELL(0.080 ns) = 100.617 ns; Loc. = LC_X27_Y19_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~174COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 100.697 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~172COUT1 68 COMB LC_X27_Y19_N8 2 " "Info: 68: + IC(0.000 ns) + CELL(0.080 ns) = 100.697 ns; Loc. = LC_X27_Y19_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~172COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 100.955 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~170 69 COMB LC_X27_Y19_N9 6 " "Info: 69: + IC(0.000 ns) + CELL(0.258 ns) = 100.955 ns; Loc. = LC_X27_Y19_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~170'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 101.091 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~160 70 COMB LC_X27_Y18_N4 3 " "Info: 70: + IC(0.000 ns) + CELL(0.136 ns) = 101.091 ns; Loc. = LC_X27_Y18_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~160'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 101.712 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~153 71 COMB LC_X27_Y18_N7 15 " "Info: 71: + IC(0.000 ns) + CELL(0.621 ns) = 101.712 ns; Loc. = LC_X27_Y18_N7; Fanout = 15; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_nec:add_sub_13\|add_sub_cella\[0\]~153'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 } "NODE_NAME" } } { "db/add_sub_nec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_nec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.432 ns) + CELL(0.442 ns) 103.586 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[420\]~18670 72 COMB LC_X27_Y19_N2 4 " "Info: 72: + IC(1.432 ns) + CELL(0.442 ns) = 103.586 ns; Loc. = LC_X27_Y19_N2; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[420\]~18670'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.874 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.372 ns) + CELL(0.575 ns) 106.533 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~184COUT1 73 COMB LC_X22_Y18_N7 2 " "Info: 73: + IC(2.372 ns) + CELL(0.575 ns) = 106.533 ns; Loc. = LC_X22_Y18_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~184COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.947 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 106.613 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~182COUT1 74 COMB LC_X22_Y18_N8 2 " "Info: 74: + IC(0.000 ns) + CELL(0.080 ns) = 106.613 ns; Loc. = LC_X22_Y18_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~182COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 106.871 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~180 75 COMB LC_X22_Y18_N9 6 " "Info: 75: + IC(0.000 ns) + CELL(0.258 ns) = 106.871 ns; Loc. = LC_X22_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~180'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 107.007 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~170 76 COMB LC_X22_Y17_N4 3 " "Info: 76: + IC(0.000 ns) + CELL(0.136 ns) = 107.007 ns; Loc. = LC_X22_Y17_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~170'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 107.628 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~163 77 COMB LC_X22_Y17_N7 16 " "Info: 77: + IC(0.000 ns) + CELL(0.621 ns) = 107.628 ns; Loc. = LC_X22_Y17_N7; Fanout = 16; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.293 ns) + CELL(0.442 ns) 110.363 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[450\]~18731 78 COMB LC_X21_Y18_N6 4 " "Info: 78: + IC(2.293 ns) + CELL(0.442 ns) = 110.363 ns; Loc. = LC_X21_Y18_N6; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[450\]~18731'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.735 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(0.575 ns) 112.629 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~200COUT1 79 COMB LC_X18_Y17_N5 2 " "Info: 79: + IC(1.691 ns) + CELL(0.575 ns) = 112.629 ns; Loc. = LC_X18_Y17_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~200COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.266 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.709 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~198COUT1 80 COMB LC_X18_Y17_N6 2 " "Info: 80: + IC(0.000 ns) + CELL(0.080 ns) = 112.709 ns; Loc. = LC_X18_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~198COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.789 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~196COUT1 81 COMB LC_X18_Y17_N7 2 " "Info: 81: + IC(0.000 ns) + CELL(0.080 ns) = 112.789 ns; Loc. = LC_X18_Y17_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~196COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 112.869 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~194COUT1 82 COMB LC_X18_Y17_N8 2 " "Info: 82: + IC(0.000 ns) + CELL(0.080 ns) = 112.869 ns; Loc. = LC_X18_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~194COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 113.127 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~192 83 COMB LC_X18_Y17_N9 6 " "Info: 83: + IC(0.000 ns) + CELL(0.258 ns) = 113.127 ns; Loc. = LC_X18_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~192'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 113.263 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~182 84 COMB LC_X18_Y16_N4 4 " "Info: 84: + IC(0.000 ns) + CELL(0.136 ns) = 113.263 ns; Loc. = LC_X18_Y16_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~182'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 113.884 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~173 85 COMB LC_X18_Y16_N8 17 " "Info: 85: + IC(0.000 ns) + CELL(0.621 ns) = 113.884 ns; Loc. = LC_X18_Y16_N8; Fanout = 17; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_pec:add_sub_15\|add_sub_cella\[0\]~173'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 } "NODE_NAME" } } { "db/add_sub_pec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_pec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.709 ns) + CELL(0.590 ns) 116.183 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[480\]~18783 86 COMB LC_X21_Y17_N9 4 " "Info: 86: + IC(1.709 ns) + CELL(0.590 ns) = 116.183 ns; Loc. = LC_X21_Y17_N9; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[480\]~18783'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.299 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.423 ns) 118.254 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~216 87 COMB LC_X17_Y18_N2 2 " "Info: 87: + IC(1.648 ns) + CELL(0.423 ns) = 118.254 ns; Loc. = LC_X17_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~216'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.071 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 118.332 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~214 88 COMB LC_X17_Y18_N3 2 " "Info: 88: + IC(0.000 ns) + CELL(0.078 ns) = 118.332 ns; Loc. = LC_X17_Y18_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 118.510 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~212 89 COMB LC_X17_Y18_N4 6 " "Info: 89: + IC(0.000 ns) + CELL(0.178 ns) = 118.510 ns; Loc. = LC_X17_Y18_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~212'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 118.718 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~202 90 COMB LC_X17_Y18_N9 6 " "Info: 90: + IC(0.000 ns) + CELL(0.208 ns) = 118.718 ns; Loc. = LC_X17_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~202'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 118.854 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~192 91 COMB LC_X17_Y17_N4 4 " "Info: 91: + IC(0.000 ns) + CELL(0.136 ns) = 118.854 ns; Loc. = LC_X17_Y17_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~192'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 119.475 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~183 92 COMB LC_X17_Y17_N8 18 " "Info: 92: + IC(0.000 ns) + CELL(0.621 ns) = 119.475 ns; Loc. = LC_X17_Y17_N8; Fanout = 18; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_qec:add_sub_16\|add_sub_cella\[0\]~183'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 } "NODE_NAME" } } { "db/add_sub_qec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_qec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.590 ns) 121.360 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[514\]~18768 93 COMB LC_X16_Y16_N6 3 " "Info: 93: + IC(1.295 ns) + CELL(0.590 ns) = 121.360 ns; Loc. = LC_X16_Y16_N6; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[514\]~18768'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.885 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.029 ns) + CELL(0.718 ns) 124.107 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~224 94 COMB LC_X15_Y18_N4 6 " "Info: 94: + IC(2.029 ns) + CELL(0.718 ns) = 124.107 ns; Loc. = LC_X15_Y18_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~224'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 } "NODE_NAME" } } { "db/add_sub_rec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 124.315 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~214 95 COMB LC_X15_Y18_N9 6 " "Info: 95: + IC(0.000 ns) + CELL(0.208 ns) = 124.315 ns; Loc. = LC_X15_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 } "NODE_NAME" } } { "db/add_sub_rec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 124.451 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~204 96 COMB LC_X15_Y17_N4 5 " "Info: 96: + IC(0.000 ns) + CELL(0.136 ns) = 124.451 ns; Loc. = LC_X15_Y17_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~204'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 } "NODE_NAME" } } { "db/add_sub_rec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 125.072 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~193 97 COMB LC_X15_Y17_N9 19 " "Info: 97: + IC(0.000 ns) + CELL(0.621 ns) = 125.072 ns; Loc. = LC_X15_Y17_N9; Fanout = 19; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_rec:add_sub_17\|add_sub_cella\[0\]~193'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 } "NODE_NAME" } } { "db/add_sub_rec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_rec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.567 ns) + CELL(0.442 ns) 127.081 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[544\]~18814 98 COMB LC_X15_Y18_N0 4 " "Info: 98: + IC(1.567 ns) + CELL(0.442 ns) = 127.081 ns; Loc. = LC_X15_Y18_N0; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[544\]~18814'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.009 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.856 ns) + CELL(0.423 ns) 129.360 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~240 99 COMB LC_X12_Y17_N1 2 " "Info: 99: + IC(1.856 ns) + CELL(0.423 ns) = 129.360 ns; Loc. = LC_X12_Y17_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~240'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 129.438 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~238 100 COMB LC_X12_Y17_N2 2 " "Info: 100: + IC(0.000 ns) + CELL(0.078 ns) = 129.438 ns; Loc. = LC_X12_Y17_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~238'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 129.516 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~236 101 COMB LC_X12_Y17_N3 2 " "Info: 101: + IC(0.000 ns) + CELL(0.078 ns) = 129.516 ns; Loc. = LC_X12_Y17_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~236'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 129.694 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~234 102 COMB LC_X12_Y17_N4 6 " "Info: 102: + IC(0.000 ns) + CELL(0.178 ns) = 129.694 ns; Loc. = LC_X12_Y17_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~234'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 129.902 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~224 103 COMB LC_X12_Y17_N9 6 " "Info: 103: + IC(0.000 ns) + CELL(0.208 ns) = 129.902 ns; Loc. = LC_X12_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~224'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 130.038 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~214 104 COMB LC_X12_Y16_N4 5 " "Info: 104: + IC(0.000 ns) + CELL(0.136 ns) = 130.038 ns; Loc. = LC_X12_Y16_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~214'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 130.659 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~203 105 COMB LC_X12_Y16_N9 20 " "Info: 105: + IC(0.000 ns) + CELL(0.621 ns) = 130.659 ns; Loc. = LC_X12_Y16_N9; Fanout = 20; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_sec:add_sub_18\|add_sub_cella\[0\]~203'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 } "NODE_NAME" } } { "db/add_sub_sec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_sec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.707 ns) + CELL(0.442 ns) 132.808 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[579\]~18786 106 COMB LC_X13_Y17_N9 3 " "Info: 106: + IC(1.707 ns) + CELL(0.442 ns) = 132.808 ns; Loc. = LC_X13_Y17_N9; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[579\]~18786'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.273 ns) + CELL(0.838 ns) 134.919 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~246 107 COMB LC_X13_Y15_N9 6 " "Info: 107: + IC(1.273 ns) + CELL(0.838 ns) = 134.919 ns; Loc. = LC_X13_Y15_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~246'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.111 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 } "NODE_NAME" } } { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 135.055 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~236 108 COMB LC_X13_Y14_N4 6 " "Info: 108: + IC(0.000 ns) + CELL(0.136 ns) = 135.055 ns; Loc. = LC_X13_Y14_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~236'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 } "NODE_NAME" } } { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 135.263 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~226 109 COMB LC_X13_Y14_N9 6 " "Info: 109: + IC(0.000 ns) + CELL(0.208 ns) = 135.263 ns; Loc. = LC_X13_Y14_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~226'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 } "NODE_NAME" } } { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 135.399 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~216 110 COMB LC_X13_Y13_N4 1 " "Info: 110: + IC(0.000 ns) + CELL(0.136 ns) = 135.399 ns; Loc. = LC_X13_Y13_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~216'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 } "NODE_NAME" } } { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 136.020 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~213 111 COMB LC_X13_Y13_N5 21 " "Info: 111: + IC(0.000 ns) + CELL(0.621 ns) = 136.020 ns; Loc. = LC_X13_Y13_N5; Fanout = 21; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_tec:add_sub_19\|add_sub_cella\[0\]~213'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 } "NODE_NAME" } } { "db/add_sub_tec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_tec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.936 ns) + CELL(0.590 ns) 138.546 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[608\]~18841 112 COMB LC_X13_Y15_N2 4 " "Info: 112: + IC(1.936 ns) + CELL(0.590 ns) = 138.546 ns; Loc. = LC_X13_Y15_N2; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[608\]~18841'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.526 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.575 ns) 140.416 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~264COUT1 113 COMB LC_X12_Y13_N5 2 " "Info: 113: + IC(1.295 ns) + CELL(0.575 ns) = 140.416 ns; Loc. = LC_X12_Y13_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~264COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.870 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.496 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~262COUT1 114 COMB LC_X12_Y13_N6 2 " "Info: 114: + IC(0.000 ns) + CELL(0.080 ns) = 140.496 ns; Loc. = LC_X12_Y13_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~262COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.576 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~260COUT1 115 COMB LC_X12_Y13_N7 2 " "Info: 115: + IC(0.000 ns) + CELL(0.080 ns) = 140.576 ns; Loc. = LC_X12_Y13_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~260COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 140.656 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~258COUT1 116 COMB LC_X12_Y13_N8 2 " "Info: 116: + IC(0.000 ns) + CELL(0.080 ns) = 140.656 ns; Loc. = LC_X12_Y13_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~258COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 140.914 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~256 117 COMB LC_X12_Y13_N9 6 " "Info: 117: + IC(0.000 ns) + CELL(0.258 ns) = 140.914 ns; Loc. = LC_X12_Y13_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~256'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 141.050 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~246 118 COMB LC_X12_Y12_N4 6 " "Info: 118: + IC(0.000 ns) + CELL(0.136 ns) = 141.050 ns; Loc. = LC_X12_Y12_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~246'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 141.258 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~236 119 COMB LC_X12_Y12_N9 6 " "Info: 119: + IC(0.000 ns) + CELL(0.208 ns) = 141.258 ns; Loc. = LC_X12_Y12_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~236'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 141.394 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~226 120 COMB LC_X12_Y11_N4 1 " "Info: 120: + IC(0.000 ns) + CELL(0.136 ns) = 141.394 ns; Loc. = LC_X12_Y11_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~226'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 142.015 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~223 121 COMB LC_X12_Y11_N5 22 " "Info: 121: + IC(0.000 ns) + CELL(0.621 ns) = 142.015 ns; Loc. = LC_X12_Y11_N5; Fanout = 22; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_uec:add_sub_20\|add_sub_cella\[0\]~223'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 } "NODE_NAME" } } { "db/add_sub_uec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_uec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.306 ns) + CELL(0.442 ns) 143.763 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[645\]~18788 122 COMB LC_X12_Y13_N3 4 " "Info: 122: + IC(1.306 ns) + CELL(0.442 ns) = 143.763 ns; Loc. = LC_X12_Y13_N3; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[645\]~18788'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.607 ns) + CELL(0.423 ns) 146.793 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~266 123 COMB LC_X14_Y15_N0 2 " "Info: 123: + IC(2.607 ns) + CELL(0.423 ns) = 146.793 ns; Loc. = LC_X14_Y15_N0; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~266'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.030 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 146.871 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~264 124 COMB LC_X14_Y15_N1 2 " "Info: 124: + IC(0.000 ns) + CELL(0.078 ns) = 146.871 ns; Loc. = LC_X14_Y15_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~264'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 146.949 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~262 125 COMB LC_X14_Y15_N2 2 " "Info: 125: + IC(0.000 ns) + CELL(0.078 ns) = 146.949 ns; Loc. = LC_X14_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~262'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 147.027 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~260 126 COMB LC_X14_Y15_N3 2 " "Info: 126: + IC(0.000 ns) + CELL(0.078 ns) = 147.027 ns; Loc. = LC_X14_Y15_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~260'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 147.205 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~258 127 COMB LC_X14_Y15_N4 6 " "Info: 127: + IC(0.000 ns) + CELL(0.178 ns) = 147.205 ns; Loc. = LC_X14_Y15_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~258'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 147.413 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~248 128 COMB LC_X14_Y15_N9 6 " "Info: 128: + IC(0.000 ns) + CELL(0.208 ns) = 147.413 ns; Loc. = LC_X14_Y15_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~248'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 147.549 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~238 129 COMB LC_X14_Y14_N4 2 " "Info: 129: + IC(0.000 ns) + CELL(0.136 ns) = 147.549 ns; Loc. = LC_X14_Y14_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~238'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 148.170 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~233 130 COMB LC_X14_Y14_N6 23 " "Info: 130: + IC(0.000 ns) + CELL(0.621 ns) = 148.170 ns; Loc. = LC_X14_Y14_N6; Fanout = 23; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_vec:add_sub_21\|add_sub_cella\[0\]~233'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 } "NODE_NAME" } } { "db/add_sub_vec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_vec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.232 ns) + CELL(0.442 ns) 150.844 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[673\]~18854 131 COMB LC_X14_Y13_N4 4 " "Info: 131: + IC(2.232 ns) + CELL(0.442 ns) = 150.844 ns; Loc. = LC_X14_Y13_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[673\]~18854'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.983 ns) + CELL(0.432 ns) 153.259 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~286COUT1 132 COMB LC_X17_Y16_N5 2 " "Info: 132: + IC(1.983 ns) + CELL(0.432 ns) = 153.259 ns; Loc. = LC_X17_Y16_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~286COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.415 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.339 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~284COUT1 133 COMB LC_X17_Y16_N6 2 " "Info: 133: + IC(0.000 ns) + CELL(0.080 ns) = 153.339 ns; Loc. = LC_X17_Y16_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~284COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.419 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~282COUT1 134 COMB LC_X17_Y16_N7 2 " "Info: 134: + IC(0.000 ns) + CELL(0.080 ns) = 153.419 ns; Loc. = LC_X17_Y16_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~282COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 153.499 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~280COUT1 135 COMB LC_X17_Y16_N8 2 " "Info: 135: + IC(0.000 ns) + CELL(0.080 ns) = 153.499 ns; Loc. = LC_X17_Y16_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~280COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 153.757 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~278 136 COMB LC_X17_Y16_N9 6 " "Info: 136: + IC(0.000 ns) + CELL(0.258 ns) = 153.757 ns; Loc. = LC_X17_Y16_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~278'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 153.893 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~268 137 COMB LC_X17_Y15_N4 6 " "Info: 137: + IC(0.000 ns) + CELL(0.136 ns) = 153.893 ns; Loc. = LC_X17_Y15_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~268'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 154.101 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~258 138 COMB LC_X17_Y15_N9 6 " "Info: 138: + IC(0.000 ns) + CELL(0.208 ns) = 154.101 ns; Loc. = LC_X17_Y15_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~258'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 154.237 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~248 139 COMB LC_X17_Y14_N4 2 " "Info: 139: + IC(0.000 ns) + CELL(0.136 ns) = 154.237 ns; Loc. = LC_X17_Y14_N4; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~248'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 154.858 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~243 140 COMB LC_X17_Y14_N6 24 " "Info: 140: + IC(0.000 ns) + CELL(0.621 ns) = 154.858 ns; Loc. = LC_X17_Y14_N6; Fanout = 24; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_0fc:add_sub_22\|add_sub_cella\[0\]~243'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 } "NODE_NAME" } } { "db/add_sub_0fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_0fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.577 ns) + CELL(0.442 ns) 156.877 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[715\]~18720 141 COMB LC_X15_Y13_N7 4 " "Info: 141: + IC(1.577 ns) + CELL(0.442 ns) = 156.877 ns; Loc. = LC_X15_Y13_N7; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[715\]~18720'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.019 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.010 ns) + CELL(0.575 ns) 159.462 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~278COUT1 142 COMB LC_X21_Y15_N5 2 " "Info: 142: + IC(2.010 ns) + CELL(0.575 ns) = 159.462 ns; Loc. = LC_X21_Y15_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~278COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.585 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.542 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~276COUT1 143 COMB LC_X21_Y15_N6 2 " "Info: 143: + IC(0.000 ns) + CELL(0.080 ns) = 159.542 ns; Loc. = LC_X21_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~276COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.622 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~274COUT1 144 COMB LC_X21_Y15_N7 2 " "Info: 144: + IC(0.000 ns) + CELL(0.080 ns) = 159.622 ns; Loc. = LC_X21_Y15_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~274COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 159.702 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~272COUT1 145 COMB LC_X21_Y15_N8 2 " "Info: 145: + IC(0.000 ns) + CELL(0.080 ns) = 159.702 ns; Loc. = LC_X21_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~272COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 159.960 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~270 146 COMB LC_X21_Y15_N9 6 " "Info: 146: + IC(0.000 ns) + CELL(0.258 ns) = 159.960 ns; Loc. = LC_X21_Y15_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~270'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 160.096 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~260 147 COMB LC_X21_Y14_N4 3 " "Info: 147: + IC(0.000 ns) + CELL(0.136 ns) = 160.096 ns; Loc. = LC_X21_Y14_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~260'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 160.717 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~253 148 COMB LC_X21_Y14_N7 25 " "Info: 148: + IC(0.000 ns) + CELL(0.621 ns) = 160.717 ns; Loc. = LC_X21_Y14_N7; Fanout = 25; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_1fc:add_sub_23\|add_sub_cella\[0\]~253'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 } "NODE_NAME" } } { "db/add_sub_1fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_1fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.988 ns) + CELL(0.590 ns) 163.295 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[742\]~18820 149 COMB LC_X15_Y13_N6 3 " "Info: 149: + IC(1.988 ns) + CELL(0.590 ns) = 163.295 ns; Loc. = LC_X15_Y13_N6; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[742\]~18820'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.578 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.095 ns) + CELL(0.838 ns) 167.228 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~300 150 COMB LC_X27_Y17_N9 6 " "Info: 150: + IC(3.095 ns) + CELL(0.838 ns) = 167.228 ns; Loc. = LC_X27_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~300'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 } "NODE_NAME" } } { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 167.364 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~290 151 COMB LC_X27_Y16_N4 6 " "Info: 151: + IC(0.000 ns) + CELL(0.136 ns) = 167.364 ns; Loc. = LC_X27_Y16_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~290'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 } "NODE_NAME" } } { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 167.572 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~280 152 COMB LC_X27_Y16_N9 6 " "Info: 152: + IC(0.000 ns) + CELL(0.208 ns) = 167.572 ns; Loc. = LC_X27_Y16_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~280'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 } "NODE_NAME" } } { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 167.708 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~270 153 COMB LC_X27_Y15_N4 3 " "Info: 153: + IC(0.000 ns) + CELL(0.136 ns) = 167.708 ns; Loc. = LC_X27_Y15_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~270'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 } "NODE_NAME" } } { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 168.329 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~263 154 COMB LC_X27_Y15_N7 26 " "Info: 154: + IC(0.000 ns) + CELL(0.621 ns) = 168.329 ns; Loc. = LC_X27_Y15_N7; Fanout = 26; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_2fc:add_sub_24\|add_sub_cella\[0\]~263'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 } "NODE_NAME" } } { "db/add_sub_2fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_2fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.742 ns) + CELL(0.590 ns) 170.661 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[774\]~18834 155 COMB LC_X25_Y14_N3 3 " "Info: 155: + IC(1.742 ns) + CELL(0.590 ns) = 170.661 ns; Loc. = LC_X25_Y14_N3; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[774\]~18834'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.332 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.188 ns) + CELL(0.692 ns) 173.541 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~312 156 COMB LC_X26_Y14_N9 6 " "Info: 156: + IC(2.188 ns) + CELL(0.692 ns) = 173.541 ns; Loc. = LC_X26_Y14_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~312'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.880 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 } "NODE_NAME" } } { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 173.677 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~302 157 COMB LC_X26_Y13_N4 6 " "Info: 157: + IC(0.000 ns) + CELL(0.136 ns) = 173.677 ns; Loc. = LC_X26_Y13_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~302'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 } "NODE_NAME" } } { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 173.885 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~292 158 COMB LC_X26_Y13_N9 6 " "Info: 158: + IC(0.000 ns) + CELL(0.208 ns) = 173.885 ns; Loc. = LC_X26_Y13_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~292'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 } "NODE_NAME" } } { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 174.021 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~282 159 COMB LC_X26_Y12_N4 4 " "Info: 159: + IC(0.000 ns) + CELL(0.136 ns) = 174.021 ns; Loc. = LC_X26_Y12_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~282'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 } "NODE_NAME" } } { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 174.642 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~273 160 COMB LC_X26_Y12_N8 27 " "Info: 160: + IC(0.000 ns) + CELL(0.621 ns) = 174.642 ns; Loc. = LC_X26_Y12_N8; Fanout = 27; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_3fc:add_sub_25\|add_sub_cella\[0\]~273'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 } "NODE_NAME" } } { "db/add_sub_3fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_3fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.960 ns) + CELL(0.292 ns) 176.894 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[805\]~18858 161 COMB LC_X25_Y14_N6 4 " "Info: 161: + IC(1.960 ns) + CELL(0.292 ns) = 176.894 ns; Loc. = LC_X25_Y14_N6; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[805\]~18858'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.252 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.575 ns) 180.333 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~326COUT1 162 COMB LC_X28_Y15_N7 2 " "Info: 162: + IC(2.864 ns) + CELL(0.575 ns) = 180.333 ns; Loc. = LC_X28_Y15_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~326COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.439 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 180.413 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~324COUT1 163 COMB LC_X28_Y15_N8 2 " "Info: 163: + IC(0.000 ns) + CELL(0.080 ns) = 180.413 ns; Loc. = LC_X28_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~324COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 180.671 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~322 164 COMB LC_X28_Y15_N9 6 " "Info: 164: + IC(0.000 ns) + CELL(0.258 ns) = 180.671 ns; Loc. = LC_X28_Y15_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~322'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 180.807 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~312 165 COMB LC_X28_Y14_N4 6 " "Info: 165: + IC(0.000 ns) + CELL(0.136 ns) = 180.807 ns; Loc. = LC_X28_Y14_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~312'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 181.015 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~302 166 COMB LC_X28_Y14_N9 6 " "Info: 166: + IC(0.000 ns) + CELL(0.208 ns) = 181.015 ns; Loc. = LC_X28_Y14_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~302'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 181.151 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~292 167 COMB LC_X28_Y13_N4 4 " "Info: 167: + IC(0.000 ns) + CELL(0.136 ns) = 181.151 ns; Loc. = LC_X28_Y13_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~292'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 181.772 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~283 168 COMB LC_X28_Y13_N8 28 " "Info: 168: + IC(0.000 ns) + CELL(0.621 ns) = 181.772 ns; Loc. = LC_X28_Y13_N8; Fanout = 28; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_4fc:add_sub_26\|add_sub_cella\[0\]~283'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 } "NODE_NAME" } } { "db/add_sub_4fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_4fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.879 ns) + CELL(0.590 ns) 184.241 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[836\]~18878 169 COMB LC_X26_Y15_N3 4 " "Info: 169: + IC(1.879 ns) + CELL(0.590 ns) = 184.241 ns; Loc. = LC_X26_Y15_N3; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[836\]~18878'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.432 ns) 186.926 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~340COUT1 170 COMB LC_X25_Y17_N6 2 " "Info: 170: + IC(2.253 ns) + CELL(0.432 ns) = 186.926 ns; Loc. = LC_X25_Y17_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~340COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.006 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~338COUT1 171 COMB LC_X25_Y17_N7 2 " "Info: 171: + IC(0.000 ns) + CELL(0.080 ns) = 187.006 ns; Loc. = LC_X25_Y17_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~338COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 187.086 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~336COUT1 172 COMB LC_X25_Y17_N8 2 " "Info: 172: + IC(0.000 ns) + CELL(0.080 ns) = 187.086 ns; Loc. = LC_X25_Y17_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~336COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 187.344 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~334 173 COMB LC_X25_Y17_N9 6 " "Info: 173: + IC(0.000 ns) + CELL(0.258 ns) = 187.344 ns; Loc. = LC_X25_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 187.480 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~324 174 COMB LC_X25_Y16_N4 6 " "Info: 174: + IC(0.000 ns) + CELL(0.136 ns) = 187.480 ns; Loc. = LC_X25_Y16_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~324'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 187.688 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~314 175 COMB LC_X25_Y16_N9 6 " "Info: 175: + IC(0.000 ns) + CELL(0.208 ns) = 187.688 ns; Loc. = LC_X25_Y16_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~314'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 187.824 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~304 176 COMB LC_X25_Y15_N4 5 " "Info: 176: + IC(0.000 ns) + CELL(0.136 ns) = 187.824 ns; Loc. = LC_X25_Y15_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~304'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 188.445 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~293 177 COMB LC_X25_Y15_N9 29 " "Info: 177: + IC(0.000 ns) + CELL(0.621 ns) = 188.445 ns; Loc. = LC_X25_Y15_N9; Fanout = 29; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_5fc:add_sub_27\|add_sub_cella\[0\]~293'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 } "NODE_NAME" } } { "db/add_sub_5fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_5fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.083 ns) + CELL(0.442 ns) 190.970 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[864\]~18909 178 COMB LC_X25_Y17_N0 4 " "Info: 178: + IC(2.083 ns) + CELL(0.442 ns) = 190.970 ns; Loc. = LC_X25_Y17_N0; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[864\]~18909'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.686 ns) + CELL(0.564 ns) 194.220 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~360 179 COMB LC_X23_Y18_N1 2 " "Info: 179: + IC(2.686 ns) + CELL(0.564 ns) = 194.220 ns; Loc. = LC_X23_Y18_N1; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~360'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.250 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 194.298 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~358 180 COMB LC_X23_Y18_N2 2 " "Info: 180: + IC(0.000 ns) + CELL(0.078 ns) = 194.298 ns; Loc. = LC_X23_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~358'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 194.376 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~356 181 COMB LC_X23_Y18_N3 2 " "Info: 181: + IC(0.000 ns) + CELL(0.078 ns) = 194.376 ns; Loc. = LC_X23_Y18_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~356'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 194.554 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~354 182 COMB LC_X23_Y18_N4 6 " "Info: 182: + IC(0.000 ns) + CELL(0.178 ns) = 194.554 ns; Loc. = LC_X23_Y18_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~354'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 194.762 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~344 183 COMB LC_X23_Y18_N9 6 " "Info: 183: + IC(0.000 ns) + CELL(0.208 ns) = 194.762 ns; Loc. = LC_X23_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~344'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 194.898 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~334 184 COMB LC_X23_Y17_N4 6 " "Info: 184: + IC(0.000 ns) + CELL(0.136 ns) = 194.898 ns; Loc. = LC_X23_Y17_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~334'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 195.106 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~324 185 COMB LC_X23_Y17_N9 6 " "Info: 185: + IC(0.000 ns) + CELL(0.208 ns) = 195.106 ns; Loc. = LC_X23_Y17_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~324'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 195.242 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~314 186 COMB LC_X23_Y16_N4 5 " "Info: 186: + IC(0.000 ns) + CELL(0.136 ns) = 195.242 ns; Loc. = LC_X23_Y16_N4; Fanout = 5; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~314'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 195.863 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~303 187 COMB LC_X23_Y16_N9 30 " "Info: 187: + IC(0.000 ns) + CELL(0.621 ns) = 195.863 ns; Loc. = LC_X23_Y16_N9; Fanout = 30; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_6fc:add_sub_28\|add_sub_cella\[0\]~303'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 } "NODE_NAME" } } { "db/add_sub_6fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_6fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.291 ns) + CELL(0.590 ns) 198.744 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[898\]~18906 188 COMB LC_X22_Y19_N4 4 " "Info: 188: + IC(2.291 ns) + CELL(0.590 ns) = 198.744 ns; Loc. = LC_X22_Y19_N4; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[898\]~18906'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.881 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.564 ns) 200.893 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~368 189 COMB LC_X24_Y21_N8 2 " "Info: 189: + IC(1.585 ns) + CELL(0.564 ns) = 200.893 ns; Loc. = LC_X24_Y21_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~368'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.149 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 201.164 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~366 190 COMB LC_X24_Y21_N9 6 " "Info: 190: + IC(0.000 ns) + CELL(0.271 ns) = 201.164 ns; Loc. = LC_X24_Y21_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~366'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 201.300 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~356 191 COMB LC_X24_Y20_N4 6 " "Info: 191: + IC(0.000 ns) + CELL(0.136 ns) = 201.300 ns; Loc. = LC_X24_Y20_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~356'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 201.508 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~346 192 COMB LC_X24_Y20_N9 6 " "Info: 192: + IC(0.000 ns) + CELL(0.208 ns) = 201.508 ns; Loc. = LC_X24_Y20_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~346'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 201.644 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~336 193 COMB LC_X24_Y19_N4 6 " "Info: 193: + IC(0.000 ns) + CELL(0.136 ns) = 201.644 ns; Loc. = LC_X24_Y19_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 201.852 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~326 194 COMB LC_X24_Y19_N9 6 " "Info: 194: + IC(0.000 ns) + CELL(0.208 ns) = 201.852 ns; Loc. = LC_X24_Y19_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~326'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 201.988 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~316 195 COMB LC_X24_Y18_N4 1 " "Info: 195: + IC(0.000 ns) + CELL(0.136 ns) = 201.988 ns; Loc. = LC_X24_Y18_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~316'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 202.609 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~313 196 COMB LC_X24_Y18_N5 31 " "Info: 196: + IC(0.000 ns) + CELL(0.621 ns) = 202.609 ns; Loc. = LC_X24_Y18_N5; Fanout = 31; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_7fc:add_sub_29\|add_sub_cella\[0\]~313'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 } "NODE_NAME" } } { "db/add_sub_7fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_7fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.011 ns) + CELL(0.442 ns) 205.062 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[938\]~18851 197 COMB LC_X16_Y14_N0 4 " "Info: 197: + IC(2.011 ns) + CELL(0.442 ns) = 205.062 ns; Loc. = LC_X16_Y14_N0; Fanout = 4; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[938\]~18851'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.687 ns) + CELL(0.432 ns) 208.181 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~364COUT1 198 COMB LC_X25_Y20_N5 2 " "Info: 198: + IC(2.687 ns) + CELL(0.432 ns) = 208.181 ns; Loc. = LC_X25_Y20_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~364COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.119 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.261 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~362COUT1 199 COMB LC_X25_Y20_N6 2 " "Info: 199: + IC(0.000 ns) + CELL(0.080 ns) = 208.261 ns; Loc. = LC_X25_Y20_N6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~362COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.341 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~360COUT1 200 COMB LC_X25_Y20_N7 2 " "Info: 200: + IC(0.000 ns) + CELL(0.080 ns) = 208.341 ns; Loc. = LC_X25_Y20_N7; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~360COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 208.421 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~358COUT1 201 COMB LC_X25_Y20_N8 2 " "Info: 201: + IC(0.000 ns) + CELL(0.080 ns) = 208.421 ns; Loc. = LC_X25_Y20_N8; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~358COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.258 ns) 208.679 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~356 202 COMB LC_X25_Y20_N9 6 " "Info: 202: + IC(0.000 ns) + CELL(0.258 ns) = 208.679 ns; Loc. = LC_X25_Y20_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~356'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.258 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 208.815 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~346 203 COMB LC_X25_Y19_N4 6 " "Info: 203: + IC(0.000 ns) + CELL(0.136 ns) = 208.815 ns; Loc. = LC_X25_Y19_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~346'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 209.023 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~336 204 COMB LC_X25_Y19_N9 6 " "Info: 204: + IC(0.000 ns) + CELL(0.208 ns) = 209.023 ns; Loc. = LC_X25_Y19_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~336'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 209.159 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~326 205 COMB LC_X25_Y18_N4 1 " "Info: 205: + IC(0.000 ns) + CELL(0.136 ns) = 209.159 ns; Loc. = LC_X25_Y18_N4; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~326'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 209.780 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~323 206 COMB LC_X25_Y18_N5 32 " "Info: 206: + IC(0.000 ns) + CELL(0.621 ns) = 209.780 ns; Loc. = LC_X25_Y18_N5; Fanout = 32; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_8fc:add_sub_30\|add_sub_cella\[0\]~323'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 } "NODE_NAME" } } { "db/add_sub_8fc.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_8fc.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(0.442 ns) 212.652 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[967\]~18890 207 COMB LC_X26_Y19_N5 2 " "Info: 207: + IC(2.430 ns) + CELL(0.442 ns) = 212.652 ns; Loc. = LC_X26_Y19_N5; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|StageOut\[967\]~18890'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.872 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 } "NODE_NAME" } } { "db/alt_u_div_2ue.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/alt_u_div_2ue.tdf" 139 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.423 ns) 214.731 ns result\[0\]~7397COUT0 208 COMB LC_X30_Y20_N2 1 " "Info: 208: + IC(1.656 ns) + CELL(0.423 ns) = 214.731 ns; Loc. = LC_X30_Y20_N2; Fanout = 1; COMB Node = 'result\[0\]~7397COUT0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.079 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 result[0]~7397COUT0 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 214.809 ns result\[0\]~7394COUT0 209 COMB LC_X30_Y20_N3 1 " "Info: 209: + IC(0.000 ns) + CELL(0.078 ns) = 214.809 ns; Loc. = LC_X30_Y20_N3; Fanout = 1; COMB Node = 'result\[0\]~7394COUT0'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { result[0]~7397COUT0 result[0]~7394COUT0 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 214.987 ns result\[0\]~7391 210 COMB LC_X30_Y20_N4 1 " "Info: 210: + IC(0.000 ns) + CELL(0.178 ns) = 214.987 ns; Loc. = LC_X30_Y20_N4; Fanout = 1; COMB Node = 'result\[0\]~7391'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { result[0]~7394COUT0 result[0]~7391 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 215.195 ns result\[0\]~7376 211 COMB LC_X30_Y20_N9 1 " "Info: 211: + IC(0.000 ns) + CELL(0.208 ns) = 215.195 ns; Loc. = LC_X30_Y20_N9; Fanout = 1; COMB Node = 'result\[0\]~7376'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { result[0]~7391 result[0]~7376 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 215.331 ns result\[0\]~7361 212 COMB LC_X30_Y19_N4 1 " "Info: 212: + IC(0.000 ns) + CELL(0.136 ns) = 215.331 ns; Loc. = LC_X30_Y19_N4; Fanout = 1; COMB Node = 'result\[0\]~7361'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { result[0]~7376 result[0]~7361 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 215.539 ns result\[0\]~7346 213 COMB LC_X30_Y19_N9 1 " "Info: 213: + IC(0.000 ns) + CELL(0.208 ns) = 215.539 ns; Loc. = LC_X30_Y19_N9; Fanout = 1; COMB Node = 'result\[0\]~7346'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { result[0]~7361 result[0]~7346 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 215.675 ns result\[0\]~7331 214 COMB LC_X30_Y18_N4 1 " "Info: 214: + IC(0.000 ns) + CELL(0.136 ns) = 215.675 ns; Loc. = LC_X30_Y18_N4; Fanout = 1; COMB Node = 'result\[0\]~7331'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { result[0]~7346 result[0]~7331 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.839 ns) 216.514 ns result\[0\] 215 REG LC_X30_Y18_N6 1 " "Info: 215: + IC(0.000 ns) + CELL(0.839 ns) = 216.514 ns; Loc. = LC_X30_Y18_N6; Fanout = 1; REG Node = 'result\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { result[0]~7331 result[0] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "68.701 ns ( 31.73 % ) " "Info: Total cell delay = 68.701 ns ( 31.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "147.813 ns ( 68.27 % ) " "Info: Total interconnect delay = 147.813 ns ( 68.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "216.514 ns" { MUL_DB[27] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 result[0]~7397COUT0 result[0]~7394COUT0 result[0]~7391 result[0]~7376 result[0]~7361 result[0]~7346 result[0]~7331 result[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "216.514 ns" { MUL_DB[27] {} MUL_DB[27]~out0 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 {} lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 {} result[0]~7397COUT0 {} result[0]~7394COUT0 {} result[0]~7391 {} result[0]~7376 {} result[0]~7361 {} result[0]~7346 {} result[0]~7331 {} result[0] {} } { 0.000ns 0.000ns 11.426ns 1.264ns 3.187ns 2.842ns 4.141ns 2.146ns 3.016ns 2.165ns 1.969ns 2.955ns 0.430ns 2.007ns 1.173ns 0.000ns 0.000ns 0.464ns 1.241ns 0.000ns 0.000ns 0.000ns 1.267ns 2.524ns 0.000ns 1.115ns 1.255ns 0.000ns 1.281ns 1.565ns 0.000ns 0.000ns 0.000ns 1.356ns 1.541ns 0.000ns 0.895ns 2.978ns 0.000ns 0.000ns 0.000ns 2.525ns 2.982ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.360ns 1.937ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.732ns 1.534ns 0.000ns 1.997ns 2.028ns 0.000ns 0.000ns 0.000ns 2.383ns 1.916ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.432ns 2.372ns 0.000ns 0.000ns 0.000ns 0.000ns 2.293ns 1.691ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.709ns 1.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.295ns 2.029ns 0.000ns 0.000ns 0.000ns 1.567ns 1.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.707ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 1.936ns 1.295ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.306ns 2.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.232ns 1.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.577ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.988ns 3.095ns 0.000ns 0.000ns 0.000ns 0.000ns 1.742ns 2.188ns 0.000ns 0.000ns 0.000ns 0.000ns 1.960ns 2.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.879ns 2.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.083ns 2.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.291ns 1.585ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.011ns 2.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.430ns 1.656ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.114ns 0.292ns 0.432ns 0.080ns 0.608ns 0.590ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.718ns 0.621ns 0.590ns 0.575ns 0.608ns 0.114ns 0.423ns 0.078ns 0.178ns 0.621ns 0.292ns 0.718ns 0.621ns 0.590ns 0.564ns 0.078ns 0.178ns 0.621ns 0.292ns 0.432ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.432ns 0.608ns 0.292ns 0.564ns 0.271ns 0.136ns 0.621ns 0.114ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.590ns 0.718ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.442ns 0.838ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.838ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.692ns 0.136ns 0.208ns 0.136ns 0.621ns 0.292ns 0.575ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.432ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.564ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.564ns 0.271ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 7.730 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk\" to destination register is 7.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns working 2 REG LC_X8_Y13_N2 64 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N2; Fanout = 64; REG Node = 'working'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { Clk working } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.584 ns) + CELL(0.711 ns) 7.730 ns result\[0\] 3 REG LC_X30_Y18_N6 1 " "Info: 3: + IC(3.584 ns) + CELL(0.711 ns) = 7.730 ns; Loc. = LC_X30_Y18_N6; Fanout = 1; REG Node = 'result\[0\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.295 ns" { working result[0] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.30 % ) " "Info: Total cell delay = 3.115 ns ( 40.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.615 ns ( 59.70 % ) " "Info: Total interconnect delay = 4.615 ns ( 59.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { Clk working result[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { Clk {} Clk~out0 {} working {} result[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "216.514 ns" { MUL_DB[27] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 result[0]~7397COUT0 result[0]~7394COUT0 result[0]~7391 result[0]~7376 result[0]~7361 result[0]~7346 result[0]~7331 result[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "216.514 ns" { MUL_DB[27] {} MUL_DB[27]~out0 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[792]~1381 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[693]~1383 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[594]~446 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[495]~1388 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[396]~1390 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[297]~1392 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|sel[198]~830 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[99]~1397 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[0]~1398 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[0]~18425 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|selnose[33]~1399 {} lpm_divide:Mod0|lpm_divide_g0m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[32]~19141 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~48COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~46COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5dc:add_sub_2|add_sub_cella[0]~43 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[64]~18484 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~60COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~58COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~56COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6dc:add_sub_3|add_sub_cella[0]~53 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[98]~18456 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~68 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7dc:add_sub_4|add_sub_cella[0]~65 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[132]~18428 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~76COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8dc:add_sub_5|add_sub_cella[0]~73 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[161]~18542 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~94 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~92 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~90 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_9dc:add_sub_6|add_sub_cella[0]~83 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[195]~18516 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~102 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_adc:add_sub_7|add_sub_cella[0]~93 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[225]~18595 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~118 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~116 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~114 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_bdc:add_sub_8|add_sub_cella[0]~103 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[256]~18643 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~132COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~130COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~128COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~126 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~116 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_jec:add_sub_9|add_sub_cella[0]~113 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[288]~18666 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~144COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~142COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~140COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~138COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~136 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~126 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_kec:add_sub_10|add_sub_cella[0]~123 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[322]~18645 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~152COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_lec:add_sub_11|add_sub_cella[0]~149 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[356]~18623 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~160 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~158 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~148 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_mec:add_sub_12|add_sub_cella[0]~143 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[385]~18710 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~178COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~176COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~174COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~172COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~160 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_nec:add_sub_13|add_sub_cella[0]~153 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[420]~18670 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~184COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~182COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[450]~18731 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~200COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~198COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~196COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~194COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~192 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~182 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_pec:add_sub_15|add_sub_cella[0]~173 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[480]~18783 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~216 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~212 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~202 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~192 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_qec:add_sub_16|add_sub_cella[0]~183 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[514]~18768 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~224 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~204 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_rec:add_sub_17|add_sub_cella[0]~193 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[544]~18814 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~240 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~238 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~234 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~224 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~214 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_sec:add_sub_18|add_sub_cella[0]~203 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[579]~18786 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~246 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~226 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~216 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_tec:add_sub_19|add_sub_cella[0]~213 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[608]~18841 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~264COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~262COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~260COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~258COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~256 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~246 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~236 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~226 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_uec:add_sub_20|add_sub_cella[0]~223 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[645]~18788 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~266 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~264 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~262 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~260 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~258 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~248 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~238 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_vec:add_sub_21|add_sub_cella[0]~233 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[673]~18854 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~286COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~284COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~282COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~280COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~278 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~268 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~258 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~248 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_0fc:add_sub_22|add_sub_cella[0]~243 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[715]~18720 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~278COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~276COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~274COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~272COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~270 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~260 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_1fc:add_sub_23|add_sub_cella[0]~253 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[742]~18820 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~300 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~290 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~280 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~270 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_2fc:add_sub_24|add_sub_cella[0]~263 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[774]~18834 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~312 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~302 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~292 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~282 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_3fc:add_sub_25|add_sub_cella[0]~273 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[805]~18858 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~326COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~324COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~322 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~312 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~302 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~292 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_4fc:add_sub_26|add_sub_cella[0]~283 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[836]~18878 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~340COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~338COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~336COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~334 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~324 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~314 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~304 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_5fc:add_sub_27|add_sub_cella[0]~293 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[864]~18909 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~360 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~358 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~354 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~344 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~334 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~324 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~314 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_6fc:add_sub_28|add_sub_cella[0]~303 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[898]~18906 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~368 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~366 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~346 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~336 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~326 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~316 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_7fc:add_sub_29|add_sub_cella[0]~313 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[938]~18851 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~364COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~362COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~360COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~358COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~356 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~346 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~336 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~326 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_8fc:add_sub_30|add_sub_cella[0]~323 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|StageOut[967]~18890 {} result[0]~7397COUT0 {} result[0]~7394COUT0 {} result[0]~7391 {} result[0]~7376 {} result[0]~7361 {} result[0]~7346 {} result[0]~7331 {} result[0] {} } { 0.000ns 0.000ns 11.426ns 1.264ns 3.187ns 2.842ns 4.141ns 2.146ns 3.016ns 2.165ns 1.969ns 2.955ns 0.430ns 2.007ns 1.173ns 0.000ns 0.000ns 0.464ns 1.241ns 0.000ns 0.000ns 0.000ns 1.267ns 2.524ns 0.000ns 1.115ns 1.255ns 0.000ns 1.281ns 1.565ns 0.000ns 0.000ns 0.000ns 1.356ns 1.541ns 0.000ns 0.895ns 2.978ns 0.000ns 0.000ns 0.000ns 2.525ns 2.982ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.360ns 1.937ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.732ns 1.534ns 0.000ns 1.997ns 2.028ns 0.000ns 0.000ns 0.000ns 2.383ns 1.916ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.432ns 2.372ns 0.000ns 0.000ns 0.000ns 0.000ns 2.293ns 1.691ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.709ns 1.648ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.295ns 2.029ns 0.000ns 0.000ns 0.000ns 1.567ns 1.856ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.707ns 1.273ns 0.000ns 0.000ns 0.000ns 0.000ns 1.936ns 1.295ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.306ns 2.607ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.232ns 1.983ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.577ns 2.010ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.988ns 3.095ns 0.000ns 0.000ns 0.000ns 0.000ns 1.742ns 2.188ns 0.000ns 0.000ns 0.000ns 0.000ns 1.960ns 2.864ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.879ns 2.253ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.083ns 2.686ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.291ns 1.585ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.011ns 2.687ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.430ns 1.656ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 1.475ns 0.292ns 0.114ns 0.292ns 0.292ns 0.114ns 0.114ns 0.442ns 0.292ns 0.114ns 0.292ns 0.114ns 0.292ns 0.432ns 0.080ns 0.608ns 0.590ns 0.432ns 0.080ns 0.080ns 0.608ns 0.292ns 0.718ns 0.621ns 0.590ns 0.575ns 0.608ns 0.114ns 0.423ns 0.078ns 0.178ns 0.621ns 0.292ns 0.718ns 0.621ns 0.590ns 0.564ns 0.078ns 0.178ns 0.621ns 0.292ns 0.432ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.432ns 0.608ns 0.292ns 0.564ns 0.271ns 0.136ns 0.621ns 0.114ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.258ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.590ns 0.718ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.442ns 0.838ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.575ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.621ns 0.590ns 0.838ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.692ns 0.136ns 0.208ns 0.136ns 0.621ns 0.292ns 0.575ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.432ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.564ns 0.078ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.590ns 0.564ns 0.271ns 0.136ns 0.208ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.432ns 0.080ns 0.080ns 0.080ns 0.258ns 0.136ns 0.208ns 0.136ns 0.621ns 0.442ns 0.423ns 0.078ns 0.178ns 0.208ns 0.136ns 0.208ns 0.136ns 0.839ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.730 ns" { Clk working result[0] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.730 ns" { Clk {} Clk~out0 {} working {} result[0] {} } { 0.000ns 0.000ns 1.031ns 3.584ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk MUL_DC\[10\] finish 13.954 ns register " "Info: tco from clock \"Clk\" to destination pin \"MUL_DC\[10\]\" through register \"finish\" is 13.954 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk source 3.178 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to source register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns finish 2 REG LC_X31_Y15_N3 99 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X31_Y15_N3; Fanout = 99; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { Clk finish } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} finish {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.552 ns + Longest register pin " "Info: + Longest register to pin delay is 10.552 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns finish 1 REG LC_X31_Y15_N3 99 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X31_Y15_N3; Fanout = 99; REG Node = 'finish'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { finish } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.160 ns) + CELL(0.292 ns) 4.452 ns MUL_DC~1866 2 COMB LC_X23_Y14_N7 1 " "Info: 2: + IC(4.160 ns) + CELL(0.292 ns) = 4.452 ns; Loc. = LC_X23_Y14_N7; Fanout = 1; COMB Node = 'MUL_DC~1866'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { finish MUL_DC~1866 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.976 ns) + CELL(2.124 ns) 10.552 ns MUL_DC\[10\] 3 PIN PIN_19 0 " "Info: 3: + IC(3.976 ns) + CELL(2.124 ns) = 10.552 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'MUL_DC\[10\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { MUL_DC~1866 MUL_DC[10] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.416 ns ( 22.90 % ) " "Info: Total cell delay = 2.416 ns ( 22.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.136 ns ( 77.10 % ) " "Info: Total interconnect delay = 8.136 ns ( 77.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.552 ns" { finish MUL_DC~1866 MUL_DC[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.552 ns" { finish {} MUL_DC~1866 {} MUL_DC[10] {} } { 0.000ns 4.160ns 3.976ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { Clk finish } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { Clk {} Clk~out0 {} finish {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "10.552 ns" { finish MUL_DC~1866 MUL_DC[10] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "10.552 ns" { finish {} MUL_DC~1866 {} MUL_DC[10] {} } { 0.000ns 4.160ns 3.976ns } { 0.000ns 0.292ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MUL_SelHL MUL_DC\[5\] 16.370 ns Longest " "Info: Longest tpd from source pin \"MUL_SelHL\" to destination pin \"MUL_DC\[5\]\" is 16.370 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns MUL_SelHL 1 PIN PIN_208 34 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_208; Fanout = 34; PIN Node = 'MUL_SelHL'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL_SelHL } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.372 ns) + CELL(0.442 ns) 9.289 ns MUL_DC~1861 2 COMB LC_X31_Y14_N2 1 " "Info: 2: + IC(7.372 ns) + CELL(0.442 ns) = 9.289 ns; Loc. = LC_X31_Y14_N2; Fanout = 1; COMB Node = 'MUL_DC~1861'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.814 ns" { MUL_SelHL MUL_DC~1861 } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.957 ns) + CELL(2.124 ns) 16.370 ns MUL_DC\[5\] 3 PIN PIN_17 0 " "Info: 3: + IC(4.957 ns) + CELL(2.124 ns) = 16.370 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'MUL_DC\[5\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.081 ns" { MUL_DC~1861 MUL_DC[5] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.041 ns ( 24.69 % ) " "Info: Total cell delay = 4.041 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.329 ns ( 75.31 % ) " "Info: Total interconnect delay = 12.329 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "16.370 ns" { MUL_SelHL MUL_DC~1861 MUL_DC[5] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "16.370 ns" { MUL_SelHL {} MUL_SelHL~out0 {} MUL_DC~1861 {} MUL_DC[5] {} } { 0.000ns 0.000ns 7.372ns 4.957ns } { 0.000ns 1.475ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "result\[17\] MUL_DA\[17\] Clk -0.363 ns register " "Info: th for register \"result\[17\]\" (data pin = \"MUL_DA\[17\]\", clock pin = \"Clk\") is -0.363 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk destination 7.791 ns + Longest register " "Info: + Longest clock path from clock \"Clk\" to destination register is 7.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clk 1 CLK PIN_29 66 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 66; CLK Node = 'Clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns working 2 REG LC_X8_Y13_N2 64 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N2; Fanout = 64; REG Node = 'working'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { Clk working } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.645 ns) + CELL(0.711 ns) 7.791 ns result\[17\] 3 REG LC_X22_Y17_N9 1 " "Info: 3: + IC(3.645 ns) + CELL(0.711 ns) = 7.791 ns; Loc. = LC_X22_Y17_N9; Fanout = 1; REG Node = 'result\[17\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.356 ns" { working result[17] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 39.98 % ) " "Info: Total cell delay = 3.115 ns ( 39.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.676 ns ( 60.02 % ) " "Info: Total interconnect delay = 4.676 ns ( 60.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { Clk working result[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { Clk {} Clk~out0 {} working {} result[17] {} } { 0.000ns 0.000ns 1.031ns 3.645ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.169 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.169 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns MUL_DA\[17\] 1 PIN PIN_153 43 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 43; PIN Node = 'MUL_DA\[17\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL_DA[17] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.995 ns) + CELL(0.575 ns) 6.039 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~194COUT1 2 COMB LC_X22_Y18_N2 2 " "Info: 2: + IC(3.995 ns) + CELL(0.575 ns) = 6.039 ns; Loc. = LC_X22_Y18_N2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~194COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.570 ns" { MUL_DA[17] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.119 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~192COUT1 3 COMB LC_X22_Y18_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 6.119 ns; Loc. = LC_X22_Y18_N3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~192COUT1'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.157 ns) 6.276 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~190 4 COMB LC_X22_Y18_N4 6 " "Info: 4: + IC(0.000 ns) + CELL(0.157 ns) = 6.276 ns; Loc. = LC_X22_Y18_N4; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~190'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.157 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.208 ns) 6.484 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~180 5 COMB LC_X22_Y18_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.208 ns) = 6.484 ns; Loc. = LC_X22_Y18_N9; Fanout = 6; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~180'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.208 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.136 ns) 6.620 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~170 6 COMB LC_X22_Y17_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.136 ns) = 6.620 ns; Loc. = LC_X22_Y17_N4; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~170'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 7.241 ns lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~163 7 COMB LC_X22_Y17_N7 16 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 7.241 ns; Loc. = LC_X22_Y17_N7; Fanout = 16; COMB Node = 'lpm_divide:Div0\|lpm_divide_d8m:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_2ue:divider\|add_sub_oec:add_sub_14\|add_sub_cella\[0\]~163'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 } "NODE_NAME" } } { "db/add_sub_oec.tdf" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/db/add_sub_oec.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.478 ns) 8.169 ns result\[17\] 8 REG LC_X22_Y17_N9 1 " "Info: 8: + IC(0.450 ns) + CELL(0.478 ns) = 8.169 ns; Loc. = LC_X22_Y17_N9; Fanout = 1; REG Node = 'result\[17\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 result[17] } "NODE_NAME" } } { "MUL.v" "" { Text "D:/编程/verilog HDL/cpu/new/MUL/MUL.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.724 ns ( 45.59 % ) " "Info: Total cell delay = 3.724 ns ( 45.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.445 ns ( 54.41 % ) " "Info: Total interconnect delay = 4.445 ns ( 54.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MUL_DA[17] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 result[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MUL_DA[17] {} MUL_DA[17]~out0 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 {} result[17] {} } { 0.000ns 0.000ns 3.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns } { 0.000ns 1.469ns 0.575ns 0.080ns 0.157ns 0.208ns 0.136ns 0.621ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.791 ns" { Clk working result[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.791 ns" { Clk {} Clk~out0 {} working {} result[17] {} } { 0.000ns 0.000ns 1.031ns 3.645ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.169 ns" { MUL_DA[17] lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 result[17] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "8.169 ns" { MUL_DA[17] {} MUL_DA[17]~out0 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~194COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~192COUT1 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~190 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~180 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~170 {} lpm_divide:Div0|lpm_divide_d8m:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_2ue:divider|add_sub_oec:add_sub_14|add_sub_cella[0]~163 {} result[17] {} } { 0.000ns 0.000ns 3.995ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.450ns } { 0.000ns 1.469ns 0.575ns 0.080ns 0.157ns 0.208ns 0.136ns 0.621ns 0.478ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "155 " "Info: Allocated 155 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 17 01:17:43 2010 " "Info: Processing ended: Sat Jul 17 01:17:43 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
