

================================================================
== Vitis HLS Report for 'IDCT2B64'
================================================================
* Date:           Mon Dec 22 13:39:41 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.412 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  16.665 ns|  16.665 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.20>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_63_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_63_val" [src/IDCT2.cpp:202]   --->   Operation 7 'read' 'in_63_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_62_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_62_val" [src/IDCT2.cpp:202]   --->   Operation 8 'read' 'in_62_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_61_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_61_val" [src/IDCT2.cpp:202]   --->   Operation 9 'read' 'in_61_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_60_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_60_val" [src/IDCT2.cpp:202]   --->   Operation 10 'read' 'in_60_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_59_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_59_val" [src/IDCT2.cpp:202]   --->   Operation 11 'read' 'in_59_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_58_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_58_val" [src/IDCT2.cpp:202]   --->   Operation 12 'read' 'in_58_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_57_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_57_val" [src/IDCT2.cpp:202]   --->   Operation 13 'read' 'in_57_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_56_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_56_val" [src/IDCT2.cpp:202]   --->   Operation 14 'read' 'in_56_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_55_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_55_val" [src/IDCT2.cpp:202]   --->   Operation 15 'read' 'in_55_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_54_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_54_val" [src/IDCT2.cpp:202]   --->   Operation 16 'read' 'in_54_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_53_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_53_val" [src/IDCT2.cpp:202]   --->   Operation 17 'read' 'in_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_52_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_52_val" [src/IDCT2.cpp:202]   --->   Operation 18 'read' 'in_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_51_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_51_val" [src/IDCT2.cpp:202]   --->   Operation 19 'read' 'in_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_50_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_50_val" [src/IDCT2.cpp:202]   --->   Operation 20 'read' 'in_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_49_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_49_val" [src/IDCT2.cpp:202]   --->   Operation 21 'read' 'in_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_48_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_48_val" [src/IDCT2.cpp:202]   --->   Operation 22 'read' 'in_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_47_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_47_val" [src/IDCT2.cpp:202]   --->   Operation 23 'read' 'in_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_46_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_46_val" [src/IDCT2.cpp:202]   --->   Operation 24 'read' 'in_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_45_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_45_val" [src/IDCT2.cpp:202]   --->   Operation 25 'read' 'in_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_44_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_44_val" [src/IDCT2.cpp:202]   --->   Operation 26 'read' 'in_44_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_43_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_43_val" [src/IDCT2.cpp:202]   --->   Operation 27 'read' 'in_43_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_42_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_42_val" [src/IDCT2.cpp:202]   --->   Operation 28 'read' 'in_42_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_41_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_41_val" [src/IDCT2.cpp:202]   --->   Operation 29 'read' 'in_41_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_40_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_40_val" [src/IDCT2.cpp:202]   --->   Operation 30 'read' 'in_40_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_39_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_39_val" [src/IDCT2.cpp:202]   --->   Operation 31 'read' 'in_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_38_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_38_val" [src/IDCT2.cpp:202]   --->   Operation 32 'read' 'in_38_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_37_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_37_val" [src/IDCT2.cpp:202]   --->   Operation 33 'read' 'in_37_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_36_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_36_val" [src/IDCT2.cpp:202]   --->   Operation 34 'read' 'in_36_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%in_35_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_35_val" [src/IDCT2.cpp:202]   --->   Operation 35 'read' 'in_35_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%in_34_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_34_val" [src/IDCT2.cpp:202]   --->   Operation 36 'read' 'in_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%in_33_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_33_val" [src/IDCT2.cpp:202]   --->   Operation 37 'read' 'in_33_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%in_32_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_32_val" [src/IDCT2.cpp:202]   --->   Operation 38 'read' 'in_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%in_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_31_val" [src/IDCT2.cpp:202]   --->   Operation 39 'read' 'in_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%in_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_30_val" [src/IDCT2.cpp:202]   --->   Operation 40 'read' 'in_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%in_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_29_val" [src/IDCT2.cpp:202]   --->   Operation 41 'read' 'in_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%in_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_28_val" [src/IDCT2.cpp:202]   --->   Operation 42 'read' 'in_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%in_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_27_val" [src/IDCT2.cpp:202]   --->   Operation 43 'read' 'in_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%in_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_26_val" [src/IDCT2.cpp:202]   --->   Operation 44 'read' 'in_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%in_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_25_val" [src/IDCT2.cpp:202]   --->   Operation 45 'read' 'in_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%in_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_24_val" [src/IDCT2.cpp:202]   --->   Operation 46 'read' 'in_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%in_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_23_val" [src/IDCT2.cpp:202]   --->   Operation 47 'read' 'in_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%in_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_22_val" [src/IDCT2.cpp:202]   --->   Operation 48 'read' 'in_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%in_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_21_val" [src/IDCT2.cpp:202]   --->   Operation 49 'read' 'in_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%in_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_20_val" [src/IDCT2.cpp:202]   --->   Operation 50 'read' 'in_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%in_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_19_val" [src/IDCT2.cpp:202]   --->   Operation 51 'read' 'in_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%in_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_18_val" [src/IDCT2.cpp:202]   --->   Operation 52 'read' 'in_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%in_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_17_val" [src/IDCT2.cpp:202]   --->   Operation 53 'read' 'in_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%in_16_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_16_val" [src/IDCT2.cpp:202]   --->   Operation 54 'read' 'in_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%in_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_15_val" [src/IDCT2.cpp:202]   --->   Operation 55 'read' 'in_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%in_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_14_val" [src/IDCT2.cpp:202]   --->   Operation 56 'read' 'in_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%in_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_13_val" [src/IDCT2.cpp:202]   --->   Operation 57 'read' 'in_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%in_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_12_val" [src/IDCT2.cpp:202]   --->   Operation 58 'read' 'in_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%in_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_11_val" [src/IDCT2.cpp:202]   --->   Operation 59 'read' 'in_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%in_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_10_val" [src/IDCT2.cpp:202]   --->   Operation 60 'read' 'in_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%in_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_9_val" [src/IDCT2.cpp:202]   --->   Operation 61 'read' 'in_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%in_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_8_val" [src/IDCT2.cpp:202]   --->   Operation 62 'read' 'in_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:202]   --->   Operation 63 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:202]   --->   Operation 64 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:202]   --->   Operation 65 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%in_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_4_val" [src/IDCT2.cpp:202]   --->   Operation 66 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:202]   --->   Operation 67 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:202]   --->   Operation 68 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:202]   --->   Operation 69 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:202]   --->   Operation 70 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [5/5] (2.20ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read, i26 %in_32_val_read, i32 %in_34_val_read, i32 %in_36_val_read, i32 %in_38_val_read, i32 %in_40_val_read, i32 %in_42_val_read, i32 %in_44_val_read, i32 %in_46_val_read, i32 %in_48_val_read, i32 %in_50_val_read, i32 %in_52_val_read, i32 %in_54_val_read, i32 %in_56_val_read, i32 %in_58_val_read, i32 %in_60_val_read, i32 %in_62_val_read" [src/IDCT2.cpp:239]   --->   Operation 71 'call' 'call_ret' <Predicate = true> <Delay = 2.20> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 72 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_1 = muxlogic i32 %in_27_val_read"   --->   Operation 72 'muxlogic' 'muxLogicI0_to_mul_ln244_1' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 73 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_1 = muxlogic i32 4294967259"   --->   Operation 73 'muxlogic' 'muxLogicI1_to_mul_ln244_1' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 74 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_5 = muxlogic i32 %in_43_val_read"   --->   Operation 74 'muxlogic' 'muxLogicI0_to_mul_ln245_5' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 75 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_5 = muxlogic i32 4294967205"   --->   Operation 75 'muxlogic' 'muxLogicI1_to_mul_ln245_5' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 76 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_6 = muxlogic i32 %in_45_val_read"   --->   Operation 76 'muxlogic' 'muxLogicI0_to_mul_ln245_6' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 77 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_6 = muxlogic i32 4294967206"   --->   Operation 77 'muxlogic' 'muxLogicI1_to_mul_ln245_6' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 78 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_1 = muxlogic i32 %in_51_val_read"   --->   Operation 78 'muxlogic' 'muxLogicI0_to_mul_ln246_1' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 79 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_1 = muxlogic i32 4294967223"   --->   Operation 79 'muxlogic' 'muxLogicI1_to_mul_ln246_1' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 80 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_7 = muxlogic i32 %in_27_val_read"   --->   Operation 80 'muxlogic' 'muxLogicI0_to_mul_ln244_7' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 81 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_7 = muxlogic i32 4294967206"   --->   Operation 81 'muxlogic' 'muxLogicI1_to_mul_ln244_7' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 82 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_3 = muxlogic i32 %in_51_val_read"   --->   Operation 82 'muxlogic' 'muxLogicI0_to_mul_ln246_3' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 83 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_3 = muxlogic i32 4294967225"   --->   Operation 83 'muxlogic' 'muxLogicI1_to_mul_ln246_3' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 84 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_4 = muxlogic i32 %in_53_val_read"   --->   Operation 84 'muxlogic' 'muxLogicI0_to_mul_ln246_4' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 85 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_4 = muxlogic i32 4294967210"   --->   Operation 85 'muxlogic' 'muxLogicI1_to_mul_ln246_4' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 86 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_17 = muxlogic i32 %in_31_val_read"   --->   Operation 86 'muxlogic' 'muxLogicI0_to_mul_ln244_17' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 87 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_17 = muxlogic i32 4294967252"   --->   Operation 87 'muxlogic' 'muxLogicI1_to_mul_ln244_17' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 88 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_8 = muxlogic i32 %in_11_val_read"   --->   Operation 88 'muxlogic' 'muxLogicI0_to_mul_ln243_8' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 89 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_8 = muxlogic i32 4294967212"   --->   Operation 89 'muxlogic' 'muxLogicI1_to_mul_ln243_8' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 90 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_22 = muxlogic i32 %in_25_val_read"   --->   Operation 90 'muxlogic' 'muxLogicI0_to_mul_ln244_22' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 91 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_22 = muxlogic i32 4294967208"   --->   Operation 91 'muxlogic' 'muxLogicI1_to_mul_ln244_22' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 92 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_23 = muxlogic i32 %in_27_val_read"   --->   Operation 92 'muxlogic' 'muxLogicI0_to_mul_ln244_23' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 93 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_23 = muxlogic i32 4294967217"   --->   Operation 93 'muxlogic' 'muxLogicI1_to_mul_ln244_23' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 94 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_21 = muxlogic i32 %in_63_val_read"   --->   Operation 94 'muxlogic' 'muxLogicI0_to_mul_ln246_21' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 95 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_21 = muxlogic i32 4294967255"   --->   Operation 95 'muxlogic' 'muxLogicI1_to_mul_ln246_21' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 96 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_22 = muxlogic i32 %in_53_val_read"   --->   Operation 96 'muxlogic' 'muxLogicI0_to_mul_ln246_22' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 97 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_22 = muxlogic i32 4294967244"   --->   Operation 97 'muxlogic' 'muxLogicI1_to_mul_ln246_22' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 98 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_32 = muxlogic i32 %in_27_val_read"   --->   Operation 98 'muxlogic' 'muxLogicI0_to_mul_ln244_32' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 99 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_32 = muxlogic i32 4294967215"   --->   Operation 99 'muxlogic' 'muxLogicI1_to_mul_ln244_32' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 100 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_25 = muxlogic i32 %in_49_val_read"   --->   Operation 100 'muxlogic' 'muxLogicI0_to_mul_ln246_25' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 101 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_25 = muxlogic i32 4294967223"   --->   Operation 101 'muxlogic' 'muxLogicI1_to_mul_ln246_25' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 102 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_26 = muxlogic i32 %in_51_val_read"   --->   Operation 102 'muxlogic' 'muxLogicI0_to_mul_ln246_26' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 103 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_26 = muxlogic i32 4294967217"   --->   Operation 103 'muxlogic' 'muxLogicI1_to_mul_ln246_26' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 104 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_35 = muxlogic i32 %in_27_val_read"   --->   Operation 104 'muxlogic' 'muxLogicI0_to_mul_ln244_35' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 105 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_35 = muxlogic i32 4294967237"   --->   Operation 105 'muxlogic' 'muxLogicI1_to_mul_ln244_35' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 106 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_27 = muxlogic i32 %in_15_val_read"   --->   Operation 106 'muxlogic' 'muxLogicI0_to_mul_ln243_27' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 107 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_27 = muxlogic i32 4294967217"   --->   Operation 107 'muxlogic' 'muxLogicI1_to_mul_ln243_27' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 108 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_37 = muxlogic i32 %in_43_val_read"   --->   Operation 108 'muxlogic' 'muxLogicI0_to_mul_ln245_37' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 109 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_37 = muxlogic i32 4294967208"   --->   Operation 109 'muxlogic' 'muxLogicI1_to_mul_ln245_37' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 110 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_39 = muxlogic i32 %in_23_val_read"   --->   Operation 110 'muxlogic' 'muxLogicI0_to_mul_ln244_39' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 111 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_39 = muxlogic i32 4294967225"   --->   Operation 111 'muxlogic' 'muxLogicI1_to_mul_ln244_39' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 112 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_33 = muxlogic i32 %in_53_val_read"   --->   Operation 112 'muxlogic' 'muxLogicI0_to_mul_ln246_33' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 113 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_33 = muxlogic i32 4294967217"   --->   Operation 113 'muxlogic' 'muxLogicI1_to_mul_ln246_33' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 114 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_35 = muxlogic i32 %in_11_val_read"   --->   Operation 114 'muxlogic' 'muxLogicI0_to_mul_ln243_35' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 115 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_35 = muxlogic i32 4294967217"   --->   Operation 115 'muxlogic' 'muxLogicI1_to_mul_ln243_35' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 116 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_36 = muxlogic i32 %in_13_val_read"   --->   Operation 116 'muxlogic' 'muxLogicI0_to_mul_ln243_36' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 117 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_36 = muxlogic i32 4294967255"   --->   Operation 117 'muxlogic' 'muxLogicI1_to_mul_ln243_36' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 118 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_43 = muxlogic i32 %in_43_val_read"   --->   Operation 118 'muxlogic' 'muxLogicI0_to_mul_ln245_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 119 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_43 = muxlogic i32 4294967209"   --->   Operation 119 'muxlogic' 'muxLogicI1_to_mul_ln245_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 120 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_36 = muxlogic i32 %in_51_val_read"   --->   Operation 120 'muxlogic' 'muxLogicI0_to_mul_ln246_36' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 121 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_36 = muxlogic i32 4294967215"   --->   Operation 121 'muxlogic' 'muxLogicI1_to_mul_ln246_36' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 122 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_39 = muxlogic i32 %in_63_val_read"   --->   Operation 122 'muxlogic' 'muxLogicI0_to_mul_ln246_39' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 123 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_39 = muxlogic i32 4294967227"   --->   Operation 123 'muxlogic' 'muxLogicI1_to_mul_ln246_39' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 124 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_43 = muxlogic i32 %in_11_val_read"   --->   Operation 124 'muxlogic' 'muxLogicI0_to_mul_ln243_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 125 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_43 = muxlogic i32 4294967255"   --->   Operation 125 'muxlogic' 'muxLogicI1_to_mul_ln243_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 126 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_52 = muxlogic i32 %in_43_val_read"   --->   Operation 126 'muxlogic' 'muxLogicI0_to_mul_ln245_52' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 127 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_52 = muxlogic i32 4294967210"   --->   Operation 127 'muxlogic' 'muxLogicI1_to_mul_ln245_52' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 128 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_43 = muxlogic i32 %in_63_val_read"   --->   Operation 128 'muxlogic' 'muxLogicI0_to_mul_ln246_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 129 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_43 = muxlogic i32 4294967223"   --->   Operation 129 'muxlogic' 'muxLogicI1_to_mul_ln246_43' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 130 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_55 = muxlogic i32 %in_27_val_read"   --->   Operation 130 'muxlogic' 'muxLogicI0_to_mul_ln244_55' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 131 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_55 = muxlogic i32 4294967255"   --->   Operation 131 'muxlogic' 'muxLogicI1_to_mul_ln244_55' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 132 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_57 = muxlogic i32 %in_27_val_read"   --->   Operation 132 'muxlogic' 'muxLogicI0_to_mul_ln244_57' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 133 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_57 = muxlogic i32 4294967208"   --->   Operation 133 'muxlogic' 'muxLogicI1_to_mul_ln244_57' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 134 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_47 = muxlogic i32 %in_63_val_read"   --->   Operation 134 'muxlogic' 'muxLogicI0_to_mul_ln246_47' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 135 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_47 = muxlogic i32 4294967217"   --->   Operation 135 'muxlogic' 'muxLogicI1_to_mul_ln246_47' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 136 [1/1] (0.85ns)   --->   "%add_ln246_668 = add i32 %in_15_val_read, i32 %in_21_val_read" [src/IDCT2.cpp:246]   --->   Operation 136 'add' 'add_ln246_668' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_51 = muxlogic i32 %in_9_val_read"   --->   Operation 137 'muxlogic' 'muxLogicI0_to_mul_ln243_51' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 138 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_51 = muxlogic i32 4294967244"   --->   Operation 138 'muxlogic' 'muxLogicI1_to_mul_ln243_51' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 139 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_61 = muxlogic i32 %in_29_val_read"   --->   Operation 139 'muxlogic' 'muxLogicI0_to_mul_ln244_61' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 140 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_61 = muxlogic i32 4294967255"   --->   Operation 140 'muxlogic' 'muxLogicI1_to_mul_ln244_61' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 141 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_55 = muxlogic i32 %in_63_val_read"   --->   Operation 141 'muxlogic' 'muxLogicI0_to_mul_ln246_55' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 142 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_55 = muxlogic i32 4294967213"   --->   Operation 142 'muxlogic' 'muxLogicI1_to_mul_ln246_55' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 143 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_63 = muxlogic i32 %in_45_val_read"   --->   Operation 143 'muxlogic' 'muxLogicI0_to_mul_ln245_63' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 144 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_63 = muxlogic i32 4294967227"   --->   Operation 144 'muxlogic' 'muxLogicI1_to_mul_ln245_63' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 145 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_58 = muxlogic i32 %in_63_val_read"   --->   Operation 145 'muxlogic' 'muxLogicI0_to_mul_ln246_58' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 146 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_58 = muxlogic i32 4294967210"   --->   Operation 146 'muxlogic' 'muxLogicI1_to_mul_ln246_58' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 147 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_67 = muxlogic i32 %in_21_val_read"   --->   Operation 147 'muxlogic' 'muxLogicI0_to_mul_ln244_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 148 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_67 = muxlogic i32 4294967244"   --->   Operation 148 'muxlogic' 'muxLogicI1_to_mul_ln244_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 149 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_68 = muxlogic i32 %in_27_val_read"   --->   Operation 149 'muxlogic' 'muxLogicI0_to_mul_ln244_68' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 150 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_68 = muxlogic i32 4294967219"   --->   Operation 150 'muxlogic' 'muxLogicI1_to_mul_ln244_68' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 151 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_67 = muxlogic i32 %in_45_val_read"   --->   Operation 151 'muxlogic' 'muxLogicI0_to_mul_ln245_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 152 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_67 = muxlogic i32 4294967259"   --->   Operation 152 'muxlogic' 'muxLogicI1_to_mul_ln245_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 153 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_63 = muxlogic i32 %in_63_val_read"   --->   Operation 153 'muxlogic' 'muxLogicI0_to_mul_ln246_63' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 154 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_63 = muxlogic i32 4294967208"   --->   Operation 154 'muxlogic' 'muxLogicI1_to_mul_ln246_63' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 155 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_62 = muxlogic i32 %in_11_val_read"   --->   Operation 155 'muxlogic' 'muxLogicI0_to_mul_ln243_62' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 156 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_62 = muxlogic i32 4294967210"   --->   Operation 156 'muxlogic' 'muxLogicI1_to_mul_ln243_62' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 157 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_73 = muxlogic i32 %in_29_val_read"   --->   Operation 157 'muxlogic' 'muxLogicI0_to_mul_ln244_73' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 158 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_73 = muxlogic i32 4294967209"   --->   Operation 158 'muxlogic' 'muxLogicI1_to_mul_ln244_73' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 159 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_74 = muxlogic i32 %in_29_val_read"   --->   Operation 159 'muxlogic' 'muxLogicI0_to_mul_ln244_74' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 160 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_74 = muxlogic i32 4294967259"   --->   Operation 160 'muxlogic' 'muxLogicI1_to_mul_ln244_74' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 161 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_67 = muxlogic i32 %in_63_val_read"   --->   Operation 161 'muxlogic' 'muxLogicI0_to_mul_ln246_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 162 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_67 = muxlogic i32 4294967206"   --->   Operation 162 'muxlogic' 'muxLogicI1_to_mul_ln246_67' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 163 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_75 = muxlogic i32 %in_27_val_read"   --->   Operation 163 'muxlogic' 'muxLogicI0_to_mul_ln244_75' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 164 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_75 = muxlogic i32 4294967213"   --->   Operation 164 'muxlogic' 'muxLogicI1_to_mul_ln244_75' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 165 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_73 = muxlogic i32 %in_63_val_read"   --->   Operation 165 'muxlogic' 'muxLogicI0_to_mul_ln246_73' <Predicate = true> <Delay = 1.75>
ST_1 : Operation 166 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_73 = muxlogic i32 4294967205"   --->   Operation 166 'muxlogic' 'muxLogicI1_to_mul_ln246_73' <Predicate = true> <Delay = 1.75>

State 2 <SV = 1> <Delay = 2.41>
ST_2 : Operation 167 [4/5] (2.41ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read, i26 %in_32_val_read, i32 %in_34_val_read, i32 %in_36_val_read, i32 %in_38_val_read, i32 %in_40_val_read, i32 %in_42_val_read, i32 %in_44_val_read, i32 %in_46_val_read, i32 %in_48_val_read, i32 %in_50_val_read, i32 %in_52_val_read, i32 %in_54_val_read, i32 %in_56_val_read, i32 %in_58_val_read, i32 %in_60_val_read, i32 %in_62_val_read" [src/IDCT2.cpp:239]   --->   Operation 167 'call' 'call_ret' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243)   --->   "%shl_ln243 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 168 'shl' 'shl_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln243_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 169 'shl' 'shl_ln243_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln243 = sub i32 %shl_ln243, i32 %shl_ln243_1" [src/IDCT2.cpp:243]   --->   Operation 170 'sub' 'sub_ln243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%shl_ln244_12 = shl i32 %in_27_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 171 'shl' 'shl_ln244_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln244_13 = shl i32 %in_27_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 172 'shl' 'shl_ln244_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln244_14 = shl i32 %in_29_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 173 'shl' 'shl_ln244_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln246_1 = shl i32 %in_51_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 174 'shl' 'shl_ln246_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln244 = muxlogic i32 %in_23_val_read"   --->   Operation 175 'muxlogic' 'muxLogicI0_to_mul_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln244 = muxlogic i32 4294967285"   --->   Operation 176 'muxlogic' 'muxLogicI1_to_mul_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 177 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln244 = mul i32 %in_23_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 177 'mul' 'mul_ln244' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_1 = muxlogic i32 %in_27_val_read"   --->   Operation 178 'muxlogic' 'muxLogicI0_to_mul_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 179 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_1 = muxlogic i32 4294967259"   --->   Operation 179 'muxlogic' 'muxLogicI1_to_mul_ln244_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 180 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_1 = mul i32 %in_27_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 180 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%shl_ln244_20 = shl i32 %in_29_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 181 'shl' 'shl_ln244_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 182 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_2 = muxlogic i32 %in_31_val_read"   --->   Operation 182 'muxlogic' 'muxLogicI0_to_mul_ln244_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 183 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_2 = muxlogic i32 4294967237"   --->   Operation 183 'muxlogic' 'muxLogicI1_to_mul_ln244_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 184 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245 = muxlogic i32 %in_33_val_read"   --->   Operation 184 'muxlogic' 'muxLogicI0_to_mul_ln245' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 185 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245 = muxlogic i32 4294967227"   --->   Operation 185 'muxlogic' 'muxLogicI1_to_mul_ln245' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 186 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_1 = muxlogic i32 %in_35_val_read"   --->   Operation 186 'muxlogic' 'muxLogicI0_to_mul_ln245_1' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 187 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_1 = muxlogic i32 4294967219"   --->   Operation 187 'muxlogic' 'muxLogicI1_to_mul_ln245_1' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 188 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_2 = muxlogic i32 %in_37_val_read"   --->   Operation 188 'muxlogic' 'muxLogicI0_to_mul_ln245_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 189 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_2 = muxlogic i32 4294967213"   --->   Operation 189 'muxlogic' 'muxLogicI1_to_mul_ln245_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 190 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_3 = muxlogic i32 %in_39_val_read"   --->   Operation 190 'muxlogic' 'muxLogicI0_to_mul_ln245_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 191 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_3 = muxlogic i32 4294967209"   --->   Operation 191 'muxlogic' 'muxLogicI1_to_mul_ln245_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 192 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_4 = muxlogic i32 %in_41_val_read"   --->   Operation 192 'muxlogic' 'muxLogicI0_to_mul_ln245_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 193 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_4 = muxlogic i32 4294967206"   --->   Operation 193 'muxlogic' 'muxLogicI1_to_mul_ln245_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 194 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_5 = muxlogic i32 %in_43_val_read"   --->   Operation 194 'muxlogic' 'muxLogicI0_to_mul_ln245_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 195 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_5 = muxlogic i32 4294967205"   --->   Operation 195 'muxlogic' 'muxLogicI1_to_mul_ln245_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 196 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_5 = mul i32 %in_43_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 196 'mul' 'mul_ln245_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 197 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_6 = muxlogic i32 %in_45_val_read"   --->   Operation 197 'muxlogic' 'muxLogicI0_to_mul_ln245_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 198 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_6 = muxlogic i32 4294967206"   --->   Operation 198 'muxlogic' 'muxLogicI1_to_mul_ln245_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 199 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_6 = mul i32 %in_45_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 199 'mul' 'mul_ln245_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_7 = muxlogic i32 %in_47_val_read"   --->   Operation 200 'muxlogic' 'muxLogicI0_to_mul_ln245_7' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 201 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_7 = muxlogic i32 4294967210"   --->   Operation 201 'muxlogic' 'muxLogicI1_to_mul_ln245_7' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 202 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246 = muxlogic i32 %in_49_val_read"   --->   Operation 202 'muxlogic' 'muxLogicI0_to_mul_ln246' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 203 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246 = muxlogic i32 4294967215"   --->   Operation 203 'muxlogic' 'muxLogicI1_to_mul_ln246' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 204 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_1 = muxlogic i32 %in_51_val_read"   --->   Operation 204 'muxlogic' 'muxLogicI0_to_mul_ln246_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 205 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_1 = muxlogic i32 4294967223"   --->   Operation 205 'muxlogic' 'muxLogicI1_to_mul_ln246_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 206 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_1 = mul i32 %in_51_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 206 'mul' 'mul_ln246_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 207 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_2 = muxlogic i32 %in_57_val_read"   --->   Operation 207 'muxlogic' 'muxLogicI0_to_mul_ln246_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 208 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_2 = muxlogic i32 4294967252"   --->   Operation 208 'muxlogic' 'muxLogicI1_to_mul_ln246_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 209 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_3 = muxlogic i32 %in_17_val_read"   --->   Operation 209 'muxlogic' 'muxLogicI0_to_mul_ln244_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 210 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_3 = muxlogic i32 4294967252"   --->   Operation 210 'muxlogic' 'muxLogicI1_to_mul_ln244_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 211 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_4 = muxlogic i32 %in_21_val_read"   --->   Operation 211 'muxlogic' 'muxLogicI0_to_mul_ln244_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 212 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_4 = muxlogic i32 4294967219"   --->   Operation 212 'muxlogic' 'muxLogicI1_to_mul_ln244_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 213 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_5 = muxlogic i32 %in_23_val_read"   --->   Operation 213 'muxlogic' 'muxLogicI0_to_mul_ln244_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 214 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_5 = muxlogic i32 4294967210"   --->   Operation 214 'muxlogic' 'muxLogicI1_to_mul_ln244_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 215 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_6 = muxlogic i32 %in_25_val_read"   --->   Operation 215 'muxlogic' 'muxLogicI0_to_mul_ln244_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 216 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_6 = muxlogic i32 4294967206"   --->   Operation 216 'muxlogic' 'muxLogicI1_to_mul_ln244_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 217 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_7 = muxlogic i32 %in_27_val_read"   --->   Operation 217 'muxlogic' 'muxLogicI0_to_mul_ln244_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_7 = muxlogic i32 4294967206"   --->   Operation 218 'muxlogic' 'muxLogicI1_to_mul_ln244_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 219 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_7 = mul i32 %in_27_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 219 'mul' 'mul_ln244_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_8 = muxlogic i32 %in_29_val_read"   --->   Operation 220 'muxlogic' 'muxLogicI0_to_mul_ln244_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 221 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_8 = muxlogic i32 4294967213"   --->   Operation 221 'muxlogic' 'muxLogicI1_to_mul_ln244_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 222 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_9 = muxlogic i32 %in_31_val_read"   --->   Operation 222 'muxlogic' 'muxLogicI0_to_mul_ln244_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 223 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_9 = muxlogic i32 4294967225"   --->   Operation 223 'muxlogic' 'muxLogicI1_to_mul_ln244_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 224 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_8 = muxlogic i32 %in_35_val_read"   --->   Operation 224 'muxlogic' 'muxLogicI0_to_mul_ln245_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 225 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_8 = muxlogic i32 4294967259"   --->   Operation 225 'muxlogic' 'muxLogicI1_to_mul_ln245_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_19)   --->   "%shl_ln246_25 = shl i32 %in_51_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 226 'shl' 'shl_ln246_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 227 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_19 = sub i32 %shl_ln246_25, i32 %shl_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 227 'sub' 'sub_ln246_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns)   --->   "%shl_ln246_31 = shl i32 %in_63_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 228 'shl' 'shl_ln246_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%shl_ln246_32 = shl i32 %in_63_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 229 'shl' 'shl_ln246_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 230 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243 = muxlogic i32 %in_15_val_read"   --->   Operation 230 'muxlogic' 'muxLogicI0_to_mul_ln243' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 231 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243 = muxlogic i32 4294967219"   --->   Operation 231 'muxlogic' 'muxLogicI1_to_mul_ln243' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 232 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_10 = muxlogic i32 %in_17_val_read"   --->   Operation 232 'muxlogic' 'muxLogicI0_to_mul_ln244_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 233 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_10 = muxlogic i32 4294967208"   --->   Operation 233 'muxlogic' 'muxLogicI1_to_mul_ln244_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 234 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_11 = muxlogic i32 %in_19_val_read"   --->   Operation 234 'muxlogic' 'muxLogicI0_to_mul_ln244_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 235 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_11 = muxlogic i32 4294967206"   --->   Operation 235 'muxlogic' 'muxLogicI1_to_mul_ln244_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 236 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_12 = muxlogic i32 %in_21_val_read"   --->   Operation 236 'muxlogic' 'muxLogicI0_to_mul_ln244_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 237 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_12 = muxlogic i32 4294967215"   --->   Operation 237 'muxlogic' 'muxLogicI1_to_mul_ln244_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 238 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_13 = muxlogic i32 %in_25_val_read"   --->   Operation 238 'muxlogic' 'muxLogicI0_to_mul_ln244_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 239 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_13 = muxlogic i32 4294967259"   --->   Operation 239 'muxlogic' 'muxLogicI1_to_mul_ln244_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 240 [1/1] (0.85ns)   --->   "%sub_ln244_10 = sub i32 %in_27_val_read, i32 %shl_ln244_13" [src/IDCT2.cpp:244]   --->   Operation 240 'sub' 'sub_ln244_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 241 [1/1] (0.00ns)   --->   "%shl_ln244_23 = shl i32 %in_29_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 241 'shl' 'shl_ln244_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 242 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_3 = muxlogic i32 %in_51_val_read"   --->   Operation 242 'muxlogic' 'muxLogicI0_to_mul_ln246_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 243 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_3 = muxlogic i32 4294967225"   --->   Operation 243 'muxlogic' 'muxLogicI1_to_mul_ln246_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 244 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_3 = mul i32 %in_51_val_read, i32 4294967225" [src/IDCT2.cpp:246]   --->   Operation 244 'mul' 'mul_ln246_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_4 = muxlogic i32 %in_53_val_read"   --->   Operation 245 'muxlogic' 'muxLogicI0_to_mul_ln246_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 246 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_4 = muxlogic i32 4294967210"   --->   Operation 246 'muxlogic' 'muxLogicI1_to_mul_ln246_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_4 = mul i32 %in_53_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 247 'mul' 'mul_ln246_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_5 = muxlogic i32 %in_55_val_read"   --->   Operation 248 'muxlogic' 'muxLogicI0_to_mul_ln246_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 249 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_5 = muxlogic i32 4294967205"   --->   Operation 249 'muxlogic' 'muxLogicI1_to_mul_ln246_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 250 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_6 = muxlogic i32 %in_57_val_read"   --->   Operation 250 'muxlogic' 'muxLogicI0_to_mul_ln246_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 251 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_6 = muxlogic i32 4294967212"   --->   Operation 251 'muxlogic' 'muxLogicI1_to_mul_ln246_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 252 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_7 = muxlogic i32 %in_59_val_read"   --->   Operation 252 'muxlogic' 'muxLogicI0_to_mul_ln246_7' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 253 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_7 = muxlogic i32 4294967227"   --->   Operation 253 'muxlogic' 'muxLogicI1_to_mul_ln246_7' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 254 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_8 = muxlogic i32 %in_61_val_read"   --->   Operation 254 'muxlogic' 'muxLogicI0_to_mul_ln246_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 255 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_8 = muxlogic i32 4294967252"   --->   Operation 255 'muxlogic' 'muxLogicI1_to_mul_ln246_8' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 256 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_1 = muxlogic i32 %in_9_val_read"   --->   Operation 256 'muxlogic' 'muxLogicI0_to_mul_ln243_1' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 257 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_1 = muxlogic i32 4294967259"   --->   Operation 257 'muxlogic' 'muxLogicI1_to_mul_ln243_1' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 258 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_2 = muxlogic i32 %in_11_val_read"   --->   Operation 258 'muxlogic' 'muxLogicI0_to_mul_ln243_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 259 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_2 = muxlogic i32 4294967227"   --->   Operation 259 'muxlogic' 'muxLogicI1_to_mul_ln243_2' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 260 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_3 = muxlogic i32 %in_13_val_read"   --->   Operation 260 'muxlogic' 'muxLogicI0_to_mul_ln243_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 261 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_3 = muxlogic i32 4294967209"   --->   Operation 261 'muxlogic' 'muxLogicI1_to_mul_ln243_3' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 262 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_4 = muxlogic i32 %in_15_val_read"   --->   Operation 262 'muxlogic' 'muxLogicI0_to_mul_ln243_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 263 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_4 = muxlogic i32 4294967206"   --->   Operation 263 'muxlogic' 'muxLogicI1_to_mul_ln243_4' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 264 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_14 = muxlogic i32 %in_17_val_read"   --->   Operation 264 'muxlogic' 'muxLogicI0_to_mul_ln244_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 265 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_14 = muxlogic i32 4294967223"   --->   Operation 265 'muxlogic' 'muxLogicI1_to_mul_ln244_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 266 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_15 = muxlogic i32 %in_19_val_read"   --->   Operation 266 'muxlogic' 'muxLogicI0_to_mul_ln244_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 267 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_15 = muxlogic i32 4294967252"   --->   Operation 267 'muxlogic' 'muxLogicI1_to_mul_ln244_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_14)   --->   "%shl_ln244_29 = shl i32 %in_27_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 268 'shl' 'shl_ln244_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%shl_ln244_30 = shl i32 %in_27_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 269 'shl' 'shl_ln244_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_14 = sub i32 %shl_ln244_29, i32 %shl_ln244_30" [src/IDCT2.cpp:244]   --->   Operation 270 'sub' 'sub_ln244_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.85ns)   --->   "%sub_ln244_15 = sub i32 %sub_ln244_14, i32 %shl_ln244_13" [src/IDCT2.cpp:244]   --->   Operation 271 'sub' 'sub_ln244_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_17)   --->   "%shl_ln244_32 = shl i32 %in_29_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 272 'shl' 'shl_ln244_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 273 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_17 = sub i32 %shl_ln244_32, i32 %shl_ln244_23" [src/IDCT2.cpp:244]   --->   Operation 273 'sub' 'sub_ln244_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 274 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_9 = muxlogic i32 %in_41_val_read"   --->   Operation 274 'muxlogic' 'muxLogicI0_to_mul_ln245_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 275 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_9 = muxlogic i32 4294967212"   --->   Operation 275 'muxlogic' 'muxLogicI1_to_mul_ln245_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 276 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_10 = muxlogic i32 %in_43_val_read"   --->   Operation 276 'muxlogic' 'muxLogicI0_to_mul_ln245_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 277 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_10 = muxlogic i32 4294967206"   --->   Operation 277 'muxlogic' 'muxLogicI1_to_mul_ln245_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 278 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_11 = muxlogic i32 %in_45_val_read"   --->   Operation 278 'muxlogic' 'muxLogicI0_to_mul_ln245_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 279 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_11 = muxlogic i32 4294967217"   --->   Operation 279 'muxlogic' 'muxLogicI1_to_mul_ln245_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 280 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_12 = muxlogic i32 %in_47_val_read"   --->   Operation 280 'muxlogic' 'muxLogicI0_to_mul_ln245_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 281 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_12 = muxlogic i32 4294967244"   --->   Operation 281 'muxlogic' 'muxLogicI1_to_mul_ln245_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 282 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_5 = muxlogic i32 %in_9_val_read"   --->   Operation 282 'muxlogic' 'muxLogicI0_to_mul_ln243_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 283 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_5 = muxlogic i32 4294967227"   --->   Operation 283 'muxlogic' 'muxLogicI1_to_mul_ln243_5' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 284 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_6 = muxlogic i32 %in_13_val_read"   --->   Operation 284 'muxlogic' 'muxLogicI0_to_mul_ln243_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 285 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_6 = muxlogic i32 4294967212"   --->   Operation 285 'muxlogic' 'muxLogicI1_to_mul_ln243_6' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 286 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln244_16 = muxlogic i32 %in_17_val_read"   --->   Operation 286 'muxlogic' 'muxLogicI0_to_mul_ln244_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln244_16 = muxlogic i32 4294967285"   --->   Operation 287 'muxlogic' 'muxLogicI1_to_mul_ln244_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 288 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln244_16 = mul i32 %in_17_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 288 'mul' 'mul_ln244_16' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln244_34 = shl i32 %in_19_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 289 'shl' 'shl_ln244_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%shl_ln244_37 = shl i32 %in_27_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 290 'shl' 'shl_ln244_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.85ns)   --->   "%sub_ln244_20 = sub i32 %shl_ln244_12, i32 %shl_ln244_37" [src/IDCT2.cpp:244]   --->   Operation 291 'sub' 'sub_ln244_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_17 = muxlogic i32 %in_31_val_read"   --->   Operation 292 'muxlogic' 'muxLogicI0_to_mul_ln244_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 293 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_17 = muxlogic i32 4294967252"   --->   Operation 293 'muxlogic' 'muxLogicI1_to_mul_ln244_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 294 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_17 = mul i32 %in_31_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 294 'mul' 'mul_ln244_17' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 295 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_13 = muxlogic i32 %in_33_val_read"   --->   Operation 295 'muxlogic' 'muxLogicI0_to_mul_ln245_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 296 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_13 = muxlogic i32 4294967217"   --->   Operation 296 'muxlogic' 'muxLogicI1_to_mul_ln245_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 297 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_14 = muxlogic i32 %in_35_val_read"   --->   Operation 297 'muxlogic' 'muxLogicI0_to_mul_ln245_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 298 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_14 = muxlogic i32 4294967205"   --->   Operation 298 'muxlogic' 'muxLogicI1_to_mul_ln245_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 299 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_15 = muxlogic i32 %in_37_val_read"   --->   Operation 299 'muxlogic' 'muxLogicI0_to_mul_ln245_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 300 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_15 = muxlogic i32 4294967219"   --->   Operation 300 'muxlogic' 'muxLogicI1_to_mul_ln245_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 301 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_16 = muxlogic i32 %in_39_val_read"   --->   Operation 301 'muxlogic' 'muxLogicI0_to_mul_ln245_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 302 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_16 = muxlogic i32 4294967255"   --->   Operation 302 'muxlogic' 'muxLogicI1_to_mul_ln245_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 303 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_9 = muxlogic i32 %in_55_val_read"   --->   Operation 303 'muxlogic' 'muxLogicI0_to_mul_ln246_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 304 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_9 = muxlogic i32 4294967237"   --->   Operation 304 'muxlogic' 'muxLogicI1_to_mul_ln246_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 305 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_10 = muxlogic i32 %in_57_val_read"   --->   Operation 305 'muxlogic' 'muxLogicI0_to_mul_ln246_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 306 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_10 = muxlogic i32 4294967210"   --->   Operation 306 'muxlogic' 'muxLogicI1_to_mul_ln246_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = sub i32 %in_23_val_read, i32 %in_11_val_read" [src/IDCT2.cpp:202]   --->   Operation 307 'sub' 'tmp2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 308 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %tmp2, i32 %in_47_val_read" [src/IDCT2.cpp:202]   --->   Operation 308 'add' 'tmp3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 309 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_8 = muxlogic i32 %in_11_val_read"   --->   Operation 309 'muxlogic' 'muxLogicI0_to_mul_ln243_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 310 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_8 = muxlogic i32 4294967212"   --->   Operation 310 'muxlogic' 'muxLogicI1_to_mul_ln243_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 311 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_8 = mul i32 %in_11_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 311 'mul' 'mul_ln243_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_23)   --->   "%shl_ln244_38 = shl i32 %in_19_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 312 'shl' 'shl_ln244_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_23 = sub i32 %shl_ln244_38, i32 %shl_ln244_34" [src/IDCT2.cpp:244]   --->   Operation 313 'sub' 'sub_ln244_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_19 = muxlogic i32 %in_29_val_read"   --->   Operation 314 'muxlogic' 'muxLogicI0_to_mul_ln244_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 315 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_19 = muxlogic i32 4294967206"   --->   Operation 315 'muxlogic' 'muxLogicI1_to_mul_ln244_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 316 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_18 = muxlogic i32 %in_47_val_read"   --->   Operation 316 'muxlogic' 'muxLogicI0_to_mul_ln245_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 317 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_18 = muxlogic i32 4294967227"   --->   Operation 317 'muxlogic' 'muxLogicI1_to_mul_ln245_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 318 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_12 = muxlogic i32 %in_49_val_read"   --->   Operation 318 'muxlogic' 'muxLogicI0_to_mul_ln246_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 319 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_12 = muxlogic i32 4294967206"   --->   Operation 319 'muxlogic' 'muxLogicI1_to_mul_ln246_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 320 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_13 = muxlogic i32 %in_51_val_read"   --->   Operation 320 'muxlogic' 'muxLogicI0_to_mul_ln246_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 321 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_13 = muxlogic i32 4294967219"   --->   Operation 321 'muxlogic' 'muxLogicI1_to_mul_ln246_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 322 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_9 = muxlogic i32 %in_7_val_read"   --->   Operation 322 'muxlogic' 'muxLogicI0_to_mul_ln243_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 323 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_9 = muxlogic i32 4294967219"   --->   Operation 323 'muxlogic' 'muxLogicI1_to_mul_ln243_9' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 324 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_10 = muxlogic i32 %in_9_val_read"   --->   Operation 324 'muxlogic' 'muxLogicI0_to_mul_ln243_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 325 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_10 = muxlogic i32 4294967206"   --->   Operation 325 'muxlogic' 'muxLogicI1_to_mul_ln243_10' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 326 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_21 = muxlogic i32 %in_23_val_read"   --->   Operation 326 'muxlogic' 'muxLogicI0_to_mul_ln244_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 327 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_21 = muxlogic i32 4294967244"   --->   Operation 327 'muxlogic' 'muxLogicI1_to_mul_ln244_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 328 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_22 = muxlogic i32 %in_25_val_read"   --->   Operation 328 'muxlogic' 'muxLogicI0_to_mul_ln244_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 329 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_22 = muxlogic i32 4294967208"   --->   Operation 329 'muxlogic' 'muxLogicI1_to_mul_ln244_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 330 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_22 = mul i32 %in_25_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 330 'mul' 'mul_ln244_22' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 331 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_23 = muxlogic i32 %in_27_val_read"   --->   Operation 331 'muxlogic' 'muxLogicI0_to_mul_ln244_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 332 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_23 = muxlogic i32 4294967217"   --->   Operation 332 'muxlogic' 'muxLogicI1_to_mul_ln244_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 333 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_23 = mul i32 %in_27_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 333 'mul' 'mul_ln244_23' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 334 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_19 = muxlogic i32 %in_41_val_read"   --->   Operation 334 'muxlogic' 'muxLogicI0_to_mul_ln245_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 335 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_19 = muxlogic i32 4294967223"   --->   Operation 335 'muxlogic' 'muxLogicI1_to_mul_ln245_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 336 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_20 = muxlogic i32 %in_45_val_read"   --->   Operation 336 'muxlogic' 'muxLogicI0_to_mul_ln245_20' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 337 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_20 = muxlogic i32 4294967237"   --->   Operation 337 'muxlogic' 'muxLogicI1_to_mul_ln245_20' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 338 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_14 = muxlogic i32 %in_59_val_read"   --->   Operation 338 'muxlogic' 'muxLogicI0_to_mul_ln246_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 339 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_14 = muxlogic i32 4294967209"   --->   Operation 339 'muxlogic' 'muxLogicI1_to_mul_ln246_14' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 340 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_15 = muxlogic i32 %in_61_val_read"   --->   Operation 340 'muxlogic' 'muxLogicI0_to_mul_ln246_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 341 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_15 = muxlogic i32 4294967215"   --->   Operation 341 'muxlogic' 'muxLogicI1_to_mul_ln246_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 342 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_11 = muxlogic i32 %in_5_val_read"   --->   Operation 342 'muxlogic' 'muxLogicI0_to_mul_ln243_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 343 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_11 = muxlogic i32 4294967252"   --->   Operation 343 'muxlogic' 'muxLogicI1_to_mul_ln243_11' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 344 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_12 = muxlogic i32 %in_7_val_read"   --->   Operation 344 'muxlogic' 'muxLogicI0_to_mul_ln243_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 345 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_12 = muxlogic i32 4294967208"   --->   Operation 345 'muxlogic' 'muxLogicI1_to_mul_ln243_12' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 346 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_13 = muxlogic i32 %in_9_val_read"   --->   Operation 346 'muxlogic' 'muxLogicI0_to_mul_ln243_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 347 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_13 = muxlogic i32 4294967223"   --->   Operation 347 'muxlogic' 'muxLogicI1_to_mul_ln243_13' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 348 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_24 = muxlogic i32 %in_21_val_read"   --->   Operation 348 'muxlogic' 'muxLogicI0_to_mul_ln244_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 349 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_24 = muxlogic i32 4294967225"   --->   Operation 349 'muxlogic' 'muxLogicI1_to_mul_ln244_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 350 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_25 = muxlogic i32 %in_23_val_read"   --->   Operation 350 'muxlogic' 'muxLogicI0_to_mul_ln244_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 351 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_25 = muxlogic i32 4294967206"   --->   Operation 351 'muxlogic' 'muxLogicI1_to_mul_ln244_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 352 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_21 = muxlogic i32 %in_35_val_read"   --->   Operation 352 'muxlogic' 'muxLogicI0_to_mul_ln245_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 353 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_21 = muxlogic i32 4294967255"   --->   Operation 353 'muxlogic' 'muxLogicI1_to_mul_ln245_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 354 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_22 = muxlogic i32 %in_37_val_read"   --->   Operation 354 'muxlogic' 'muxLogicI0_to_mul_ln245_22' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 355 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_22 = muxlogic i32 4294967209"   --->   Operation 355 'muxlogic' 'muxLogicI1_to_mul_ln245_22' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 356 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_23 = muxlogic i32 %in_39_val_read"   --->   Operation 356 'muxlogic' 'muxLogicI0_to_mul_ln245_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 357 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_23 = muxlogic i32 4294967219"   --->   Operation 357 'muxlogic' 'muxLogicI1_to_mul_ln245_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 358 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_16 = muxlogic i32 %in_51_val_read"   --->   Operation 358 'muxlogic' 'muxLogicI0_to_mul_ln246_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 359 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_16 = muxlogic i32 4294967227"   --->   Operation 359 'muxlogic' 'muxLogicI1_to_mul_ln246_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 360 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_17 = muxlogic i32 %in_53_val_read"   --->   Operation 360 'muxlogic' 'muxLogicI0_to_mul_ln246_17' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 361 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_17 = muxlogic i32 4294967206"   --->   Operation 361 'muxlogic' 'muxLogicI1_to_mul_ln246_17' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 362 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_18 = muxlogic i32 %in_55_val_read"   --->   Operation 362 'muxlogic' 'muxLogicI0_to_mul_ln246_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 363 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_18 = muxlogic i32 4294967244"   --->   Operation 363 'muxlogic' 'muxLogicI1_to_mul_ln246_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 364 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_15 = muxlogic i32 %in_7_val_read"   --->   Operation 364 'muxlogic' 'muxLogicI0_to_mul_ln243_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 365 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_15 = muxlogic i32 4294967206"   --->   Operation 365 'muxlogic' 'muxLogicI1_to_mul_ln243_15' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 366 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_16 = muxlogic i32 %in_9_val_read"   --->   Operation 366 'muxlogic' 'muxLogicI0_to_mul_ln243_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 367 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_16 = muxlogic i32 4294967252"   --->   Operation 367 'muxlogic' 'muxLogicI1_to_mul_ln243_16' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 368 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_26 = muxlogic i32 %in_19_val_read"   --->   Operation 368 'muxlogic' 'muxLogicI0_to_mul_ln244_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 369 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_26 = muxlogic i32 4294967219"   --->   Operation 369 'muxlogic' 'muxLogicI1_to_mul_ln244_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 370 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_27 = muxlogic i32 %in_21_val_read"   --->   Operation 370 'muxlogic' 'muxLogicI0_to_mul_ln244_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 371 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_27 = muxlogic i32 4294967212"   --->   Operation 371 'muxlogic' 'muxLogicI1_to_mul_ln244_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 372 [1/1] (0.00ns)   --->   "%shl_ln244_46 = shl i32 %in_27_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 372 'shl' 'shl_ln244_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 373 [1/1] (0.85ns)   --->   "%sub_ln244_42 = sub i32 %sub_ln244_14, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 373 'sub' 'sub_ln244_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 374 [1/1] (0.85ns)   --->   "%sub_ln244_44 = sub i32 %shl_ln244_14, i32 %shl_ln244_20" [src/IDCT2.cpp:244]   --->   Operation 374 'sub' 'sub_ln244_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 375 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_24 = muxlogic i32 %in_33_val_read"   --->   Operation 375 'muxlogic' 'muxLogicI0_to_mul_ln245_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 376 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_24 = muxlogic i32 4294967210"   --->   Operation 376 'muxlogic' 'muxLogicI1_to_mul_ln245_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 377 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_25 = muxlogic i32 %in_35_val_read"   --->   Operation 377 'muxlogic' 'muxLogicI0_to_mul_ln245_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 378 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_25 = muxlogic i32 4294967223"   --->   Operation 378 'muxlogic' 'muxLogicI1_to_mul_ln245_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 379 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_26 = muxlogic i32 %in_47_val_read"   --->   Operation 379 'muxlogic' 'muxLogicI0_to_mul_ln245_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 380 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_26 = muxlogic i32 4294967206"   --->   Operation 380 'muxlogic' 'muxLogicI1_to_mul_ln245_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 381 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_19 = muxlogic i32 %in_49_val_read"   --->   Operation 381 'muxlogic' 'muxLogicI0_to_mul_ln246_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 382 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_19 = muxlogic i32 4294967237"   --->   Operation 382 'muxlogic' 'muxLogicI1_to_mul_ln246_19' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 383 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_20 = muxlogic i32 %in_61_val_read"   --->   Operation 383 'muxlogic' 'muxLogicI0_to_mul_ln246_20' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 384 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_20 = muxlogic i32 4294967206"   --->   Operation 384 'muxlogic' 'muxLogicI1_to_mul_ln246_20' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 385 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_21 = muxlogic i32 %in_63_val_read"   --->   Operation 385 'muxlogic' 'muxLogicI0_to_mul_ln246_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 386 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_21 = muxlogic i32 4294967255"   --->   Operation 386 'muxlogic' 'muxLogicI1_to_mul_ln246_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 387 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_21 = mul i32 %in_63_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 387 'mul' 'mul_ln246_21' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 388 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_17 = muxlogic i32 %in_5_val_read"   --->   Operation 388 'muxlogic' 'muxLogicI0_to_mul_ln243_17' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 389 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_17 = muxlogic i32 4294967219"   --->   Operation 389 'muxlogic' 'muxLogicI1_to_mul_ln243_17' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 390 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_18 = muxlogic i32 %in_7_val_read"   --->   Operation 390 'muxlogic' 'muxLogicI0_to_mul_ln243_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 391 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_18 = muxlogic i32 4294967215"   --->   Operation 391 'muxlogic' 'muxLogicI1_to_mul_ln243_18' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 392 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_28 = muxlogic i32 %in_17_val_read"   --->   Operation 392 'muxlogic' 'muxLogicI0_to_mul_ln244_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 393 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_28 = muxlogic i32 4294967225"   --->   Operation 393 'muxlogic' 'muxLogicI1_to_mul_ln244_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 394 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_29 = muxlogic i32 %in_19_val_read"   --->   Operation 394 'muxlogic' 'muxLogicI0_to_mul_ln244_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 395 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_29 = muxlogic i32 4294967212"   --->   Operation 395 'muxlogic' 'muxLogicI1_to_mul_ln244_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 396 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_30 = muxlogic i32 %in_31_val_read"   --->   Operation 396 'muxlogic' 'muxLogicI0_to_mul_ln244_30' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 397 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_30 = muxlogic i32 4294967209"   --->   Operation 397 'muxlogic' 'muxLogicI1_to_mul_ln244_30' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 398 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_27 = muxlogic i32 %in_41_val_read"   --->   Operation 398 'muxlogic' 'muxLogicI0_to_mul_ln245_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 399 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_27 = muxlogic i32 4294967237"   --->   Operation 399 'muxlogic' 'muxLogicI1_to_mul_ln245_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 400 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_22 = muxlogic i32 %in_53_val_read"   --->   Operation 400 'muxlogic' 'muxLogicI0_to_mul_ln246_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 401 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_22 = muxlogic i32 4294967244"   --->   Operation 401 'muxlogic' 'muxLogicI1_to_mul_ln246_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 402 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_22 = mul i32 %in_53_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 402 'mul' 'mul_ln246_22' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 403 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_23 = muxlogic i32 %in_55_val_read"   --->   Operation 403 'muxlogic' 'muxLogicI0_to_mul_ln246_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 404 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_23 = muxlogic i32 4294967206"   --->   Operation 404 'muxlogic' 'muxLogicI1_to_mul_ln246_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 405 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_24 = muxlogic i32 %in_57_val_read"   --->   Operation 405 'muxlogic' 'muxLogicI0_to_mul_ln246_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 406 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_24 = muxlogic i32 4294967255"   --->   Operation 406 'muxlogic' 'muxLogicI1_to_mul_ln246_24' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 407 [1/1] (0.00ns)   --->   "%shl_ln246_50 = shl i32 %in_63_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 407 'shl' 'shl_ln246_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 408 [1/1] (0.85ns)   --->   "%sub_ln246_74 = sub i32 %shl_ln246_50, i32 %shl_ln246_31" [src/IDCT2.cpp:246]   --->   Operation 408 'sub' 'sub_ln246_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 409 [1/1] (0.85ns)   --->   "%sub_ln246_75 = sub i32 %sub_ln246_74, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 409 'sub' 'sub_ln246_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 410 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_21 = muxlogic i32 %in_15_val_read"   --->   Operation 410 'muxlogic' 'muxLogicI0_to_mul_ln243_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 411 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_21 = muxlogic i32 4294967244"   --->   Operation 411 'muxlogic' 'muxLogicI1_to_mul_ln243_21' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 412 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_31 = muxlogic i32 %in_17_val_read"   --->   Operation 412 'muxlogic' 'muxLogicI0_to_mul_ln244_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 413 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_31 = muxlogic i32 4294967206"   --->   Operation 413 'muxlogic' 'muxLogicI1_to_mul_ln244_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 414 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_32 = muxlogic i32 %in_27_val_read"   --->   Operation 414 'muxlogic' 'muxLogicI0_to_mul_ln244_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 415 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_32 = muxlogic i32 4294967215"   --->   Operation 415 'muxlogic' 'muxLogicI1_to_mul_ln244_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_32 = mul i32 %in_27_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 416 'mul' 'mul_ln244_32' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 417 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_33 = muxlogic i32 %in_29_val_read"   --->   Operation 417 'muxlogic' 'muxLogicI0_to_mul_ln244_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 418 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_33 = muxlogic i32 4294967225"   --->   Operation 418 'muxlogic' 'muxLogicI1_to_mul_ln244_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 419 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_28 = muxlogic i32 %in_37_val_read"   --->   Operation 419 'muxlogic' 'muxLogicI0_to_mul_ln245_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 420 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_28 = muxlogic i32 4294967255"   --->   Operation 420 'muxlogic' 'muxLogicI1_to_mul_ln245_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 421 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_25 = muxlogic i32 %in_49_val_read"   --->   Operation 421 'muxlogic' 'muxLogicI0_to_mul_ln246_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 422 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_25 = muxlogic i32 4294967223"   --->   Operation 422 'muxlogic' 'muxLogicI1_to_mul_ln246_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 423 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_25 = mul i32 %in_49_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 423 'mul' 'mul_ln246_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_26 = muxlogic i32 %in_51_val_read"   --->   Operation 424 'muxlogic' 'muxLogicI0_to_mul_ln246_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 425 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_26 = muxlogic i32 4294967217"   --->   Operation 425 'muxlogic' 'muxLogicI1_to_mul_ln246_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 426 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_26 = mul i32 %in_51_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 426 'mul' 'mul_ln246_26' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_22 = muxlogic i32 %in_5_val_read"   --->   Operation 427 'muxlogic' 'muxLogicI0_to_mul_ln243_22' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 428 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_22 = muxlogic i32 4294967206"   --->   Operation 428 'muxlogic' 'muxLogicI1_to_mul_ln243_22' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 429 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_23 = muxlogic i32 %in_7_val_read"   --->   Operation 429 'muxlogic' 'muxLogicI0_to_mul_ln243_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 430 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_23 = muxlogic i32 4294967259"   --->   Operation 430 'muxlogic' 'muxLogicI1_to_mul_ln243_23' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 431 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_25 = muxlogic i32 %in_15_val_read"   --->   Operation 431 'muxlogic' 'muxLogicI0_to_mul_ln243_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 432 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_25 = muxlogic i32 4294967208"   --->   Operation 432 'muxlogic' 'muxLogicI1_to_mul_ln243_25' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 433 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_34 = muxlogic i32 %in_25_val_read"   --->   Operation 433 'muxlogic' 'muxLogicI0_to_mul_ln244_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 434 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_34 = muxlogic i32 4294967212"   --->   Operation 434 'muxlogic' 'muxLogicI1_to_mul_ln244_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 435 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_35 = muxlogic i32 %in_27_val_read"   --->   Operation 435 'muxlogic' 'muxLogicI0_to_mul_ln244_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_35 = muxlogic i32 4294967237"   --->   Operation 436 'muxlogic' 'muxLogicI1_to_mul_ln244_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 437 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_35 = mul i32 %in_27_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 437 'mul' 'mul_ln244_35' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_31 = muxlogic i32 %in_35_val_read"   --->   Operation 438 'muxlogic' 'muxLogicI0_to_mul_ln245_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 439 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_31 = muxlogic i32 4294967217"   --->   Operation 439 'muxlogic' 'muxLogicI1_to_mul_ln245_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 440 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_32 = muxlogic i32 %in_37_val_read"   --->   Operation 440 'muxlogic' 'muxLogicI0_to_mul_ln245_32' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 441 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_32 = muxlogic i32 4294967227"   --->   Operation 441 'muxlogic' 'muxLogicI1_to_mul_ln245_32' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 442 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_33 = muxlogic i32 %in_45_val_read"   --->   Operation 442 'muxlogic' 'muxLogicI0_to_mul_ln245_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 443 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_33 = muxlogic i32 4294967225"   --->   Operation 443 'muxlogic' 'muxLogicI1_to_mul_ln245_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 444 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_34 = muxlogic i32 %in_47_val_read"   --->   Operation 444 'muxlogic' 'muxLogicI0_to_mul_ln245_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 445 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_34 = muxlogic i32 4294967219"   --->   Operation 445 'muxlogic' 'muxLogicI1_to_mul_ln245_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 446 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_27 = muxlogic i32 %in_57_val_read"   --->   Operation 446 'muxlogic' 'muxLogicI0_to_mul_ln246_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 447 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_27 = muxlogic i32 4294967213"   --->   Operation 447 'muxlogic' 'muxLogicI1_to_mul_ln246_27' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 448 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_26 = muxlogic i32 %in_3_val_read"   --->   Operation 448 'muxlogic' 'muxLogicI0_to_mul_ln243_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 449 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_26 = muxlogic i32 4294967259"   --->   Operation 449 'muxlogic' 'muxLogicI1_to_mul_ln243_26' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 450 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_27 = muxlogic i32 %in_15_val_read"   --->   Operation 450 'muxlogic' 'muxLogicI0_to_mul_ln243_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_27 = muxlogic i32 4294967217"   --->   Operation 451 'muxlogic' 'muxLogicI1_to_mul_ln243_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 452 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_27 = mul i32 %in_15_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 452 'mul' 'mul_ln243_27' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 453 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_36 = muxlogic i32 %in_23_val_read"   --->   Operation 453 'muxlogic' 'muxLogicI0_to_mul_ln244_36' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 454 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_36 = muxlogic i32 4294967215"   --->   Operation 454 'muxlogic' 'muxLogicI1_to_mul_ln244_36' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 455 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_37 = muxlogic i32 %in_25_val_read"   --->   Operation 455 'muxlogic' 'muxLogicI0_to_mul_ln244_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 456 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_37 = muxlogic i32 4294967237"   --->   Operation 456 'muxlogic' 'muxLogicI1_to_mul_ln244_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 457 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_35 = muxlogic i32 %in_33_val_read"   --->   Operation 457 'muxlogic' 'muxLogicI0_to_mul_ln245_35' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 458 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_35 = muxlogic i32 4294967206"   --->   Operation 458 'muxlogic' 'muxLogicI1_to_mul_ln245_35' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 459 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_36 = muxlogic i32 %in_41_val_read"   --->   Operation 459 'muxlogic' 'muxLogicI0_to_mul_ln245_36' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 460 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_36 = muxlogic i32 4294967255"   --->   Operation 460 'muxlogic' 'muxLogicI1_to_mul_ln245_36' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 461 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_37 = muxlogic i32 %in_43_val_read"   --->   Operation 461 'muxlogic' 'muxLogicI0_to_mul_ln245_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_37 = muxlogic i32 4294967208"   --->   Operation 462 'muxlogic' 'muxLogicI1_to_mul_ln245_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_37 = mul i32 %in_43_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 463 'mul' 'mul_ln245_37' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_28 = muxlogic i32 %in_53_val_read"   --->   Operation 464 'muxlogic' 'muxLogicI0_to_mul_ln246_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 465 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_28 = muxlogic i32 4294967219"   --->   Operation 465 'muxlogic' 'muxLogicI1_to_mul_ln246_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 466 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_29 = muxlogic i32 %in_61_val_read"   --->   Operation 466 'muxlogic' 'muxLogicI0_to_mul_ln246_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 467 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_29 = muxlogic i32 4294967213"   --->   Operation 467 'muxlogic' 'muxLogicI1_to_mul_ln246_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 468 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_28 = muxlogic i32 %in_5_val_read"   --->   Operation 468 'muxlogic' 'muxLogicI0_to_mul_ln243_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 469 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_28 = muxlogic i32 4294967213"   --->   Operation 469 'muxlogic' 'muxLogicI1_to_mul_ln243_28' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 470 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_29 = muxlogic i32 %in_13_val_read"   --->   Operation 470 'muxlogic' 'muxLogicI0_to_mul_ln243_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 471 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_29 = muxlogic i32 4294967206"   --->   Operation 471 'muxlogic' 'muxLogicI1_to_mul_ln243_29' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 472 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_39 = muxlogic i32 %in_23_val_read"   --->   Operation 472 'muxlogic' 'muxLogicI0_to_mul_ln244_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_39 = muxlogic i32 4294967225"   --->   Operation 473 'muxlogic' 'muxLogicI1_to_mul_ln244_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_39 = mul i32 %in_23_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 474 'mul' 'mul_ln244_39' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.85ns)   --->   "%add_ln244_47 = add i32 %shl_ln244_12, i32 %shl_ln244_37" [src/IDCT2.cpp:244]   --->   Operation 475 'add' 'add_ln244_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_48 = add i32 %add_ln244_47, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 476 'add' 'add_ln244_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 477 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_40 = muxlogic i32 %in_31_val_read"   --->   Operation 477 'muxlogic' 'muxLogicI0_to_mul_ln244_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 478 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_40 = muxlogic i32 4294967206"   --->   Operation 478 'muxlogic' 'muxLogicI1_to_mul_ln244_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 479 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_38 = muxlogic i32 %in_39_val_read"   --->   Operation 479 'muxlogic' 'muxLogicI0_to_mul_ln245_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 480 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_38 = muxlogic i32 4294967217"   --->   Operation 480 'muxlogic' 'muxLogicI1_to_mul_ln245_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 481 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_31 = muxlogic i32 %in_57_val_read"   --->   Operation 481 'muxlogic' 'muxLogicI0_to_mul_ln246_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 482 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_31 = muxlogic i32 4294967209"   --->   Operation 482 'muxlogic' 'muxLogicI1_to_mul_ln246_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_97 = sub i32 %shl_ln246_50, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 483 'sub' 'sub_ln246_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 484 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_98 = sub i32 %sub_ln246_97, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 484 'sub' 'sub_ln246_98' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 485 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_457 = add i32 %add_ln244_48, i32 %sub_ln246_98" [src/IDCT2.cpp:246]   --->   Operation 485 'add' 'add_ln246_457' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 486 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_30 = muxlogic i32 %in_3_val_read"   --->   Operation 486 'muxlogic' 'muxLogicI0_to_mul_ln243_30' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 487 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_30 = muxlogic i32 4294967237"   --->   Operation 487 'muxlogic' 'muxLogicI1_to_mul_ln243_30' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 488 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_31 = muxlogic i32 %in_5_val_read"   --->   Operation 488 'muxlogic' 'muxLogicI0_to_mul_ln243_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 489 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_31 = muxlogic i32 4294967225"   --->   Operation 489 'muxlogic' 'muxLogicI1_to_mul_ln243_31' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 490 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_32 = muxlogic i32 %in_11_val_read"   --->   Operation 490 'muxlogic' 'muxLogicI0_to_mul_ln243_32' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 491 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_32 = muxlogic i32 4294967252"   --->   Operation 491 'muxlogic' 'muxLogicI1_to_mul_ln243_32' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 492 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_33 = muxlogic i32 %in_13_val_read"   --->   Operation 492 'muxlogic' 'muxLogicI0_to_mul_ln243_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 493 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_33 = muxlogic i32 4294967215"   --->   Operation 493 'muxlogic' 'muxLogicI1_to_mul_ln243_33' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 494 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_41 = muxlogic i32 %in_21_val_read"   --->   Operation 494 'muxlogic' 'muxLogicI0_to_mul_ln244_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 495 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_41 = muxlogic i32 4294967209"   --->   Operation 495 'muxlogic' 'muxLogicI1_to_mul_ln244_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln244_42 = muxlogic i32 %in_27_val_read"   --->   Operation 496 'muxlogic' 'muxLogicI0_to_mul_ln244_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln244_42 = muxlogic i32 4294967285"   --->   Operation 497 'muxlogic' 'muxLogicI1_to_mul_ln244_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 498 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln244_42 = mul i32 %in_27_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 498 'mul' 'mul_ln244_42' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_40 = muxlogic i32 %in_37_val_read"   --->   Operation 499 'muxlogic' 'muxLogicI0_to_mul_ln245_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 500 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_40 = muxlogic i32 4294967206"   --->   Operation 500 'muxlogic' 'muxLogicI1_to_mul_ln245_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 501 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_41 = muxlogic i32 %in_45_val_read"   --->   Operation 501 'muxlogic' 'muxLogicI0_to_mul_ln245_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 502 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_41 = muxlogic i32 4294967210"   --->   Operation 502 'muxlogic' 'muxLogicI1_to_mul_ln245_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 503 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_33 = muxlogic i32 %in_53_val_read"   --->   Operation 503 'muxlogic' 'muxLogicI0_to_mul_ln246_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_33 = muxlogic i32 4294967217"   --->   Operation 504 'muxlogic' 'muxLogicI1_to_mul_ln246_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 505 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_33 = mul i32 %in_53_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 505 'mul' 'mul_ln246_33' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_34 = muxlogic i32 %in_61_val_read"   --->   Operation 506 'muxlogic' 'muxLogicI0_to_mul_ln246_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 507 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_34 = muxlogic i32 4294967227"   --->   Operation 507 'muxlogic' 'muxLogicI1_to_mul_ln246_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 508 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_34 = muxlogic i32 %in_3_val_read"   --->   Operation 508 'muxlogic' 'muxLogicI0_to_mul_ln243_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 509 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_34 = muxlogic i32 4294967227"   --->   Operation 509 'muxlogic' 'muxLogicI1_to_mul_ln243_34' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 510 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_35 = muxlogic i32 %in_11_val_read"   --->   Operation 510 'muxlogic' 'muxLogicI0_to_mul_ln243_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 511 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_35 = muxlogic i32 4294967217"   --->   Operation 511 'muxlogic' 'muxLogicI1_to_mul_ln243_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 512 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_35 = mul i32 %in_11_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 512 'mul' 'mul_ln243_35' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_36 = muxlogic i32 %in_13_val_read"   --->   Operation 513 'muxlogic' 'muxLogicI0_to_mul_ln243_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 514 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_36 = muxlogic i32 4294967255"   --->   Operation 514 'muxlogic' 'muxLogicI1_to_mul_ln243_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 515 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_36 = mul i32 %in_13_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 515 'mul' 'mul_ln243_36' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_43 = muxlogic i32 %in_19_val_read"   --->   Operation 516 'muxlogic' 'muxLogicI0_to_mul_ln244_43' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 517 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_43 = muxlogic i32 4294967210"   --->   Operation 517 'muxlogic' 'muxLogicI1_to_mul_ln244_43' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 518 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_42 = muxlogic i32 %in_35_val_read"   --->   Operation 518 'muxlogic' 'muxLogicI0_to_mul_ln245_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 519 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_42 = muxlogic i32 4294967206"   --->   Operation 519 'muxlogic' 'muxLogicI1_to_mul_ln245_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 520 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_43 = muxlogic i32 %in_43_val_read"   --->   Operation 520 'muxlogic' 'muxLogicI0_to_mul_ln245_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_43 = muxlogic i32 4294967209"   --->   Operation 521 'muxlogic' 'muxLogicI1_to_mul_ln245_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 522 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_43 = mul i32 %in_43_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 522 'mul' 'mul_ln245_43' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_35 = muxlogic i32 %in_49_val_read"   --->   Operation 523 'muxlogic' 'muxLogicI0_to_mul_ln246_35' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 524 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_35 = muxlogic i32 4294967259"   --->   Operation 524 'muxlogic' 'muxLogicI1_to_mul_ln246_35' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 525 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_36 = muxlogic i32 %in_51_val_read"   --->   Operation 525 'muxlogic' 'muxLogicI0_to_mul_ln246_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 526 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_36 = muxlogic i32 4294967215"   --->   Operation 526 'muxlogic' 'muxLogicI1_to_mul_ln246_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 527 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_36 = mul i32 %in_51_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 527 'mul' 'mul_ln246_36' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_37 = muxlogic i32 %in_57_val_read"   --->   Operation 528 'muxlogic' 'muxLogicI0_to_mul_ln246_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 529 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_37 = muxlogic i32 4294967244"   --->   Operation 529 'muxlogic' 'muxLogicI1_to_mul_ln246_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 530 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_38 = muxlogic i32 %in_59_val_read"   --->   Operation 530 'muxlogic' 'muxLogicI0_to_mul_ln246_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 531 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_38 = muxlogic i32 4294967225"   --->   Operation 531 'muxlogic' 'muxLogicI1_to_mul_ln246_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 532 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_37 = muxlogic i32 %in_3_val_read"   --->   Operation 532 'muxlogic' 'muxLogicI0_to_mul_ln243_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 533 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_37 = muxlogic i32 4294967219"   --->   Operation 533 'muxlogic' 'muxLogicI1_to_mul_ln243_37' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 534 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_38 = muxlogic i32 %in_5_val_read"   --->   Operation 534 'muxlogic' 'muxLogicI0_to_mul_ln243_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 535 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_38 = muxlogic i32 4294967259"   --->   Operation 535 'muxlogic' 'muxLogicI1_to_mul_ln243_38' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 536 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_39 = muxlogic i32 %in_11_val_read"   --->   Operation 536 'muxlogic' 'muxLogicI0_to_mul_ln243_39' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 537 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_39 = muxlogic i32 4294967205"   --->   Operation 537 'muxlogic' 'muxLogicI1_to_mul_ln243_39' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 538 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_44 = muxlogic i32 %in_17_val_read"   --->   Operation 538 'muxlogic' 'muxLogicI0_to_mul_ln244_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 539 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_44 = muxlogic i32 4294967255"   --->   Operation 539 'muxlogic' 'muxLogicI1_to_mul_ln244_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 540 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_45 = muxlogic i32 %in_19_val_read"   --->   Operation 540 'muxlogic' 'muxLogicI0_to_mul_ln244_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 541 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_45 = muxlogic i32 4294967223"   --->   Operation 541 'muxlogic' 'muxLogicI1_to_mul_ln244_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 542 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_46 = muxlogic i32 %in_25_val_read"   --->   Operation 542 'muxlogic' 'muxLogicI0_to_mul_ln244_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 543 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_46 = muxlogic i32 4294967217"   --->   Operation 543 'muxlogic' 'muxLogicI1_to_mul_ln244_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 544 [1/1] (0.85ns)   --->   "%sub_ln244_82 = sub i32 0, i32 %shl_ln244_30" [src/IDCT2.cpp:244]   --->   Operation 544 'sub' 'sub_ln244_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_44 = muxlogic i32 %in_39_val_read"   --->   Operation 545 'muxlogic' 'muxLogicI0_to_mul_ln245_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 546 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_44 = muxlogic i32 4294967252"   --->   Operation 546 'muxlogic' 'muxLogicI1_to_mul_ln245_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 547 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_45 = muxlogic i32 %in_41_val_read"   --->   Operation 547 'muxlogic' 'muxLogicI0_to_mul_ln245_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 548 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_45 = muxlogic i32 4294967225"   --->   Operation 548 'muxlogic' 'muxLogicI1_to_mul_ln245_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 549 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_46 = muxlogic i32 %in_47_val_read"   --->   Operation 549 'muxlogic' 'muxLogicI0_to_mul_ln245_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 550 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_46 = muxlogic i32 4294967215"   --->   Operation 550 'muxlogic' 'muxLogicI1_to_mul_ln245_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 551 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_39 = muxlogic i32 %in_63_val_read"   --->   Operation 551 'muxlogic' 'muxLogicI0_to_mul_ln246_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 552 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_39 = muxlogic i32 4294967227"   --->   Operation 552 'muxlogic' 'muxLogicI1_to_mul_ln246_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 553 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_39 = mul i32 %in_63_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 553 'mul' 'mul_ln246_39' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_40 = muxlogic i32 %in_3_val_read"   --->   Operation 554 'muxlogic' 'muxLogicI0_to_mul_ln243_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 555 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_40 = muxlogic i32 4294967213"   --->   Operation 555 'muxlogic' 'muxLogicI1_to_mul_ln243_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 556 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_41 = muxlogic i32 %in_11_val_read"   --->   Operation 556 'muxlogic' 'muxLogicI0_to_mul_ln243_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 557 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_41 = muxlogic i32 4294967219"   --->   Operation 557 'muxlogic' 'muxLogicI1_to_mul_ln243_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 558 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_47 = muxlogic i32 %in_17_val_read"   --->   Operation 558 'muxlogic' 'muxLogicI0_to_mul_ln244_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 559 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_47 = muxlogic i32 4294967209"   --->   Operation 559 'muxlogic' 'muxLogicI1_to_mul_ln244_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 560 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_48 = muxlogic i32 %in_23_val_read"   --->   Operation 560 'muxlogic' 'muxLogicI0_to_mul_ln244_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 561 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_48 = muxlogic i32 4294967255"   --->   Operation 561 'muxlogic' 'muxLogicI1_to_mul_ln244_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 562 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_49 = muxlogic i32 %in_25_val_read"   --->   Operation 562 'muxlogic' 'muxLogicI0_to_mul_ln244_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 563 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_49 = muxlogic i32 4294967227"   --->   Operation 563 'muxlogic' 'muxLogicI1_to_mul_ln244_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 564 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_47 = muxlogic i32 %in_37_val_read"   --->   Operation 564 'muxlogic' 'muxLogicI0_to_mul_ln245_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 565 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_47 = muxlogic i32 4294967244"   --->   Operation 565 'muxlogic' 'muxLogicI1_to_mul_ln245_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 566 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_48 = muxlogic i32 %in_39_val_read"   --->   Operation 566 'muxlogic' 'muxLogicI0_to_mul_ln245_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 567 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_48 = muxlogic i32 4294967237"   --->   Operation 567 'muxlogic' 'muxLogicI1_to_mul_ln245_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 568 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_49 = muxlogic i32 %in_45_val_read"   --->   Operation 568 'muxlogic' 'muxLogicI0_to_mul_ln245_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 569 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_49 = muxlogic i32 4294967205"   --->   Operation 569 'muxlogic' 'muxLogicI1_to_mul_ln245_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 570 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_40 = muxlogic i32 %in_59_val_read"   --->   Operation 570 'muxlogic' 'muxLogicI0_to_mul_ln246_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 571 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_40 = muxlogic i32 4294967206"   --->   Operation 571 'muxlogic' 'muxLogicI1_to_mul_ln246_40' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 572 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_42 = muxlogic i32 %in_3_val_read"   --->   Operation 572 'muxlogic' 'muxLogicI0_to_mul_ln243_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 573 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_42 = muxlogic i32 4294967209"   --->   Operation 573 'muxlogic' 'muxLogicI1_to_mul_ln243_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 574 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_43 = muxlogic i32 %in_11_val_read"   --->   Operation 574 'muxlogic' 'muxLogicI0_to_mul_ln243_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 575 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_43 = muxlogic i32 4294967255"   --->   Operation 575 'muxlogic' 'muxLogicI1_to_mul_ln243_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 576 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_43 = mul i32 %in_11_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 576 'mul' 'mul_ln243_43' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_50 = muxlogic i32 %in_17_val_read"   --->   Operation 577 'muxlogic' 'muxLogicI0_to_mul_ln244_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 578 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_50 = muxlogic i32 4294967219"   --->   Operation 578 'muxlogic' 'muxLogicI1_to_mul_ln244_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 579 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_51 = muxlogic i32 %in_23_val_read"   --->   Operation 579 'muxlogic' 'muxLogicI0_to_mul_ln244_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 580 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_51 = muxlogic i32 4294967205"   --->   Operation 580 'muxlogic' 'muxLogicI1_to_mul_ln244_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 581 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_52 = muxlogic i32 %in_29_val_read"   --->   Operation 581 'muxlogic' 'muxLogicI0_to_mul_ln244_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 582 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_52 = muxlogic i32 4294967217"   --->   Operation 582 'muxlogic' 'muxLogicI1_to_mul_ln244_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 583 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_50 = muxlogic i32 %in_35_val_read"   --->   Operation 583 'muxlogic' 'muxLogicI0_to_mul_ln245_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 584 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_50 = muxlogic i32 4294967252"   --->   Operation 584 'muxlogic' 'muxLogicI1_to_mul_ln245_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 585 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_51 = muxlogic i32 %in_37_val_read"   --->   Operation 585 'muxlogic' 'muxLogicI0_to_mul_ln245_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 586 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_51 = muxlogic i32 4294967237"   --->   Operation 586 'muxlogic' 'muxLogicI1_to_mul_ln245_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 587 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_52 = muxlogic i32 %in_43_val_read"   --->   Operation 587 'muxlogic' 'muxLogicI0_to_mul_ln245_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 588 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_52 = muxlogic i32 4294967210"   --->   Operation 588 'muxlogic' 'muxLogicI1_to_mul_ln245_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_52 = mul i32 %in_43_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 589 'mul' 'mul_ln245_52' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_41 = muxlogic i32 %in_49_val_read"   --->   Operation 590 'muxlogic' 'muxLogicI0_to_mul_ln246_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 591 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_41 = muxlogic i32 4294967208"   --->   Operation 591 'muxlogic' 'muxLogicI1_to_mul_ln246_41' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 592 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_42 = muxlogic i32 %in_57_val_read"   --->   Operation 592 'muxlogic' 'muxLogicI0_to_mul_ln246_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 593 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_42 = muxlogic i32 4294967259"   --->   Operation 593 'muxlogic' 'muxLogicI1_to_mul_ln246_42' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 594 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_43 = muxlogic i32 %in_63_val_read"   --->   Operation 594 'muxlogic' 'muxLogicI0_to_mul_ln246_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 595 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_43 = muxlogic i32 4294967223"   --->   Operation 595 'muxlogic' 'muxLogicI1_to_mul_ln246_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 596 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_43 = mul i32 %in_63_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 596 'mul' 'mul_ln246_43' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_44 = muxlogic i32 %in_3_val_read"   --->   Operation 597 'muxlogic' 'muxLogicI0_to_mul_ln243_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 598 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_44 = muxlogic i32 4294967206"   --->   Operation 598 'muxlogic' 'muxLogicI1_to_mul_ln243_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 599 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_45 = muxlogic i32 %in_9_val_read"   --->   Operation 599 'muxlogic' 'muxLogicI0_to_mul_ln243_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 600 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_45 = muxlogic i32 4294967212"   --->   Operation 600 'muxlogic' 'muxLogicI1_to_mul_ln243_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 601 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_46 = muxlogic i32 %in_15_val_read"   --->   Operation 601 'muxlogic' 'muxLogicI0_to_mul_ln243_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 602 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_46 = muxlogic i32 4294967223"   --->   Operation 602 'muxlogic' 'muxLogicI1_to_mul_ln243_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 603 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_53 = muxlogic i32 %in_21_val_read"   --->   Operation 603 'muxlogic' 'muxLogicI0_to_mul_ln244_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 604 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_53 = muxlogic i32 4294967237"   --->   Operation 604 'muxlogic' 'muxLogicI1_to_mul_ln244_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 605 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_54 = muxlogic i32 %in_23_val_read"   --->   Operation 605 'muxlogic' 'muxLogicI0_to_mul_ln244_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 606 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_54 = muxlogic i32 4294967259"   --->   Operation 606 'muxlogic' 'muxLogicI1_to_mul_ln244_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 607 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_55 = muxlogic i32 %in_27_val_read"   --->   Operation 607 'muxlogic' 'muxLogicI0_to_mul_ln244_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 608 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_55 = muxlogic i32 4294967255"   --->   Operation 608 'muxlogic' 'muxLogicI1_to_mul_ln244_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 609 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_55 = mul i32 %in_27_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 609 'mul' 'mul_ln244_55' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_53 = muxlogic i32 %in_35_val_read"   --->   Operation 610 'muxlogic' 'muxLogicI0_to_mul_ln245_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 611 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_53 = muxlogic i32 4294967225"   --->   Operation 611 'muxlogic' 'muxLogicI1_to_mul_ln245_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 612 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_54 = muxlogic i32 %in_41_val_read"   --->   Operation 612 'muxlogic' 'muxLogicI0_to_mul_ln245_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 613 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_54 = muxlogic i32 4294967213"   --->   Operation 613 'muxlogic' 'muxLogicI1_to_mul_ln245_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 614 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_44 = muxlogic i32 %in_59_val_read"   --->   Operation 614 'muxlogic' 'muxLogicI0_to_mul_ln246_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 615 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_44 = muxlogic i32 4294967210"   --->   Operation 615 'muxlogic' 'muxLogicI1_to_mul_ln246_44' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 616 [1/1] (0.85ns)   --->   "%add_ln246_1025 = add i32 %shl_ln246_50, i32 %shl_ln246_31" [src/IDCT2.cpp:246]   --->   Operation 616 'add' 'add_ln246_1025' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_47 = muxlogic i32 %in_3_val_read"   --->   Operation 617 'muxlogic' 'muxLogicI0_to_mul_ln243_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 618 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_47 = muxlogic i32 4294967205"   --->   Operation 618 'muxlogic' 'muxLogicI1_to_mul_ln243_47' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 619 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_56 = muxlogic i32 %in_21_val_read"   --->   Operation 619 'muxlogic' 'muxLogicI0_to_mul_ln244_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 620 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_56 = muxlogic i32 4294967206"   --->   Operation 620 'muxlogic' 'muxLogicI1_to_mul_ln244_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 621 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_57 = muxlogic i32 %in_27_val_read"   --->   Operation 621 'muxlogic' 'muxLogicI0_to_mul_ln244_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 622 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_57 = muxlogic i32 4294967208"   --->   Operation 622 'muxlogic' 'muxLogicI1_to_mul_ln244_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_57 = mul i32 %in_27_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 623 'mul' 'mul_ln244_57' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_55 = muxlogic i32 %in_33_val_read"   --->   Operation 624 'muxlogic' 'muxLogicI0_to_mul_ln245_55' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 625 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_55 = muxlogic i32 4294967209"   --->   Operation 625 'muxlogic' 'muxLogicI1_to_mul_ln245_55' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 626 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_56 = muxlogic i32 %in_39_val_read"   --->   Operation 626 'muxlogic' 'muxLogicI0_to_mul_ln245_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 627 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_56 = muxlogic i32 4294967210"   --->   Operation 627 'muxlogic' 'muxLogicI1_to_mul_ln245_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 628 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_57 = muxlogic i32 %in_45_val_read"   --->   Operation 628 'muxlogic' 'muxLogicI0_to_mul_ln245_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 629 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_57 = muxlogic i32 4294967212"   --->   Operation 629 'muxlogic' 'muxLogicI1_to_mul_ln245_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 630 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_45 = muxlogic i32 %in_51_val_read"   --->   Operation 630 'muxlogic' 'muxLogicI0_to_mul_ln246_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 631 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_45 = muxlogic i32 4294967213"   --->   Operation 631 'muxlogic' 'muxLogicI1_to_mul_ln246_45' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 632 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_46 = muxlogic i32 %in_57_val_read"   --->   Operation 632 'muxlogic' 'muxLogicI0_to_mul_ln246_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 633 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_46 = muxlogic i32 4294967215"   --->   Operation 633 'muxlogic' 'muxLogicI1_to_mul_ln246_46' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 634 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_47 = muxlogic i32 %in_63_val_read"   --->   Operation 634 'muxlogic' 'muxLogicI0_to_mul_ln246_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 635 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_47 = muxlogic i32 4294967217"   --->   Operation 635 'muxlogic' 'muxLogicI1_to_mul_ln246_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 636 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_47 = mul i32 %in_63_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 636 'mul' 'mul_ln246_47' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_48 = muxlogic i32 %add_ln246_668"   --->   Operation 637 'muxlogic' 'muxLogicI0_to_mul_ln246_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 638 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_48 = muxlogic i32 4294967206"   --->   Operation 638 'muxlogic' 'muxLogicI1_to_mul_ln246_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 639 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_48 = muxlogic i32 %in_9_val_read"   --->   Operation 639 'muxlogic' 'muxLogicI0_to_mul_ln243_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 640 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_48 = muxlogic i32 4294967217"   --->   Operation 640 'muxlogic' 'muxLogicI1_to_mul_ln243_48' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 641 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_49 = muxlogic i32 %in_15_val_read"   --->   Operation 641 'muxlogic' 'muxLogicI0_to_mul_ln243_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 642 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_49 = muxlogic i32 4294967237"   --->   Operation 642 'muxlogic' 'muxLogicI1_to_mul_ln243_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 643 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_58 = muxlogic i32 %in_25_val_read"   --->   Operation 643 'muxlogic' 'muxLogicI0_to_mul_ln244_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 644 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_58 = muxlogic i32 4294967225"   --->   Operation 644 'muxlogic' 'muxLogicI1_to_mul_ln244_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 645 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_59 = muxlogic i32 %in_31_val_read"   --->   Operation 645 'muxlogic' 'muxLogicI0_to_mul_ln244_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 646 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_59 = muxlogic i32 4294967210"   --->   Operation 646 'muxlogic' 'muxLogicI1_to_mul_ln244_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 647 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_58 = muxlogic i32 %in_37_val_read"   --->   Operation 647 'muxlogic' 'muxLogicI0_to_mul_ln245_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 648 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_58 = muxlogic i32 4294967205"   --->   Operation 648 'muxlogic' 'muxLogicI1_to_mul_ln245_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 649 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_59 = muxlogic i32 %in_43_val_read"   --->   Operation 649 'muxlogic' 'muxLogicI0_to_mul_ln245_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 650 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_59 = muxlogic i32 4294967212"   --->   Operation 650 'muxlogic' 'muxLogicI1_to_mul_ln245_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 651 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_49 = muxlogic i32 %in_49_val_read"   --->   Operation 651 'muxlogic' 'muxLogicI0_to_mul_ln246_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 652 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_49 = muxlogic i32 4294967227"   --->   Operation 652 'muxlogic' 'muxLogicI1_to_mul_ln246_49' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 653 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_50 = muxlogic i32 %in_53_val_read"   --->   Operation 653 'muxlogic' 'muxLogicI0_to_mul_ln246_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 654 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_50 = muxlogic i32 4294967259"   --->   Operation 654 'muxlogic' 'muxLogicI1_to_mul_ln246_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 655 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_51 = muxlogic i32 %in_55_val_read"   --->   Operation 655 'muxlogic' 'muxLogicI0_to_mul_ln246_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 656 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_51 = muxlogic i32 4294967252"   --->   Operation 656 'muxlogic' 'muxLogicI1_to_mul_ln246_51' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 657 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_50 = muxlogic i32 %in_3_val_read"   --->   Operation 657 'muxlogic' 'muxLogicI0_to_mul_ln243_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 658 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_50 = muxlogic i32 4294967210"   --->   Operation 658 'muxlogic' 'muxLogicI1_to_mul_ln243_50' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 659 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_51 = muxlogic i32 %in_9_val_read"   --->   Operation 659 'muxlogic' 'muxLogicI0_to_mul_ln243_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 660 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_51 = muxlogic i32 4294967244"   --->   Operation 660 'muxlogic' 'muxLogicI1_to_mul_ln243_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 661 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_51 = mul i32 %in_9_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 661 'mul' 'mul_ln243_51' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_52 = muxlogic i32 %in_13_val_read"   --->   Operation 662 'muxlogic' 'muxLogicI0_to_mul_ln243_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 663 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_52 = muxlogic i32 4294967227"   --->   Operation 663 'muxlogic' 'muxLogicI1_to_mul_ln243_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 664 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_60 = muxlogic i32 %in_25_val_read"   --->   Operation 664 'muxlogic' 'muxLogicI0_to_mul_ln244_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 665 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_60 = muxlogic i32 4294967219"   --->   Operation 665 'muxlogic' 'muxLogicI1_to_mul_ln244_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 666 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_61 = muxlogic i32 %in_29_val_read"   --->   Operation 666 'muxlogic' 'muxLogicI0_to_mul_ln244_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_61 = muxlogic i32 4294967255"   --->   Operation 667 'muxlogic' 'muxLogicI1_to_mul_ln244_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_61 = mul i32 %in_29_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 668 'mul' 'mul_ln244_61' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_60 = muxlogic i32 %in_35_val_read"   --->   Operation 669 'muxlogic' 'muxLogicI0_to_mul_ln245_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 670 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_60 = muxlogic i32 4294967215"   --->   Operation 670 'muxlogic' 'muxLogicI1_to_mul_ln245_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 671 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_52 = muxlogic i32 %in_51_val_read"   --->   Operation 671 'muxlogic' 'muxLogicI0_to_mul_ln246_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 672 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_52 = muxlogic i32 4294967237"   --->   Operation 672 'muxlogic' 'muxLogicI1_to_mul_ln246_52' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 673 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_54 = muxlogic i32 %in_57_val_read"   --->   Operation 673 'muxlogic' 'muxLogicI0_to_mul_ln246_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 674 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_54 = muxlogic i32 4294967208"   --->   Operation 674 'muxlogic' 'muxLogicI1_to_mul_ln246_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 675 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_55 = muxlogic i32 %in_63_val_read"   --->   Operation 675 'muxlogic' 'muxLogicI0_to_mul_ln246_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_55 = muxlogic i32 4294967213"   --->   Operation 676 'muxlogic' 'muxLogicI1_to_mul_ln246_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_55 = mul i32 %in_63_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 677 'mul' 'mul_ln246_55' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_53 = muxlogic i32 %in_3_val_read"   --->   Operation 678 'muxlogic' 'muxLogicI0_to_mul_ln243_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 679 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_53 = muxlogic i32 4294967215"   --->   Operation 679 'muxlogic' 'muxLogicI1_to_mul_ln243_53' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 680 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_62 = muxlogic i32 %in_19_val_read"   --->   Operation 680 'muxlogic' 'muxLogicI0_to_mul_ln244_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 681 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_62 = muxlogic i32 4294967237"   --->   Operation 681 'muxlogic' 'muxLogicI1_to_mul_ln244_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 682 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_63 = muxlogic i32 %in_23_val_read"   --->   Operation 682 'muxlogic' 'muxLogicI0_to_mul_ln244_63' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 683 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_63 = muxlogic i32 4294967223"   --->   Operation 683 'muxlogic' 'muxLogicI1_to_mul_ln244_63' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 684 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_64 = muxlogic i32 %in_29_val_read"   --->   Operation 684 'muxlogic' 'muxLogicI0_to_mul_ln244_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 685 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_64 = muxlogic i32 4294967210"   --->   Operation 685 'muxlogic' 'muxLogicI1_to_mul_ln244_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 686 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_61 = muxlogic i32 %in_33_val_read"   --->   Operation 686 'muxlogic' 'muxLogicI0_to_mul_ln245_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 687 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_61 = muxlogic i32 4294967259"   --->   Operation 687 'muxlogic' 'muxLogicI1_to_mul_ln245_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 688 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_62 = muxlogic i32 %in_39_val_read"   --->   Operation 688 'muxlogic' 'muxLogicI0_to_mul_ln245_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 689 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_62 = muxlogic i32 4294967208"   --->   Operation 689 'muxlogic' 'muxLogicI1_to_mul_ln245_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 690 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_63 = muxlogic i32 %in_45_val_read"   --->   Operation 690 'muxlogic' 'muxLogicI0_to_mul_ln245_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_63 = muxlogic i32 4294967227"   --->   Operation 691 'muxlogic' 'muxLogicI1_to_mul_ln245_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 692 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_63 = mul i32 %in_45_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 692 'mul' 'mul_ln245_63' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_56 = muxlogic i32 %in_61_val_read"   --->   Operation 693 'muxlogic' 'muxLogicI0_to_mul_ln246_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 694 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_56 = muxlogic i32 4294967255"   --->   Operation 694 'muxlogic' 'muxLogicI1_to_mul_ln246_56' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 695 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_54 = muxlogic i32 %in_3_val_read"   --->   Operation 695 'muxlogic' 'muxLogicI0_to_mul_ln243_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 696 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_54 = muxlogic i32 4294967223"   --->   Operation 696 'muxlogic' 'muxLogicI1_to_mul_ln243_54' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 697 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_65 = muxlogic i32 %in_17_val_read"   --->   Operation 697 'muxlogic' 'muxLogicI0_to_mul_ln244_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 698 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_65 = muxlogic i32 4294967227"   --->   Operation 698 'muxlogic' 'muxLogicI1_to_mul_ln244_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 699 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_66 = muxlogic i32 %in_23_val_read"   --->   Operation 699 'muxlogic' 'muxLogicI0_to_mul_ln244_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 700 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_66 = muxlogic i32 4294967217"   --->   Operation 700 'muxlogic' 'muxLogicI1_to_mul_ln244_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 701 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_65 = muxlogic i32 %in_43_val_read"   --->   Operation 701 'muxlogic' 'muxLogicI0_to_mul_ln245_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 702 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_65 = muxlogic i32 4294967213"   --->   Operation 702 'muxlogic' 'muxLogicI1_to_mul_ln245_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 703 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_66 = muxlogic i32 %in_47_val_read"   --->   Operation 703 'muxlogic' 'muxLogicI0_to_mul_ln245_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 704 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_66 = muxlogic i32 4294967237"   --->   Operation 704 'muxlogic' 'muxLogicI1_to_mul_ln245_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 705 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_57 = muxlogic i32 %in_53_val_read"   --->   Operation 705 'muxlogic' 'muxLogicI0_to_mul_ln246_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 706 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_57 = muxlogic i32 4294967212"   --->   Operation 706 'muxlogic' 'muxLogicI1_to_mul_ln246_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 707 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_58 = muxlogic i32 %in_63_val_read"   --->   Operation 707 'muxlogic' 'muxLogicI0_to_mul_ln246_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_58 = muxlogic i32 4294967210"   --->   Operation 708 'muxlogic' 'muxLogicI1_to_mul_ln246_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 709 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_58 = mul i32 %in_63_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 709 'mul' 'mul_ln246_58' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_57 = muxlogic i32 %in_7_val_read"   --->   Operation 710 'muxlogic' 'muxLogicI0_to_mul_ln243_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 711 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_57 = muxlogic i32 4294967210"   --->   Operation 711 'muxlogic' 'muxLogicI1_to_mul_ln243_57' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 712 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_67 = muxlogic i32 %in_21_val_read"   --->   Operation 712 'muxlogic' 'muxLogicI0_to_mul_ln244_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 713 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_67 = muxlogic i32 4294967244"   --->   Operation 713 'muxlogic' 'muxLogicI1_to_mul_ln244_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 714 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_67 = mul i32 %in_21_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 714 'mul' 'mul_ln244_67' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_68 = muxlogic i32 %in_27_val_read"   --->   Operation 715 'muxlogic' 'muxLogicI0_to_mul_ln244_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 716 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_68 = muxlogic i32 4294967219"   --->   Operation 716 'muxlogic' 'muxLogicI1_to_mul_ln244_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 717 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_68 = mul i32 %in_27_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 717 'mul' 'mul_ln244_68' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_69 = muxlogic i32 %in_31_val_read"   --->   Operation 718 'muxlogic' 'muxLogicI0_to_mul_ln244_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 719 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_69 = muxlogic i32 4294967217"   --->   Operation 719 'muxlogic' 'muxLogicI1_to_mul_ln244_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 720 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_67 = muxlogic i32 %in_45_val_read"   --->   Operation 720 'muxlogic' 'muxLogicI0_to_mul_ln245_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 721 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_67 = muxlogic i32 4294967259"   --->   Operation 721 'muxlogic' 'muxLogicI1_to_mul_ln245_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_67 = mul i32 %in_45_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 722 'mul' 'mul_ln245_67' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 723 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_59 = muxlogic i32 %in_51_val_read"   --->   Operation 723 'muxlogic' 'muxLogicI0_to_mul_ln246_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 724 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_59 = muxlogic i32 4294967212"   --->   Operation 724 'muxlogic' 'muxLogicI1_to_mul_ln246_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 725 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_60 = muxlogic i32 %in_55_val_read"   --->   Operation 725 'muxlogic' 'muxLogicI0_to_mul_ln246_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 726 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_60 = muxlogic i32 4294967227"   --->   Operation 726 'muxlogic' 'muxLogicI1_to_mul_ln246_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 727 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_58 = muxlogic i32 %in_7_val_read"   --->   Operation 727 'muxlogic' 'muxLogicI0_to_mul_ln243_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 728 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_58 = muxlogic i32 4294967205"   --->   Operation 728 'muxlogic' 'muxLogicI1_to_mul_ln243_58' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 729 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_59 = muxlogic i32 %in_11_val_read"   --->   Operation 729 'muxlogic' 'muxLogicI0_to_mul_ln243_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 730 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_59 = muxlogic i32 4294967237"   --->   Operation 730 'muxlogic' 'muxLogicI1_to_mul_ln243_59' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 731 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_70 = muxlogic i32 %in_17_val_read"   --->   Operation 731 'muxlogic' 'muxLogicI0_to_mul_ln244_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 732 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_70 = muxlogic i32 4294967244"   --->   Operation 732 'muxlogic' 'muxLogicI1_to_mul_ln244_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 733 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_69 = muxlogic i32 %in_45_val_read"   --->   Operation 733 'muxlogic' 'muxLogicI0_to_mul_ln245_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 734 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_69 = muxlogic i32 4294967252"   --->   Operation 734 'muxlogic' 'muxLogicI1_to_mul_ln245_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 735 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_61 = muxlogic i32 %in_53_val_read"   --->   Operation 735 'muxlogic' 'muxLogicI0_to_mul_ln246_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 736 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_61 = muxlogic i32 4294967227"   --->   Operation 736 'muxlogic' 'muxLogicI1_to_mul_ln246_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 737 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_62 = muxlogic i32 %in_59_val_read"   --->   Operation 737 'muxlogic' 'muxLogicI0_to_mul_ln246_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 738 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_62 = muxlogic i32 4294967255"   --->   Operation 738 'muxlogic' 'muxLogicI1_to_mul_ln246_62' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 739 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_63 = muxlogic i32 %in_63_val_read"   --->   Operation 739 'muxlogic' 'muxLogicI0_to_mul_ln246_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_63 = muxlogic i32 4294967208"   --->   Operation 740 'muxlogic' 'muxLogicI1_to_mul_ln246_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_63 = mul i32 %in_63_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 741 'mul' 'mul_ln246_63' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_60 = muxlogic i32 %in_3_val_read"   --->   Operation 742 'muxlogic' 'muxLogicI0_to_mul_ln243_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 743 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_60 = muxlogic i32 4294967252"   --->   Operation 743 'muxlogic' 'muxLogicI1_to_mul_ln243_60' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 744 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_61 = muxlogic i32 %in_7_val_read"   --->   Operation 744 'muxlogic' 'muxLogicI0_to_mul_ln243_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 745 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_61 = muxlogic i32 4294967212"   --->   Operation 745 'muxlogic' 'muxLogicI1_to_mul_ln243_61' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 746 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_62 = muxlogic i32 %in_11_val_read"   --->   Operation 746 'muxlogic' 'muxLogicI0_to_mul_ln243_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 747 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_62 = muxlogic i32 4294967210"   --->   Operation 747 'muxlogic' 'muxLogicI1_to_mul_ln243_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 748 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_62 = mul i32 %in_11_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 748 'mul' 'mul_ln243_62' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_71 = muxlogic i32 %in_21_val_read"   --->   Operation 749 'muxlogic' 'muxLogicI0_to_mul_ln244_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 750 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_71 = muxlogic i32 4294967255"   --->   Operation 750 'muxlogic' 'muxLogicI1_to_mul_ln244_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 751 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_72 = muxlogic i32 %in_25_val_read"   --->   Operation 751 'muxlogic' 'muxLogicI0_to_mul_ln244_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 752 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_72 = muxlogic i32 4294967213"   --->   Operation 752 'muxlogic' 'muxLogicI1_to_mul_ln244_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 753 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_73 = muxlogic i32 %in_29_val_read"   --->   Operation 753 'muxlogic' 'muxLogicI0_to_mul_ln244_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_73 = muxlogic i32 4294967209"   --->   Operation 754 'muxlogic' 'muxLogicI1_to_mul_ln244_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_73 = mul i32 %in_29_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 755 'mul' 'mul_ln244_73' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_70 = muxlogic i32 %in_33_val_read"   --->   Operation 756 'muxlogic' 'muxLogicI0_to_mul_ln245_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 757 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_70 = muxlogic i32 4294967244"   --->   Operation 757 'muxlogic' 'muxLogicI1_to_mul_ln245_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 758 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_71 = muxlogic i32 %in_39_val_read"   --->   Operation 758 'muxlogic' 'muxLogicI0_to_mul_ln245_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 759 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_71 = muxlogic i32 4294967259"   --->   Operation 759 'muxlogic' 'muxLogicI1_to_mul_ln245_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 760 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_72 = muxlogic i32 %in_43_val_read"   --->   Operation 760 'muxlogic' 'muxLogicI0_to_mul_ln245_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 761 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_72 = muxlogic i32 4294967215"   --->   Operation 761 'muxlogic' 'muxLogicI1_to_mul_ln245_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 762 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_73 = muxlogic i32 %in_47_val_read"   --->   Operation 762 'muxlogic' 'muxLogicI0_to_mul_ln245_73' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 763 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_73 = muxlogic i32 4294967208"   --->   Operation 763 'muxlogic' 'muxLogicI1_to_mul_ln245_73' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 764 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_64 = muxlogic i32 %in_61_val_read"   --->   Operation 764 'muxlogic' 'muxLogicI0_to_mul_ln246_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 765 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_64 = muxlogic i32 4294967217"   --->   Operation 765 'muxlogic' 'muxLogicI1_to_mul_ln246_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 766 [1/1] (0.85ns)   --->   "%add_ln246_888 = add i32 %in_27_val_read, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 766 'add' 'add_ln246_888' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_170)   --->   "%shl_ln246_60 = shl i32 %add_ln246_888, i32 7" [src/IDCT2.cpp:246]   --->   Operation 767 'shl' 'shl_ln246_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_170)   --->   "%shl_ln246_61 = shl i32 %add_ln246_888, i32 5" [src/IDCT2.cpp:246]   --->   Operation 768 'shl' 'shl_ln246_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 769 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_170 = sub i32 %shl_ln246_60, i32 %shl_ln246_61" [src/IDCT2.cpp:246]   --->   Operation 769 'sub' 'sub_ln246_170' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 770 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_63 = muxlogic i32 %in_7_val_read"   --->   Operation 770 'muxlogic' 'muxLogicI0_to_mul_ln243_63' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 771 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_63 = muxlogic i32 4294967227"   --->   Operation 771 'muxlogic' 'muxLogicI1_to_mul_ln243_63' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 772 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_64 = muxlogic i32 %in_11_val_read"   --->   Operation 772 'muxlogic' 'muxLogicI0_to_mul_ln243_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 773 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_64 = muxlogic i32 4294967208"   --->   Operation 773 'muxlogic' 'muxLogicI1_to_mul_ln243_64' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 774 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_65 = muxlogic i32 %in_15_val_read"   --->   Operation 774 'muxlogic' 'muxLogicI0_to_mul_ln243_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 775 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_65 = muxlogic i32 4294967209"   --->   Operation 775 'muxlogic' 'muxLogicI1_to_mul_ln243_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 776 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_74 = muxlogic i32 %in_29_val_read"   --->   Operation 776 'muxlogic' 'muxLogicI0_to_mul_ln244_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_74 = muxlogic i32 4294967259"   --->   Operation 777 'muxlogic' 'muxLogicI1_to_mul_ln244_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 778 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_74 = mul i32 %in_29_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 778 'mul' 'mul_ln244_74' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_74 = muxlogic i32 %in_33_val_read"   --->   Operation 779 'muxlogic' 'muxLogicI0_to_mul_ln245_74' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 780 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_74 = muxlogic i32 4294967225"   --->   Operation 780 'muxlogic' 'muxLogicI1_to_mul_ln245_74' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 781 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_75 = muxlogic i32 %in_41_val_read"   --->   Operation 781 'muxlogic' 'muxLogicI0_to_mul_ln245_75' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 782 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_75 = muxlogic i32 4294967210"   --->   Operation 782 'muxlogic' 'muxLogicI1_to_mul_ln245_75' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 783 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_65 = muxlogic i32 %in_55_val_read"   --->   Operation 783 'muxlogic' 'muxLogicI0_to_mul_ln246_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 784 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_65 = muxlogic i32 4294967255"   --->   Operation 784 'muxlogic' 'muxLogicI1_to_mul_ln246_65' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 785 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_66 = muxlogic i32 %in_59_val_read"   --->   Operation 785 'muxlogic' 'muxLogicI0_to_mul_ln246_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 786 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_66 = muxlogic i32 4294967223"   --->   Operation 786 'muxlogic' 'muxLogicI1_to_mul_ln246_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 787 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_67 = muxlogic i32 %in_63_val_read"   --->   Operation 787 'muxlogic' 'muxLogicI0_to_mul_ln246_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_67 = muxlogic i32 4294967206"   --->   Operation 788 'muxlogic' 'muxLogicI1_to_mul_ln246_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_67 = mul i32 %in_63_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 789 'mul' 'mul_ln246_67' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_66 = muxlogic i32 %in_7_val_read"   --->   Operation 790 'muxlogic' 'muxLogicI0_to_mul_ln243_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 791 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_66 = muxlogic i32 4294967252"   --->   Operation 791 'muxlogic' 'muxLogicI1_to_mul_ln243_66' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 792 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_67 = muxlogic i32 %in_15_val_read"   --->   Operation 792 'muxlogic' 'muxLogicI0_to_mul_ln243_67' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 793 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_67 = muxlogic i32 4294967215"   --->   Operation 793 'muxlogic' 'muxLogicI1_to_mul_ln243_67' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 794 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_75 = muxlogic i32 %in_27_val_read"   --->   Operation 794 'muxlogic' 'muxLogicI0_to_mul_ln244_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_75 = muxlogic i32 4294967213"   --->   Operation 795 'muxlogic' 'muxLogicI1_to_mul_ln244_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 796 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_75 = mul i32 %in_27_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 796 'mul' 'mul_ln244_75' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_76 = muxlogic i32 %in_31_val_read"   --->   Operation 797 'muxlogic' 'muxLogicI0_to_mul_ln244_76' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 798 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_76 = muxlogic i32 4294967227"   --->   Operation 798 'muxlogic' 'muxLogicI1_to_mul_ln244_76' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 799 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_68 = muxlogic i32 %in_49_val_read"   --->   Operation 799 'muxlogic' 'muxLogicI0_to_mul_ln246_68' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 800 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_68 = muxlogic i32 4294967255"   --->   Operation 800 'muxlogic' 'muxLogicI1_to_mul_ln246_68' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 801 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_69 = muxlogic i32 %in_57_val_read"   --->   Operation 801 'muxlogic' 'muxLogicI0_to_mul_ln246_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 802 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_69 = muxlogic i32 4294967217"   --->   Operation 802 'muxlogic' 'muxLogicI1_to_mul_ln246_69' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 803 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_70 = muxlogic i32 %in_61_val_read"   --->   Operation 803 'muxlogic' 'muxLogicI0_to_mul_ln246_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 804 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_70 = muxlogic i32 4294967208"   --->   Operation 804 'muxlogic' 'muxLogicI1_to_mul_ln246_70' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 805 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_77 = muxlogic i32 %in_19_val_read"   --->   Operation 805 'muxlogic' 'muxLogicI0_to_mul_ln244_77' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 806 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_77 = muxlogic i32 4294967255"   --->   Operation 806 'muxlogic' 'muxLogicI1_to_mul_ln244_77' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 807 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_76 = muxlogic i32 %in_35_val_read"   --->   Operation 807 'muxlogic' 'muxLogicI0_to_mul_ln245_76' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 808 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_76 = muxlogic i32 4294967227"   --->   Operation 808 'muxlogic' 'muxLogicI1_to_mul_ln245_76' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 809 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_77 = muxlogic i32 %in_39_val_read"   --->   Operation 809 'muxlogic' 'muxLogicI0_to_mul_ln245_77' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 810 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_77 = muxlogic i32 4294967223"   --->   Operation 810 'muxlogic' 'muxLogicI1_to_mul_ln245_77' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 811 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_78 = muxlogic i32 %in_43_val_read"   --->   Operation 811 'muxlogic' 'muxLogicI0_to_mul_ln245_78' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 812 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_78 = muxlogic i32 4294967217"   --->   Operation 812 'muxlogic' 'muxLogicI1_to_mul_ln245_78' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 813 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_79 = muxlogic i32 %in_47_val_read"   --->   Operation 813 'muxlogic' 'muxLogicI0_to_mul_ln245_79' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 814 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_79 = muxlogic i32 4294967213"   --->   Operation 814 'muxlogic' 'muxLogicI1_to_mul_ln245_79' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 815 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_71 = muxlogic i32 %in_51_val_read"   --->   Operation 815 'muxlogic' 'muxLogicI0_to_mul_ln246_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 816 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_71 = muxlogic i32 4294967210"   --->   Operation 816 'muxlogic' 'muxLogicI1_to_mul_ln246_71' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 817 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_72 = muxlogic i32 %in_55_val_read"   --->   Operation 817 'muxlogic' 'muxLogicI0_to_mul_ln246_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 818 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_72 = muxlogic i32 4294967208"   --->   Operation 818 'muxlogic' 'muxLogicI1_to_mul_ln246_72' <Predicate = true> <Delay = 1.75>
ST_2 : Operation 819 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_73 = muxlogic i32 %in_63_val_read"   --->   Operation 819 'muxlogic' 'muxLogicI0_to_mul_ln246_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_73 = muxlogic i32 4294967205"   --->   Operation 820 'muxlogic' 'muxLogicI1_to_mul_ln246_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_73 = mul i32 %in_63_val_read, i32 4294967205" [src/IDCT2.cpp:246]   --->   Operation 821 'mul' 'mul_ln246_73' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.41>
ST_3 : Operation 822 [3/5] (2.41ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read, i26 %in_32_val_read, i32 %in_34_val_read, i32 %in_36_val_read, i32 %in_38_val_read, i32 %in_40_val_read, i32 %in_42_val_read, i32 %in_44_val_read, i32 %in_46_val_read, i32 %in_48_val_read, i32 %in_50_val_read, i32 %in_52_val_read, i32 %in_54_val_read, i32 %in_56_val_read, i32 %in_58_val_read, i32 %in_60_val_read, i32 %in_62_val_read" [src/IDCT2.cpp:239]   --->   Operation 822 'call' 'call_ret' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Generic Core
ST_3 : Operation 823 [1/1] (0.00ns)   --->   "%shl_ln243_2 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 823 'shl' 'shl_ln243_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_1 = sub i32 %sub_ln243, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 824 'sub' 'sub_ln243_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 825 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_2 = sub i32 %sub_ln243_1, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 825 'sub' 'sub_ln243_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 826 [1/1] (0.00ns)   --->   "%shl_ln243_3 = shl i32 %in_7_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 826 'shl' 'shl_ln243_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 827 [1/1] (0.00ns)   --->   "%shl_ln243_4 = shl i32 %in_7_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 827 'shl' 'shl_ln243_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_3 = sub i32 %shl_ln243_3, i32 %shl_ln243_4" [src/IDCT2.cpp:243]   --->   Operation 828 'sub' 'sub_ln243_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 829 [1/1] (0.00ns)   --->   "%shl_ln243_5 = shl i32 %in_7_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 829 'shl' 'shl_ln243_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 830 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_4 = sub i32 %sub_ln243_3, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 830 'sub' 'sub_ln243_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_5)   --->   "%shl_ln243_7 = shl i32 %in_9_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 831 'shl' 'shl_ln243_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln243_8 = shl i32 %in_9_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 832 'shl' 'shl_ln243_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 833 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln243_5 = sub i32 %shl_ln243_7, i32 %shl_ln243_8" [src/IDCT2.cpp:243]   --->   Operation 833 'sub' 'sub_ln243_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns)   --->   "%shl_ln243_9 = shl i32 %in_9_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 834 'shl' 'shl_ln243_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 835 [1/1] (0.85ns)   --->   "%sub_ln243_6 = sub i32 %sub_ln243_5, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 835 'sub' 'sub_ln243_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.00ns)   --->   "%shl_ln243_10 = shl i32 %in_11_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 836 'shl' 'shl_ln243_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 837 [1/1] (0.00ns)   --->   "%shl_ln243_11 = shl i32 %in_11_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 837 'shl' 'shl_ln243_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_7 = sub i32 %shl_ln243_10, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 838 'sub' 'sub_ln243_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 839 [1/1] (0.00ns)   --->   "%shl_ln243_12 = shl i32 %in_11_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 839 'shl' 'shl_ln243_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 840 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_8 = sub i32 %sub_ln243_7, i32 %shl_ln243_12" [src/IDCT2.cpp:243]   --->   Operation 840 'sub' 'sub_ln243_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_9 = sub i32 %sub_ln243_8, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 841 'sub' 'sub_ln243_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_10)   --->   "%shl_ln243_13 = shl i32 %in_13_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 842 'shl' 'shl_ln243_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln243_14 = shl i32 %in_13_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 843 'shl' 'shl_ln243_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 844 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln243_10 = sub i32 %shl_ln243_13, i32 %shl_ln243_14" [src/IDCT2.cpp:243]   --->   Operation 844 'sub' 'sub_ln243_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.00ns)   --->   "%shl_ln243_15 = shl i32 %in_13_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 845 'shl' 'shl_ln243_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 846 [1/1] (0.85ns)   --->   "%sub_ln243_11 = sub i32 %sub_ln243_10, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 846 'sub' 'sub_ln243_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%shl_ln243_17 = shl i32 %in_15_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 847 'shl' 'shl_ln243_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%shl_ln243_18 = shl i32 %in_15_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 848 'shl' 'shl_ln243_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_1 = add i32 %shl_ln243_17, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 849 'add' 'add_ln243_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%shl_ln243_19 = shl i32 %in_15_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 850 'shl' 'shl_ln243_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_2 = add i32 %add_ln243_1, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 851 'add' 'add_ln243_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln244 = shl i32 %in_17_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 852 'shl' 'shl_ln244' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 853 [1/1] (0.00ns)   --->   "%shl_ln244_1 = shl i32 %in_17_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 853 'shl' 'shl_ln244_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 854 [1/1] (0.85ns)   --->   "%add_ln244 = add i32 %shl_ln244, i32 %shl_ln244_1" [src/IDCT2.cpp:244]   --->   Operation 854 'add' 'add_ln244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 855 [1/1] (0.00ns)   --->   "%shl_ln244_2 = shl i32 %in_17_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 855 'shl' 'shl_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 856 [1/1] (0.85ns)   --->   "%add_ln244_1 = add i32 %add_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 856 'add' 'add_ln244_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln244_3 = shl i32 %in_19_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 857 'shl' 'shl_ln244_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln244_4 = shl i32 %in_19_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 858 'shl' 'shl_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 859 [1/1] (0.85ns)   --->   "%add_ln244_2 = add i32 %shl_ln244_3, i32 %shl_ln244_4" [src/IDCT2.cpp:244]   --->   Operation 859 'add' 'add_ln244_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln244_5 = shl i32 %in_21_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 860 'shl' 'shl_ln244_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 861 [1/1] (0.00ns)   --->   "%shl_ln244_6 = shl i32 %in_21_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 861 'shl' 'shl_ln244_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 862 [1/1] (0.85ns)   --->   "%add_ln244_4 = add i32 %shl_ln244_5, i32 %shl_ln244_6" [src/IDCT2.cpp:244]   --->   Operation 862 'add' 'add_ln244_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 863 [1/1] (0.00ns)   --->   "%shl_ln244_7 = shl i32 %in_23_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 863 'shl' 'shl_ln244_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln244_8 = shl i32 %in_23_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 864 'shl' 'shl_ln244_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 865 [1/1] (0.85ns)   --->   "%add_ln244_5 = add i32 %shl_ln244_7, i32 %shl_ln244_8" [src/IDCT2.cpp:244]   --->   Operation 865 'add' 'add_ln244_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln244_9 = shl i32 %in_23_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 866 'shl' 'shl_ln244_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 867 [1/1] (0.85ns)   --->   "%sub_ln244_2 = sub i32 %add_ln244_5, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 867 'sub' 'sub_ln244_2' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 868 [1/1] (0.00ns)   --->   "%shl_ln244_10 = shl i32 %in_25_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 868 'shl' 'shl_ln244_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 869 [1/1] (0.00ns)   --->   "%shl_ln244_11 = shl i32 %in_25_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 869 'shl' 'shl_ln244_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 870 [1/1] (0.85ns)   --->   "%add_ln244_9 = add i32 %shl_ln244_12, i32 %shl_ln244_13" [src/IDCT2.cpp:244]   --->   Operation 870 'add' 'add_ln244_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln244_15 = shl i32 %in_29_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 871 'shl' 'shl_ln244_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 872 [1/1] (0.85ns)   --->   "%add_ln244_10 = add i32 %shl_ln244_14, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 872 'add' 'add_ln244_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_11 = add i32 %add_ln244_10, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 873 'add' 'add_ln244_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln244_16 = shl i32 %in_31_val_read, i32 6" [src/IDCT2.cpp:244]   --->   Operation 874 'shl' 'shl_ln244_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 875 [1/1] (0.00ns)   --->   "%shl_ln245 = shl i32 %in_33_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 875 'shl' 'shl_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 876 [1/1] (0.00ns)   --->   "%shl_ln245_4 = shl i32 %in_37_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 876 'shl' 'shl_ln245_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 877 [1/1] (0.00ns)   --->   "%shl_ln245_6 = shl i32 %in_39_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 877 'shl' 'shl_ln245_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 878 [1/1] (0.00ns)   --->   "%shl_ln245_7 = shl i32 %in_39_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 878 'shl' 'shl_ln245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 879 [1/1] (0.85ns)   --->   "%sub_ln245_4 = sub i32 %shl_ln245_6, i32 %shl_ln245_7" [src/IDCT2.cpp:245]   --->   Operation 879 'sub' 'sub_ln245_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln245_8 = shl i32 %in_39_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 880 'shl' 'shl_ln245_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 881 [1/1] (0.00ns)   --->   "%shl_ln245_9 = shl i32 %in_41_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 881 'shl' 'shl_ln245_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 882 [1/1] (0.00ns)   --->   "%shl_ln245_10 = shl i32 %in_41_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 882 'shl' 'shl_ln245_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 883 [1/1] (0.85ns)   --->   "%sub_ln245_5 = sub i32 %shl_ln245_9, i32 %shl_ln245_10" [src/IDCT2.cpp:245]   --->   Operation 883 'sub' 'sub_ln245_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln245_11 = shl i32 %in_43_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 884 'shl' 'shl_ln245_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 885 [1/1] (0.00ns)   --->   "%shl_ln245_12 = shl i32 %in_43_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 885 'shl' 'shl_ln245_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 886 [1/1] (0.85ns)   --->   "%sub_ln245_6 = sub i32 %shl_ln245_11, i32 %shl_ln245_12" [src/IDCT2.cpp:245]   --->   Operation 886 'sub' 'sub_ln245_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 887 [1/1] (0.00ns)   --->   "%shl_ln245_13 = shl i32 %in_43_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 887 'shl' 'shl_ln245_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 888 [1/1] (0.85ns)   --->   "%sub_ln245_7 = sub i32 %sub_ln245_6, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 888 'sub' 'sub_ln245_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 889 [1/1] (0.00ns)   --->   "%shl_ln245_14 = shl i32 %in_45_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 889 'shl' 'shl_ln245_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 890 [1/1] (0.00ns)   --->   "%shl_ln245_15 = shl i32 %in_45_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 890 'shl' 'shl_ln245_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 891 [1/1] (0.85ns)   --->   "%add_ln245_1 = add i32 %shl_ln245_14, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 891 'add' 'add_ln245_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln245_16 = shl i32 %in_47_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 892 'shl' 'shl_ln245_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln245_17 = shl i32 %in_47_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 893 'shl' 'shl_ln245_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 894 [1/1] (0.85ns)   --->   "%add_ln245_3 = add i32 %shl_ln245_16, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 894 'add' 'add_ln245_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 895 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_4 = add i32 %add_ln245_3, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 895 'add' 'add_ln245_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 896 [1/1] (0.00ns)   --->   "%shl_ln246 = shl i32 %in_49_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 896 'shl' 'shl_ln246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 897 [1/1] (0.00ns)   --->   "%shl_ln246_2 = shl i32 %in_51_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 897 'shl' 'shl_ln246_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln246_3 = shl i32 %in_53_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 898 'shl' 'shl_ln246_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln246_4 = shl i32 %in_53_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 899 'shl' 'shl_ln246_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 900 [1/1] (0.85ns)   --->   "%sub_ln246_1 = sub i32 %shl_ln246_3, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 900 'sub' 'sub_ln246_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 901 [1/1] (0.00ns)   --->   "%shl_ln246_5 = shl i32 %in_55_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 901 'shl' 'shl_ln246_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 902 [1/1] (0.00ns)   --->   "%shl_ln246_8 = shl i32 %in_59_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 902 'shl' 'shl_ln246_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 903 [1/1] (0.00ns)   --->   "%shl_ln246_9 = shl i32 %in_59_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 903 'shl' 'shl_ln246_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %in_5_val_read, i32 %in_3_val_read" [src/IDCT2.cpp:202]   --->   Operation 904 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 905 [1/1] (0.00ns)   --->   "%shl_ln246_11 = shl i32 %in_63_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 905 'shl' 'shl_ln246_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 906 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_3 = add i32 %add_ln245_4, i32 %sub_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 906 'add' 'add_ln246_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 907 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_14 = add i32 %tmp, i32 %in_7_val_read" [src/IDCT2.cpp:246]   --->   Operation 907 'add' 'add_ln246_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 908 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_15 = add i32 %sub_ln243_2, i32 %sub_ln243_9" [src/IDCT2.cpp:246]   --->   Operation 908 'add' 'add_ln246_15' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 909 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_25 = add i32 %add_ln244_11, i32 %shl_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 909 'add' 'add_ln246_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 910 [1/1] (0.00ns)   --->   "%shl_ln243_20 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 910 'shl' 'shl_ln243_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 911 [1/1] (0.85ns)   --->   "%sub_ln243_13 = sub i32 %sub_ln243, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 911 'sub' 'sub_ln243_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 912 [1/1] (0.00ns)   --->   "%shl_ln243_21 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 912 'shl' 'shl_ln243_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 913 [1/1] (0.85ns)   --->   "%add_ln243_3 = add i32 %sub_ln243_13, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 913 'add' 'add_ln243_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 914 [1/1] (0.00ns)   --->   "%shl_ln243_25 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 914 'shl' 'shl_ln243_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 915 [1/1] (0.00ns)   --->   "%shl_ln243_26 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 915 'shl' 'shl_ln243_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 916 [1/1] (0.85ns)   --->   "%add_ln243_4 = add i32 %shl_ln243_25, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 916 'add' 'add_ln243_4' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 917 [1/1] (0.00ns)   --->   "%shl_ln243_28 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 917 'shl' 'shl_ln243_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 918 [1/1] (0.00ns)   --->   "%shl_ln243_29 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 918 'shl' 'shl_ln243_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 919 [1/1] (0.85ns)   --->   "%add_ln243_6 = add i32 %shl_ln243_28, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 919 'add' 'add_ln243_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 920 [1/1] (0.00ns)   --->   "%shl_ln243_30 = shl i32 %in_9_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 920 'shl' 'shl_ln243_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 921 [1/1] (0.85ns)   --->   "%add_ln243_7 = add i32 %shl_ln243_30, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 921 'add' 'add_ln243_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 922 [1/1] (0.00ns)   --->   "%shl_ln243_31 = shl i32 %in_11_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 922 'shl' 'shl_ln243_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 923 [1/1] (0.00ns)   --->   "%shl_ln243_32 = shl i32 %in_11_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 923 'shl' 'shl_ln243_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 924 [1/1] (0.85ns)   --->   "%sub_ln243_18 = sub i32 %shl_ln243_31, i32 %shl_ln243_32" [src/IDCT2.cpp:243]   --->   Operation 924 'sub' 'sub_ln243_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 925 [1/1] (0.00ns)   --->   "%shl_ln243_33 = shl i32 %in_13_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 925 'shl' 'shl_ln243_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 926 [1/1] (0.00ns)   --->   "%shl_ln243_34 = shl i32 %in_13_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 926 'shl' 'shl_ln243_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 927 [1/1] (0.85ns)   --->   "%sub_ln243_19 = sub i32 %shl_ln243_33, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 927 'sub' 'sub_ln243_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 928 [1/1] (0.00ns)   --->   "%shl_ln243_36 = shl i32 %in_15_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 928 'shl' 'shl_ln243_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 929 [1/1] (0.00ns)   --->   "%shl_ln243_37 = shl i32 %in_15_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 929 'shl' 'shl_ln243_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 930 [1/1] (0.85ns)   --->   "%add_ln243_9 = add i32 %shl_ln243_36, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 930 'add' 'add_ln243_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln244_17 = shl i32 %in_17_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 931 'shl' 'shl_ln244_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 932 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_4 = sub i32 %shl_ln244_17, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 932 'sub' 'sub_ln244_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 933 [1/1] (0.85ns)   --->   "%sub_ln244_5 = sub i32 %shl_ln244_4, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 933 'sub' 'sub_ln244_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 934 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244 = mul i32 %in_23_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 934 'mul' 'mul_ln244' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 935 [1/1] (0.00ns)   --->   "%shl_ln244_19 = shl i32 %in_25_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 935 'shl' 'shl_ln244_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 936 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_6 = sub i32 %shl_ln244_11, i32 %shl_ln244_19" [src/IDCT2.cpp:244]   --->   Operation 936 'sub' 'sub_ln244_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 937 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_1 = mul i32 %in_27_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 937 'mul' 'mul_ln244_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 938 [1/1] (0.85ns)   --->   "%sub_ln244_7 = sub i32 %shl_ln244_20, i32 %shl_ln244_14" [src/IDCT2.cpp:244]   --->   Operation 938 'sub' 'sub_ln244_7' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 939 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_2 = muxlogic i32 %in_31_val_read"   --->   Operation 939 'muxlogic' 'muxLogicI0_to_mul_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 940 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_2 = muxlogic i32 4294967237"   --->   Operation 940 'muxlogic' 'muxLogicI1_to_mul_ln244_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 941 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_2 = mul i32 %in_31_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 941 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 942 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245 = muxlogic i32 %in_33_val_read"   --->   Operation 942 'muxlogic' 'muxLogicI0_to_mul_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 943 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245 = muxlogic i32 4294967227"   --->   Operation 943 'muxlogic' 'muxLogicI1_to_mul_ln245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 944 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245 = mul i32 %in_33_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 944 'mul' 'mul_ln245' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 945 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_1 = muxlogic i32 %in_35_val_read"   --->   Operation 945 'muxlogic' 'muxLogicI0_to_mul_ln245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 946 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_1 = muxlogic i32 4294967219"   --->   Operation 946 'muxlogic' 'muxLogicI1_to_mul_ln245_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 947 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_1 = mul i32 %in_35_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 947 'mul' 'mul_ln245_1' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 948 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_2 = muxlogic i32 %in_37_val_read"   --->   Operation 948 'muxlogic' 'muxLogicI0_to_mul_ln245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 949 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_2 = muxlogic i32 4294967213"   --->   Operation 949 'muxlogic' 'muxLogicI1_to_mul_ln245_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 950 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_2 = mul i32 %in_37_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 950 'mul' 'mul_ln245_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 951 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_3 = muxlogic i32 %in_39_val_read"   --->   Operation 951 'muxlogic' 'muxLogicI0_to_mul_ln245_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 952 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_3 = muxlogic i32 4294967209"   --->   Operation 952 'muxlogic' 'muxLogicI1_to_mul_ln245_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 953 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_3 = mul i32 %in_39_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 953 'mul' 'mul_ln245_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 954 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_4 = muxlogic i32 %in_41_val_read"   --->   Operation 954 'muxlogic' 'muxLogicI0_to_mul_ln245_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 955 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_4 = muxlogic i32 4294967206"   --->   Operation 955 'muxlogic' 'muxLogicI1_to_mul_ln245_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 956 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_4 = mul i32 %in_41_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 956 'mul' 'mul_ln245_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 957 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_5 = mul i32 %in_43_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 957 'mul' 'mul_ln245_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 958 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_6 = mul i32 %in_45_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 958 'mul' 'mul_ln245_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 959 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_7 = muxlogic i32 %in_47_val_read"   --->   Operation 959 'muxlogic' 'muxLogicI0_to_mul_ln245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 960 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_7 = muxlogic i32 4294967210"   --->   Operation 960 'muxlogic' 'muxLogicI1_to_mul_ln245_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 961 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_7 = mul i32 %in_47_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 961 'mul' 'mul_ln245_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 962 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246 = muxlogic i32 %in_49_val_read"   --->   Operation 962 'muxlogic' 'muxLogicI0_to_mul_ln246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 963 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246 = muxlogic i32 4294967215"   --->   Operation 963 'muxlogic' 'muxLogicI1_to_mul_ln246' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 964 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246 = mul i32 %in_49_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 964 'mul' 'mul_ln246' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 965 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_1 = mul i32 %in_51_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 965 'mul' 'mul_ln246_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 966 [1/1] (0.00ns)   --->   "%shl_ln246_16 = shl i32 %in_53_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 966 'shl' 'shl_ln246_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 967 [1/1] (0.85ns)   --->   "%sub_ln246_8 = sub i32 0, i32 %shl_ln246_16" [src/IDCT2.cpp:246]   --->   Operation 967 'sub' 'sub_ln246_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_9 = sub i32 %sub_ln246_8, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 968 'sub' 'sub_ln246_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln246_17 = shl i32 %in_55_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 969 'shl' 'shl_ln246_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 970 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_2 = muxlogic i32 %in_57_val_read"   --->   Operation 970 'muxlogic' 'muxLogicI0_to_mul_ln246_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 971 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_2 = muxlogic i32 4294967252"   --->   Operation 971 'muxlogic' 'muxLogicI1_to_mul_ln246_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 972 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_2 = mul i32 %in_57_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 972 'mul' 'mul_ln246_2' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln246_22 = shl i32 %in_63_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 973 'shl' 'shl_ln246_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 974 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_15 = sub i32 %in_63_val_read, i32 %shl_ln246_22" [src/IDCT2.cpp:246]   --->   Operation 974 'sub' 'sub_ln246_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 975 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_34 = add i32 %sub_ln246_9, i32 %mul_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 975 'add' 'add_ln246_34' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 976 [1/1] (0.85ns)   --->   "%add_ln246_41 = add i32 %mul_ln245_6, i32 %mul_ln245_5" [src/IDCT2.cpp:246]   --->   Operation 976 'add' 'add_ln246_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 977 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_49 = add i32 %sub_ln243_18, i32 %sub_ln244_4" [src/IDCT2.cpp:246]   --->   Operation 977 'add' 'add_ln246_49' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 978 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_53 = add i32 %sub_ln244_5, i32 %sub_ln244_6" [src/IDCT2.cpp:246]   --->   Operation 978 'add' 'add_ln246_53' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 979 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_55 = add i32 %mul_ln244, i32 %sub_ln244_7" [src/IDCT2.cpp:246]   --->   Operation 979 'add' 'add_ln246_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 980 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_56 = add i32 %mul_ln244_1, i32 %sub_ln246_15" [src/IDCT2.cpp:246]   --->   Operation 980 'add' 'add_ln246_56' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 981 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_57 = add i32 %add_ln246_56, i32 %add_ln246_55" [src/IDCT2.cpp:246]   --->   Operation 981 'add' 'add_ln246_57' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 982 [1/1] (0.00ns)   --->   "%shl_ln243_38 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 982 'shl' 'shl_ln243_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 983 [1/1] (0.00ns)   --->   "%shl_ln243_39 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 983 'shl' 'shl_ln243_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 984 [1/1] (0.85ns)   --->   "%add_ln243_11 = add i32 %shl_ln243_38, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 984 'add' 'add_ln243_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 985 [1/1] (0.00ns)   --->   "%shl_ln243_41 = shl i32 %in_5_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 985 'shl' 'shl_ln243_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 986 [1/1] (0.00ns)   --->   "%shl_ln243_42 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 986 'shl' 'shl_ln243_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 987 [1/1] (0.85ns)   --->   "%sub_ln243_20 = sub i32 %shl_ln243_28, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 987 'sub' 'sub_ln243_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 988 [1/1] (0.85ns)   --->   "%add_ln243_15 = add i32 %shl_ln243_8, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 988 'add' 'add_ln243_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 989 [1/1] (0.00ns)   --->   "%shl_ln243_43 = shl i32 %in_11_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 989 'shl' 'shl_ln243_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 990 [1/1] (0.00ns)   --->   "%shl_ln243_44 = shl i32 %in_11_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 990 'shl' 'shl_ln243_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 991 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_3 = muxlogic i32 %in_17_val_read"   --->   Operation 991 'muxlogic' 'muxLogicI0_to_mul_ln244_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 992 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_3 = muxlogic i32 4294967252"   --->   Operation 992 'muxlogic' 'muxLogicI1_to_mul_ln244_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 993 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_3 = mul i32 %in_17_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 993 'mul' 'mul_ln244_3' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 994 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_4 = muxlogic i32 %in_21_val_read"   --->   Operation 994 'muxlogic' 'muxLogicI0_to_mul_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 995 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_4 = muxlogic i32 4294967219"   --->   Operation 995 'muxlogic' 'muxLogicI1_to_mul_ln244_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 996 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_4 = mul i32 %in_21_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 996 'mul' 'mul_ln244_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 997 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_5 = muxlogic i32 %in_23_val_read"   --->   Operation 997 'muxlogic' 'muxLogicI0_to_mul_ln244_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 998 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_5 = muxlogic i32 4294967210"   --->   Operation 998 'muxlogic' 'muxLogicI1_to_mul_ln244_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 999 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_5 = mul i32 %in_23_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 999 'mul' 'mul_ln244_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1000 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_6 = muxlogic i32 %in_25_val_read"   --->   Operation 1000 'muxlogic' 'muxLogicI0_to_mul_ln244_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1001 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_6 = muxlogic i32 4294967206"   --->   Operation 1001 'muxlogic' 'muxLogicI1_to_mul_ln244_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1002 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_6 = mul i32 %in_25_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1002 'mul' 'mul_ln244_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1003 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_7 = mul i32 %in_27_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1003 'mul' 'mul_ln244_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1004 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_8 = muxlogic i32 %in_29_val_read"   --->   Operation 1004 'muxlogic' 'muxLogicI0_to_mul_ln244_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1005 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_8 = muxlogic i32 4294967213"   --->   Operation 1005 'muxlogic' 'muxLogicI1_to_mul_ln244_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1006 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_8 = mul i32 %in_29_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 1006 'mul' 'mul_ln244_8' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1007 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_9 = muxlogic i32 %in_31_val_read"   --->   Operation 1007 'muxlogic' 'muxLogicI0_to_mul_ln244_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1008 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_9 = muxlogic i32 4294967225"   --->   Operation 1008 'muxlogic' 'muxLogicI1_to_mul_ln244_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1009 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_9 = mul i32 %in_31_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1009 'mul' 'mul_ln244_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1010 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_8 = muxlogic i32 %in_35_val_read"   --->   Operation 1010 'muxlogic' 'muxLogicI0_to_mul_ln245_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1011 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_8 = muxlogic i32 4294967259"   --->   Operation 1011 'muxlogic' 'muxLogicI1_to_mul_ln245_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1012 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_8 = mul i32 %in_35_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 1012 'mul' 'mul_ln245_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1013 [1/1] (0.00ns)   --->   "%shl_ln245_19 = shl i32 %in_37_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 1013 'shl' 'shl_ln245_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1014 [1/1] (0.00ns)   --->   "%shl_ln245_21 = shl i32 %in_41_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 1014 'shl' 'shl_ln245_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1015 [1/1] (0.00ns)   --->   "%shl_ln245_23 = shl i32 %in_45_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 1015 'shl' 'shl_ln245_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_5 = add i32 %shl_ln245_23, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 1016 'add' 'add_ln245_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln245_24 = shl i32 %in_47_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 1017 'shl' 'shl_ln245_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1018 [1/1] (0.00ns)   --->   "%shl_ln245_25 = shl i32 %in_47_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 1018 'shl' 'shl_ln245_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1019 [1/1] (0.85ns)   --->   "%add_ln245_6 = add i32 %shl_ln245_24, i32 %shl_ln245_25" [src/IDCT2.cpp:245]   --->   Operation 1019 'add' 'add_ln245_6' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_16)   --->   "%shl_ln246_23 = shl i32 %in_49_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 1020 'shl' 'shl_ln246_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1021 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_16 = sub i32 %shl_ln246_23, i32 %shl_ln246" [src/IDCT2.cpp:246]   --->   Operation 1021 'sub' 'sub_ln246_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1022 [1/1] (0.00ns)   --->   "%shl_ln246_24 = shl i32 %in_49_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 1022 'shl' 'shl_ln246_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1023 [1/1] (0.85ns)   --->   "%sub_ln246_17 = sub i32 %sub_ln246_16, i32 %shl_ln246_24" [src/IDCT2.cpp:246]   --->   Operation 1023 'sub' 'sub_ln246_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1024 [1/1] (0.85ns)   --->   "%sub_ln246_20 = sub i32 %sub_ln246_19, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 1024 'sub' 'sub_ln246_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_22)   --->   "%shl_ln246_26 = shl i32 %in_53_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 1025 'shl' 'shl_ln246_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1026 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_22 = sub i32 %shl_ln246_26, i32 %shl_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 1026 'sub' 'sub_ln246_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1027 [1/1] (0.85ns)   --->   "%sub_ln246_23 = sub i32 %sub_ln246_22, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 1027 'sub' 'sub_ln246_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1028 [1/1] (0.85ns)   --->   "%add_ln246_182 = add i32 %shl_ln246_17, i32 %shl_ln246_5" [src/IDCT2.cpp:246]   --->   Operation 1028 'add' 'add_ln246_182' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1029 [1/1] (0.00ns)   --->   "%shl_ln246_29 = shl i32 %in_59_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 1029 'shl' 'shl_ln246_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1030 [1/1] (0.85ns)   --->   "%sub_ln246_24 = sub i32 %shl_ln246_29, i32 %shl_ln246_8" [src/IDCT2.cpp:246]   --->   Operation 1030 'sub' 'sub_ln246_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1031 [1/1] (0.00ns)   --->   "%shl_ln246_30 = shl i32 %in_61_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 1031 'shl' 'shl_ln246_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1032 [1/1] (0.85ns)   --->   "%sub_ln246_25 = sub i32 %shl_ln246_31, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1032 'sub' 'sub_ln246_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_26 = sub i32 %sub_ln246_25, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1033 'sub' 'sub_ln246_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1034 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_72 = add i32 %add_ln245_5, i32 %sub_ln245_6" [src/IDCT2.cpp:246]   --->   Operation 1034 'add' 'add_ln246_72' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1035 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_87 = add i32 %mul_ln244_7, i32 %sub_ln246_26" [src/IDCT2.cpp:246]   --->   Operation 1035 'add' 'add_ln246_87' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1036 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243 = muxlogic i32 %in_15_val_read"   --->   Operation 1036 'muxlogic' 'muxLogicI0_to_mul_ln243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1037 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243 = muxlogic i32 4294967219"   --->   Operation 1037 'muxlogic' 'muxLogicI1_to_mul_ln243' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1038 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243 = mul i32 %in_15_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 1038 'mul' 'mul_ln243' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1039 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_10 = muxlogic i32 %in_17_val_read"   --->   Operation 1039 'muxlogic' 'muxLogicI0_to_mul_ln244_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1040 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_10 = muxlogic i32 4294967208"   --->   Operation 1040 'muxlogic' 'muxLogicI1_to_mul_ln244_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1041 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_10 = mul i32 %in_17_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 1041 'mul' 'mul_ln244_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1042 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_11 = muxlogic i32 %in_19_val_read"   --->   Operation 1042 'muxlogic' 'muxLogicI0_to_mul_ln244_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1043 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_11 = muxlogic i32 4294967206"   --->   Operation 1043 'muxlogic' 'muxLogicI1_to_mul_ln244_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1044 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_11 = mul i32 %in_19_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1044 'mul' 'mul_ln244_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1045 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_12 = muxlogic i32 %in_21_val_read"   --->   Operation 1045 'muxlogic' 'muxLogicI0_to_mul_ln244_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1046 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_12 = muxlogic i32 4294967215"   --->   Operation 1046 'muxlogic' 'muxLogicI1_to_mul_ln244_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1047 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_12 = mul i32 %in_21_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 1047 'mul' 'mul_ln244_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln244_22 = shl i32 %in_23_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 1048 'shl' 'shl_ln244_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1049 [1/1] (0.85ns)   --->   "%sub_ln244_9 = sub i32 %shl_ln244_22, i32 %shl_ln244_7" [src/IDCT2.cpp:244]   --->   Operation 1049 'sub' 'sub_ln244_9' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1050 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_13 = muxlogic i32 %in_25_val_read"   --->   Operation 1050 'muxlogic' 'muxLogicI0_to_mul_ln244_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1051 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_13 = muxlogic i32 4294967259"   --->   Operation 1051 'muxlogic' 'muxLogicI1_to_mul_ln244_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1052 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_13 = mul i32 %in_25_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 1052 'mul' 'mul_ln244_13' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1053 [1/1] (0.00ns)   --->   "%shl_ln244_24 = shl i32 %in_29_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 1053 'shl' 'shl_ln244_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1054 [1/1] (0.85ns)   --->   "%sub_ln244_11 = sub i32 %shl_ln244_23, i32 %shl_ln244_24" [src/IDCT2.cpp:244]   --->   Operation 1054 'sub' 'sub_ln244_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1055 [1/1] (0.00ns)   --->   "%shl_ln244_25 = shl i32 %in_31_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 1055 'shl' 'shl_ln244_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln245_26 = shl i32 %in_35_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1056 'shl' 'shl_ln245_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln245_27 = shl i32 %in_35_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 1057 'shl' 'shl_ln245_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_13 = sub i32 %shl_ln245_26, i32 %shl_ln245_27" [src/IDCT2.cpp:245]   --->   Operation 1058 'sub' 'sub_ln245_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1059 [1/1] (0.00ns)   --->   "%shl_ln245_28 = shl i32 %in_35_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 1059 'shl' 'shl_ln245_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1060 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_14 = sub i32 %sub_ln245_13, i32 %shl_ln245_28" [src/IDCT2.cpp:245]   --->   Operation 1060 'sub' 'sub_ln245_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1061 [1/1] (0.85ns)   --->   "%add_ln245_10 = add i32 %shl_ln245_6, i32 %shl_ln245_7" [src/IDCT2.cpp:245]   --->   Operation 1061 'add' 'add_ln245_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1062 [1/1] (0.85ns)   --->   "%add_ln245_11 = add i32 %add_ln245_10, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 1062 'add' 'add_ln245_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln245_32 = shl i32 %in_43_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 1063 'shl' 'shl_ln245_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1064 [1/1] (0.00ns)   --->   "%shl_ln245_33 = shl i32 %in_43_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 1064 'shl' 'shl_ln245_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1065 [1/1] (0.85ns)   --->   "%add_ln245_13 = add i32 %shl_ln245_32, i32 %shl_ln245_33" [src/IDCT2.cpp:245]   --->   Operation 1065 'add' 'add_ln245_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1066 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_14 = add i32 %add_ln245_13, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1066 'add' 'add_ln245_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1067 [1/1] (0.00ns)   --->   "%shl_ln245_34 = shl i32 %in_45_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 1067 'shl' 'shl_ln245_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1068 [1/1] (0.00ns)   --->   "%shl_ln245_35 = shl i32 %in_45_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 1068 'shl' 'shl_ln245_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_19 = sub i32 %shl_ln245_34, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1069 'sub' 'sub_ln245_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1070 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_20 = sub i32 %sub_ln245_19, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 1070 'sub' 'sub_ln245_20' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1071 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_21 = sub i32 0, i32 %shl_ln245_25" [src/IDCT2.cpp:245]   --->   Operation 1071 'sub' 'sub_ln245_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1072 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_22 = sub i32 %sub_ln245_21, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 1072 'sub' 'sub_ln245_22' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1073 [1/1] (0.00ns)   --->   "%shl_ln246_33 = shl i32 %in_49_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 1073 'shl' 'shl_ln246_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1074 [1/1] (0.00ns)   --->   "%shl_ln246_34 = shl i32 %in_49_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 1074 'shl' 'shl_ln246_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1075 [1/1] (0.85ns)   --->   "%sub_ln246_28 = sub i32 %shl_ln246_34, i32 %shl_ln246_33" [src/IDCT2.cpp:246]   --->   Operation 1075 'sub' 'sub_ln246_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1076 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_3 = mul i32 %in_51_val_read, i32 4294967225" [src/IDCT2.cpp:246]   --->   Operation 1076 'mul' 'mul_ln246_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1077 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_4 = mul i32 %in_53_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 1077 'mul' 'mul_ln246_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1078 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_5 = muxlogic i32 %in_55_val_read"   --->   Operation 1078 'muxlogic' 'muxLogicI0_to_mul_ln246_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1079 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_5 = muxlogic i32 4294967205"   --->   Operation 1079 'muxlogic' 'muxLogicI1_to_mul_ln246_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1080 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_5 = mul i32 %in_55_val_read, i32 4294967205" [src/IDCT2.cpp:246]   --->   Operation 1080 'mul' 'mul_ln246_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1081 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_6 = muxlogic i32 %in_57_val_read"   --->   Operation 1081 'muxlogic' 'muxLogicI0_to_mul_ln246_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1082 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_6 = muxlogic i32 4294967212"   --->   Operation 1082 'muxlogic' 'muxLogicI1_to_mul_ln246_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1083 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_6 = mul i32 %in_57_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 1083 'mul' 'mul_ln246_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1084 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_7 = muxlogic i32 %in_59_val_read"   --->   Operation 1084 'muxlogic' 'muxLogicI0_to_mul_ln246_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1085 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_7 = muxlogic i32 4294967227"   --->   Operation 1085 'muxlogic' 'muxLogicI1_to_mul_ln246_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1086 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_7 = mul i32 %in_59_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 1086 'mul' 'mul_ln246_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1087 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_8 = muxlogic i32 %in_61_val_read"   --->   Operation 1087 'muxlogic' 'muxLogicI0_to_mul_ln246_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1088 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_8 = muxlogic i32 4294967252"   --->   Operation 1088 'muxlogic' 'muxLogicI1_to_mul_ln246_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1089 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_8 = mul i32 %in_61_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 1089 'mul' 'mul_ln246_8' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_29 = sub i32 %in_63_val_read, i32 %shl_ln246_31" [src/IDCT2.cpp:246]   --->   Operation 1090 'sub' 'sub_ln246_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1091 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_95 = add i32 %sub_ln246_28, i32 %sub_ln245_22" [src/IDCT2.cpp:246]   --->   Operation 1091 'add' 'add_ln246_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1092 [1/1] (0.85ns)   --->   "%add_ln246_96 = add i32 %mul_ln246_4, i32 %mul_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 1092 'add' 'add_ln246_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1093 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_97 = add i32 %add_ln246_96, i32 %add_ln246_95" [src/IDCT2.cpp:246]   --->   Operation 1093 'add' 'add_ln246_97' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1094 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_103 = add i32 %sub_ln245_20, i32 %add_ln245_14" [src/IDCT2.cpp:246]   --->   Operation 1094 'add' 'add_ln246_103' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_117 = add i32 %sub_ln244_9, i32 %sub_ln244_11" [src/IDCT2.cpp:246]   --->   Operation 1095 'add' 'add_ln246_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1096 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_118 = add i32 %sub_ln244_10, i32 %sub_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 1096 'add' 'add_ln246_118' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1097 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_119 = add i32 %add_ln246_118, i32 %add_ln246_117" [src/IDCT2.cpp:246]   --->   Operation 1097 'add' 'add_ln246_119' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1098 [1/1] (0.00ns)   --->   "%shl_ln243_46 = shl i32 %in_5_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 1098 'shl' 'shl_ln243_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1099 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_1 = muxlogic i32 %in_9_val_read"   --->   Operation 1099 'muxlogic' 'muxLogicI0_to_mul_ln243_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1100 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_1 = muxlogic i32 4294967259"   --->   Operation 1100 'muxlogic' 'muxLogicI1_to_mul_ln243_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1101 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_1 = mul i32 %in_9_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 1101 'mul' 'mul_ln243_1' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1102 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_2 = muxlogic i32 %in_11_val_read"   --->   Operation 1102 'muxlogic' 'muxLogicI0_to_mul_ln243_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1103 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_2 = muxlogic i32 4294967227"   --->   Operation 1103 'muxlogic' 'muxLogicI1_to_mul_ln243_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1104 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_2 = mul i32 %in_11_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 1104 'mul' 'mul_ln243_2' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1105 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_3 = muxlogic i32 %in_13_val_read"   --->   Operation 1105 'muxlogic' 'muxLogicI0_to_mul_ln243_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1106 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_3 = muxlogic i32 4294967209"   --->   Operation 1106 'muxlogic' 'muxLogicI1_to_mul_ln243_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1107 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_3 = mul i32 %in_13_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 1107 'mul' 'mul_ln243_3' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1108 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_4 = muxlogic i32 %in_15_val_read"   --->   Operation 1108 'muxlogic' 'muxLogicI0_to_mul_ln243_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1109 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_4 = muxlogic i32 4294967206"   --->   Operation 1109 'muxlogic' 'muxLogicI1_to_mul_ln243_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1110 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_4 = mul i32 %in_15_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1110 'mul' 'mul_ln243_4' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1111 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_14 = muxlogic i32 %in_17_val_read"   --->   Operation 1111 'muxlogic' 'muxLogicI0_to_mul_ln244_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1112 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_14 = muxlogic i32 4294967223"   --->   Operation 1112 'muxlogic' 'muxLogicI1_to_mul_ln244_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1113 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_14 = mul i32 %in_17_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 1113 'mul' 'mul_ln244_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1114 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_15 = muxlogic i32 %in_19_val_read"   --->   Operation 1114 'muxlogic' 'muxLogicI0_to_mul_ln244_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1115 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_15 = muxlogic i32 4294967252"   --->   Operation 1115 'muxlogic' 'muxLogicI1_to_mul_ln244_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1116 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_15 = mul i32 %in_19_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 1116 'mul' 'mul_ln244_15' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1117 [1/1] (0.00ns)   --->   "%shl_ln244_27 = shl i32 %in_21_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 1117 'shl' 'shl_ln244_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1118 [1/1] (0.00ns)   --->   "%shl_ln244_28 = shl i32 %in_23_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 1118 'shl' 'shl_ln244_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1119 [1/1] (0.85ns)   --->   "%add_ln244_14 = add i32 %shl_ln244_28, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 1119 'add' 'add_ln244_14' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1120 [1/1] (0.00ns)   --->   "%shl_ln244_31 = shl i32 %in_27_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 1120 'shl' 'shl_ln244_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1121 [1/1] (0.85ns)   --->   "%sub_ln244_16 = sub i32 %sub_ln244_15, i32 %shl_ln244_31" [src/IDCT2.cpp:244]   --->   Operation 1121 'sub' 'sub_ln244_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1122 [1/1] (0.85ns)   --->   "%sub_ln244_18 = sub i32 %sub_ln244_17, i32 %shl_ln244_24" [src/IDCT2.cpp:244]   --->   Operation 1122 'sub' 'sub_ln244_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1123 [1/1] (0.00ns)   --->   "%shl_ln244_33 = shl i32 %in_29_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 1123 'shl' 'shl_ln244_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1124 [1/1] (0.85ns)   --->   "%add_ln244_16 = add i32 %sub_ln244_18, i32 %shl_ln244_33" [src/IDCT2.cpp:244]   --->   Operation 1124 'add' 'add_ln244_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1125 [1/1] (0.85ns)   --->   "%add_ln244_17 = add i32 %shl_ln244_16, i32 %shl_ln244_25" [src/IDCT2.cpp:244]   --->   Operation 1125 'add' 'add_ln244_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1126 [1/1] (0.00ns)   --->   "%shl_ln245_36 = shl i32 %in_33_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 1126 'shl' 'shl_ln245_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1127 [1/1] (0.85ns)   --->   "%sub_ln245_23 = sub i32 %shl_ln245, i32 %shl_ln245_36" [src/IDCT2.cpp:245]   --->   Operation 1127 'sub' 'sub_ln245_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1128 [1/1] (0.00ns)   --->   "%shl_ln245_38 = shl i32 %in_37_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 1128 'shl' 'shl_ln245_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1129 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_9 = muxlogic i32 %in_41_val_read"   --->   Operation 1129 'muxlogic' 'muxLogicI0_to_mul_ln245_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1130 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_9 = muxlogic i32 4294967212"   --->   Operation 1130 'muxlogic' 'muxLogicI1_to_mul_ln245_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1131 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_9 = mul i32 %in_41_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 1131 'mul' 'mul_ln245_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1132 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_10 = muxlogic i32 %in_43_val_read"   --->   Operation 1132 'muxlogic' 'muxLogicI0_to_mul_ln245_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1133 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_10 = muxlogic i32 4294967206"   --->   Operation 1133 'muxlogic' 'muxLogicI1_to_mul_ln245_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1134 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_10 = mul i32 %in_43_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 1134 'mul' 'mul_ln245_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1135 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_11 = muxlogic i32 %in_45_val_read"   --->   Operation 1135 'muxlogic' 'muxLogicI0_to_mul_ln245_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1136 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_11 = muxlogic i32 4294967217"   --->   Operation 1136 'muxlogic' 'muxLogicI1_to_mul_ln245_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1137 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_11 = mul i32 %in_45_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 1137 'mul' 'mul_ln245_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1138 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_12 = muxlogic i32 %in_47_val_read"   --->   Operation 1138 'muxlogic' 'muxLogicI0_to_mul_ln245_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1139 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_12 = muxlogic i32 4294967244"   --->   Operation 1139 'muxlogic' 'muxLogicI1_to_mul_ln245_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1140 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_12 = mul i32 %in_47_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 1140 'mul' 'mul_ln245_12' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1141 [1/1] (0.00ns)   --->   "%shl_ln246_35 = shl i32 %in_51_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 1141 'shl' 'shl_ln246_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_31 = sub i32 %shl_ln246_1, i32 %shl_ln246_35" [src/IDCT2.cpp:246]   --->   Operation 1142 'sub' 'sub_ln246_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1143 [1/1] (0.00ns)   --->   "%shl_ln246_36 = shl i32 %in_53_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 1143 'shl' 'shl_ln246_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1144 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_32 = sub i32 %shl_ln246_16, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 1144 'sub' 'sub_ln246_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1145 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_33 = sub i32 %sub_ln246_32, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 1145 'sub' 'sub_ln246_33' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_35)   --->   "%shl_ln246_37 = shl i32 %in_57_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 1146 'shl' 'shl_ln246_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1147 [1/1] (0.00ns)   --->   "%shl_ln246_38 = shl i32 %in_57_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 1147 'shl' 'shl_ln246_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1148 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_35 = sub i32 %shl_ln246_37, i32 %shl_ln246_38" [src/IDCT2.cpp:246]   --->   Operation 1148 'sub' 'sub_ln246_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1149 [1/1] (0.85ns)   --->   "%add_ln246_461 = add i32 %shl_ln246_29, i32 %shl_ln246_8" [src/IDCT2.cpp:246]   --->   Operation 1149 'add' 'add_ln246_461' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_523 = add i32 %shl_ln246_31, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1150 'add' 'add_ln246_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1151 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_127 = add i32 %sub_ln246_33, i32 %sub_ln246_31" [src/IDCT2.cpp:246]   --->   Operation 1151 'add' 'add_ln246_127' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1152 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_149 = add i32 %sub_ln244_16, i32 %add_ln246_523" [src/IDCT2.cpp:246]   --->   Operation 1152 'add' 'add_ln246_149' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1153 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_5 = muxlogic i32 %in_9_val_read"   --->   Operation 1153 'muxlogic' 'muxLogicI0_to_mul_ln243_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1154 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_5 = muxlogic i32 4294967227"   --->   Operation 1154 'muxlogic' 'muxLogicI1_to_mul_ln243_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1155 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_5 = mul i32 %in_9_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 1155 'mul' 'mul_ln243_5' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1156 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_6 = muxlogic i32 %in_13_val_read"   --->   Operation 1156 'muxlogic' 'muxLogicI0_to_mul_ln243_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1157 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_6 = muxlogic i32 4294967212"   --->   Operation 1157 'muxlogic' 'muxLogicI1_to_mul_ln243_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1158 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_6 = mul i32 %in_13_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 1158 'mul' 'mul_ln243_6' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1159 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_16 = mul i32 %in_17_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 1159 'mul' 'mul_ln244_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1160 [1/1] (0.00ns)   --->   "%shl_ln244_35 = shl i32 %in_19_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 1160 'shl' 'shl_ln244_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1161 [1/1] (0.85ns)   --->   "%add_ln244_19 = add i32 %shl_ln244_34, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 1161 'add' 'add_ln244_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_20 = add i32 %add_ln244_19, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 1162 'add' 'add_ln244_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1163 [1/1] (0.85ns)   --->   "%add_ln244_21 = add i32 %shl_ln244_5, i32 %shl_ln244_27" [src/IDCT2.cpp:244]   --->   Operation 1163 'add' 'add_ln244_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_22 = add i32 %add_ln244_21, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 1164 'add' 'add_ln244_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1165 [1/1] (0.00ns)   --->   "%shl_ln244_36 = shl i32 %in_25_val_read, i32 4" [src/IDCT2.cpp:244]   --->   Operation 1165 'shl' 'shl_ln244_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_23 = add i32 %shl_ln244_10, i32 %shl_ln244_36" [src/IDCT2.cpp:244]   --->   Operation 1166 'add' 'add_ln244_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1167 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_24 = add i32 %add_ln244_23, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 1167 'add' 'add_ln244_24' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1168 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_17 = mul i32 %in_31_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 1168 'mul' 'mul_ln244_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1169 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_13 = muxlogic i32 %in_33_val_read"   --->   Operation 1169 'muxlogic' 'muxLogicI0_to_mul_ln245_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1170 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_13 = muxlogic i32 4294967217"   --->   Operation 1170 'muxlogic' 'muxLogicI1_to_mul_ln245_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1171 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_13 = mul i32 %in_33_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 1171 'mul' 'mul_ln245_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1172 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_14 = muxlogic i32 %in_35_val_read"   --->   Operation 1172 'muxlogic' 'muxLogicI0_to_mul_ln245_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1173 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_14 = muxlogic i32 4294967205"   --->   Operation 1173 'muxlogic' 'muxLogicI1_to_mul_ln245_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1174 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_14 = mul i32 %in_35_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 1174 'mul' 'mul_ln245_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1175 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_15 = muxlogic i32 %in_37_val_read"   --->   Operation 1175 'muxlogic' 'muxLogicI0_to_mul_ln245_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1176 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_15 = muxlogic i32 4294967219"   --->   Operation 1176 'muxlogic' 'muxLogicI1_to_mul_ln245_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1177 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_15 = mul i32 %in_37_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 1177 'mul' 'mul_ln245_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1178 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_16 = muxlogic i32 %in_39_val_read"   --->   Operation 1178 'muxlogic' 'muxLogicI0_to_mul_ln245_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1179 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_16 = muxlogic i32 4294967255"   --->   Operation 1179 'muxlogic' 'muxLogicI1_to_mul_ln245_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1180 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_16 = mul i32 %in_39_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 1180 'mul' 'mul_ln245_16' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1181 [1/1] (0.00ns)   --->   "%shl_ln245_40 = shl i32 %in_41_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 1181 'shl' 'shl_ln245_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1182 [1/1] (0.85ns)   --->   "%add_ln245_16 = add i32 %shl_ln245_23, i32 %shl_ln245_34" [src/IDCT2.cpp:245]   --->   Operation 1182 'add' 'add_ln245_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_17 = add i32 %add_ln245_16, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1183 'add' 'add_ln245_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1184 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_29 = sub i32 %add_ln245_17, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 1184 'sub' 'sub_ln245_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1185 [1/1] (0.00ns)   --->   "%shl_ln246_40 = shl i32 %in_53_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 1185 'shl' 'shl_ln246_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1186 [1/1] (0.85ns)   --->   "%sub_ln246_40 = sub i32 %in_53_val_read, i32 %shl_ln246_40" [src/IDCT2.cpp:246]   --->   Operation 1186 'sub' 'sub_ln246_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1187 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_9 = muxlogic i32 %in_55_val_read"   --->   Operation 1187 'muxlogic' 'muxLogicI0_to_mul_ln246_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1188 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_9 = muxlogic i32 4294967237"   --->   Operation 1188 'muxlogic' 'muxLogicI1_to_mul_ln246_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1189 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_9 = mul i32 %in_55_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 1189 'mul' 'mul_ln246_9' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1190 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_10 = muxlogic i32 %in_57_val_read"   --->   Operation 1190 'muxlogic' 'muxLogicI0_to_mul_ln246_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1191 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_10 = muxlogic i32 4294967210"   --->   Operation 1191 'muxlogic' 'muxLogicI1_to_mul_ln246_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1192 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_10 = mul i32 %in_57_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 1192 'mul' 'mul_ln246_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1193 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_11 = muxlogic i32 %in_59_val_read"   --->   Operation 1193 'muxlogic' 'muxLogicI0_to_mul_ln246_11' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1194 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_11 = muxlogic i32 4294967208"   --->   Operation 1194 'muxlogic' 'muxLogicI1_to_mul_ln246_11' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1195 [1/1] (0.00ns)   --->   "%empty = shl i32 %tmp3, i32 7" [src/IDCT2.cpp:202]   --->   Operation 1195 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_260 = shl i32 %tmp3, i32 5" [src/IDCT2.cpp:202]   --->   Operation 1196 'shl' 'empty_260' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub2176 = sub i32 %empty, i32 %empty_260" [src/IDCT2.cpp:202]   --->   Operation 1197 'sub' 'p_sub2176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1198 [1/1] (0.00ns)   --->   "%empty_261 = shl i32 %tmp3, i32 3" [src/IDCT2.cpp:202]   --->   Operation 1198 'shl' 'empty_261' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1199 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_sub2178 = sub i32 %p_sub2176, i32 %empty_261" [src/IDCT2.cpp:202]   --->   Operation 1199 'sub' 'p_sub2178' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1200 [1/1] (0.00ns)   --->   "%empty_262 = shl i32 %tmp3, i32 1" [src/IDCT2.cpp:202]   --->   Operation 1200 'shl' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %p_sub2178, i32 %empty_262" [src/IDCT2.cpp:202]   --->   Operation 1201 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln246_41 = shl i32 %in_63_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 1202 'shl' 'shl_ln246_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_43 = sub i32 %shl_ln246_22, i32 %shl_ln246_41" [src/IDCT2.cpp:246]   --->   Operation 1203 'sub' 'sub_ln246_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1204 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_157 = add i32 %tmp4, i32 %sub_ln246_40" [src/IDCT2.cpp:246]   --->   Operation 1204 'add' 'add_ln246_157' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1205 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_174 = add i32 %mul_ln244_16, i32 %add_ln244_22" [src/IDCT2.cpp:246]   --->   Operation 1205 'add' 'add_ln246_174' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1206 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_175 = add i32 %add_ln244_20, i32 %sub_ln244_20" [src/IDCT2.cpp:246]   --->   Operation 1206 'add' 'add_ln246_175' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1207 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_177 = add i32 %add_ln244_24, i32 %mul_ln244_17" [src/IDCT2.cpp:246]   --->   Operation 1207 'add' 'add_ln246_177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1208 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_178 = add i32 %shl_ln244_33, i32 %sub_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 1208 'add' 'add_ln246_178' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1209 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_179 = add i32 %add_ln246_178, i32 %add_ln246_177" [src/IDCT2.cpp:246]   --->   Operation 1209 'add' 'add_ln246_179' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1210 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_7 = muxlogic i32 %in_9_val_read"   --->   Operation 1210 'muxlogic' 'muxLogicI0_to_mul_ln243_7' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1211 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_7 = muxlogic i32 4294967209"   --->   Operation 1211 'muxlogic' 'muxLogicI1_to_mul_ln243_7' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1212 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_8 = mul i32 %in_11_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 1212 'mul' 'mul_ln243_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1213 [1/1] (0.85ns)   --->   "%sub_ln244_21 = sub i32 %shl_ln244, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 1213 'sub' 'sub_ln244_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_22 = sub i32 %sub_ln244_21, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 1214 'sub' 'sub_ln244_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1215 [1/1] (0.00ns)   --->   "%shl_ln244_39 = shl i32 %in_19_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 1215 'shl' 'shl_ln244_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1216 [1/1] (0.85ns)   --->   "%sub_ln244_24 = sub i32 %sub_ln244_23, i32 %shl_ln244_39" [src/IDCT2.cpp:244]   --->   Operation 1216 'sub' 'sub_ln244_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1217 [1/1] (0.00ns)   --->   "%shl_ln244_40 = shl i32 %in_21_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 1217 'shl' 'shl_ln244_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_26 = sub i32 %shl_ln244_7, i32 %shl_ln244_8" [src/IDCT2.cpp:244]   --->   Operation 1218 'sub' 'sub_ln244_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1219 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_27 = sub i32 %sub_ln244_26, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 1219 'sub' 'sub_ln244_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1220 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln244_18 = muxlogic i32 %in_25_val_read"   --->   Operation 1220 'muxlogic' 'muxLogicI0_to_mul_ln244_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1221 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln244_18 = muxlogic i32 4294967285"   --->   Operation 1221 'muxlogic' 'muxLogicI1_to_mul_ln244_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1222 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln244_18 = mul i32 %in_25_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 1222 'mul' 'mul_ln244_18' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1223 [1/1] (0.85ns)   --->   "%sub_ln244_28 = sub i32 %shl_ln244_31, i32 %shl_ln244_12" [src/IDCT2.cpp:244]   --->   Operation 1223 'sub' 'sub_ln244_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1224 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_19 = muxlogic i32 %in_29_val_read"   --->   Operation 1224 'muxlogic' 'muxLogicI0_to_mul_ln244_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1225 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_19 = muxlogic i32 4294967206"   --->   Operation 1225 'muxlogic' 'muxLogicI1_to_mul_ln244_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1226 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_19 = mul i32 %in_29_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1226 'mul' 'mul_ln244_19' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1227 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_20 = muxlogic i32 %in_31_val_read"   --->   Operation 1227 'muxlogic' 'muxLogicI0_to_mul_ln244_20' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1228 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_20 = muxlogic i32 4294967215"   --->   Operation 1228 'muxlogic' 'muxLogicI1_to_mul_ln244_20' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1229 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_17 = muxlogic i32 %in_33_val_read"   --->   Operation 1229 'muxlogic' 'muxLogicI0_to_mul_ln245_17' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1230 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_17 = muxlogic i32 4294967255"   --->   Operation 1230 'muxlogic' 'muxLogicI1_to_mul_ln245_17' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node sub_ln245_31)   --->   "%shl_ln245_41 = shl i32 %in_39_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1231 'shl' 'shl_ln245_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1232 [1/1] (0.00ns)   --->   "%shl_ln245_42 = shl i32 %in_39_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 1232 'shl' 'shl_ln245_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1233 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln245_31 = sub i32 %shl_ln245_41, i32 %shl_ln245_42" [src/IDCT2.cpp:245]   --->   Operation 1233 'sub' 'sub_ln245_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1234 [1/1] (0.85ns)   --->   "%add_ln245_20 = add i32 %shl_ln245_9, i32 %shl_ln245_10" [src/IDCT2.cpp:245]   --->   Operation 1234 'add' 'add_ln245_20' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1235 [1/1] (0.85ns)   --->   "%add_ln245_21 = add i32 %shl_ln245_32, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 1235 'add' 'add_ln245_21' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_22 = add i32 %add_ln245_21, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1236 'add' 'add_ln245_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_34 = sub i32 0, i32 %shl_ln245_34" [src/IDCT2.cpp:245]   --->   Operation 1237 'sub' 'sub_ln245_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1238 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_35 = sub i32 %sub_ln245_34, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1238 'sub' 'sub_ln245_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1239 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_18 = muxlogic i32 %in_47_val_read"   --->   Operation 1239 'muxlogic' 'muxLogicI0_to_mul_ln245_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1240 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_18 = muxlogic i32 4294967227"   --->   Operation 1240 'muxlogic' 'muxLogicI1_to_mul_ln245_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1241 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_18 = mul i32 %in_47_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 1241 'mul' 'mul_ln245_18' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1242 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_12 = muxlogic i32 %in_49_val_read"   --->   Operation 1242 'muxlogic' 'muxLogicI0_to_mul_ln246_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1243 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_12 = muxlogic i32 4294967206"   --->   Operation 1243 'muxlogic' 'muxLogicI1_to_mul_ln246_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1244 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_12 = mul i32 %in_49_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1244 'mul' 'mul_ln246_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1245 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_13 = muxlogic i32 %in_51_val_read"   --->   Operation 1245 'muxlogic' 'muxLogicI0_to_mul_ln246_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1246 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_13 = muxlogic i32 4294967219"   --->   Operation 1246 'muxlogic' 'muxLogicI1_to_mul_ln246_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1247 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_13 = mul i32 %in_51_val_read, i32 4294967219" [src/IDCT2.cpp:246]   --->   Operation 1247 'mul' 'mul_ln246_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1248 [1/1] (0.85ns)   --->   "%sub_ln246_44 = sub i32 0, i32 %shl_ln246_3" [src/IDCT2.cpp:246]   --->   Operation 1248 'sub' 'sub_ln246_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_51 = sub i32 %shl_ln246_41, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1249 'sub' 'sub_ln246_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1250 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_194 = add i32 %sub_ln245_35, i32 %add_ln245_22" [src/IDCT2.cpp:246]   --->   Operation 1250 'add' 'add_ln246_194' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1251 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_202 = add i32 %mul_ln243_8, i32 %sub_ln244_22" [src/IDCT2.cpp:246]   --->   Operation 1251 'add' 'add_ln246_202' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1252 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_209 = add i32 %sub_ln244_28, i32 %sub_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 1252 'add' 'add_ln246_209' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1253 [1/1] (0.00ns)   --->   "%shl_ln243_49 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:243]   --->   Operation 1253 'shl' 'shl_ln243_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1254 [1/1] (0.00ns)   --->   "%shl_ln243_50 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 1254 'shl' 'shl_ln243_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1255 [1/1] (0.85ns)   --->   "%add_ln243_24 = add i32 %shl_ln243_49, i32 %shl_ln243_50" [src/IDCT2.cpp:243]   --->   Operation 1255 'add' 'add_ln243_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1256 [1/1] (0.85ns)   --->   "%add_ln243_25 = add i32 %add_ln243_24, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 1256 'add' 'add_ln243_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1257 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_9 = muxlogic i32 %in_7_val_read"   --->   Operation 1257 'muxlogic' 'muxLogicI0_to_mul_ln243_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1258 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_9 = muxlogic i32 4294967219"   --->   Operation 1258 'muxlogic' 'muxLogicI1_to_mul_ln243_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1259 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_9 = mul i32 %in_7_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 1259 'mul' 'mul_ln243_9' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1260 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_10 = muxlogic i32 %in_9_val_read"   --->   Operation 1260 'muxlogic' 'muxLogicI0_to_mul_ln243_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1261 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_10 = muxlogic i32 4294967206"   --->   Operation 1261 'muxlogic' 'muxLogicI1_to_mul_ln243_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1262 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_10 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1262 'mul' 'mul_ln243_10' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1263 [1/1] (0.85ns)   --->   "%sub_ln243_39 = sub i32 %shl_ln243_12, i32 %shl_ln243_31" [src/IDCT2.cpp:243]   --->   Operation 1263 'sub' 'sub_ln243_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_28 = add i32 %shl_ln243_17, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 1264 'add' 'add_ln243_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_29)   --->   "%shl_ln244_41 = shl i32 %in_17_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 1265 'shl' 'shl_ln244_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1266 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_29 = sub i32 %shl_ln244_41, i32 %shl_ln244_17" [src/IDCT2.cpp:244]   --->   Operation 1266 'sub' 'sub_ln244_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1267 [1/1] (0.85ns)   --->   "%sub_ln244_30 = sub i32 %sub_ln244_29, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 1267 'sub' 'sub_ln244_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1268 [1/1] (0.85ns)   --->   "%add_ln244_26 = add i32 %shl_ln244_3, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 1268 'add' 'add_ln244_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_27 = add i32 %add_ln244_26, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 1269 'add' 'add_ln244_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_32 = sub i32 %shl_ln244_6, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 1270 'sub' 'sub_ln244_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1271 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_33 = sub i32 %sub_ln244_32, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 1271 'sub' 'sub_ln244_33' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1272 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_21 = muxlogic i32 %in_23_val_read"   --->   Operation 1272 'muxlogic' 'muxLogicI0_to_mul_ln244_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1273 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_21 = muxlogic i32 4294967244"   --->   Operation 1273 'muxlogic' 'muxLogicI1_to_mul_ln244_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1274 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_21 = mul i32 %in_23_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 1274 'mul' 'mul_ln244_21' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1275 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_22 = mul i32 %in_25_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 1275 'mul' 'mul_ln244_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1276 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_23 = mul i32 %in_27_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 1276 'mul' 'mul_ln244_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1277 [1/1] (0.85ns)   --->   "%sub_ln244_34 = sub i32 %shl_ln244_15, i32 %shl_ln244_23" [src/IDCT2.cpp:244]   --->   Operation 1277 'sub' 'sub_ln244_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1278 [1/1] (0.00ns)   --->   "%shl_ln244_42 = shl i32 %in_31_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 1278 'shl' 'shl_ln244_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1279 [1/1] (0.85ns)   --->   "%add_ln245_23 = add i32 %shl_ln245, i32 %shl_ln245_36" [src/IDCT2.cpp:245]   --->   Operation 1279 'add' 'add_ln245_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1280 [1/1] (0.00ns)   --->   "%shl_ln245_43 = shl i32 %in_33_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 1280 'shl' 'shl_ln245_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1281 [1/1] (0.85ns)   --->   "%add_ln245_24 = add i32 %add_ln245_23, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 1281 'add' 'add_ln245_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1282 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_19 = muxlogic i32 %in_41_val_read"   --->   Operation 1282 'muxlogic' 'muxLogicI0_to_mul_ln245_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1283 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_19 = muxlogic i32 4294967223"   --->   Operation 1283 'muxlogic' 'muxLogicI1_to_mul_ln245_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1284 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_19 = mul i32 %in_41_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 1284 'mul' 'mul_ln245_19' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1285 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_20 = muxlogic i32 %in_45_val_read"   --->   Operation 1285 'muxlogic' 'muxLogicI0_to_mul_ln245_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1286 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_20 = muxlogic i32 4294967237"   --->   Operation 1286 'muxlogic' 'muxLogicI1_to_mul_ln245_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1287 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_20 = mul i32 %in_45_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 1287 'mul' 'mul_ln245_20' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1288 [1/1] (0.85ns)   --->   "%sub_ln246_54 = sub i32 %sub_ln246_19, i32 %shl_ln246_35" [src/IDCT2.cpp:246]   --->   Operation 1288 'sub' 'sub_ln246_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1289 [1/1] (0.00ns)   --->   "%shl_ln246_46 = shl i32 %in_51_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 1289 'shl' 'shl_ln246_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1290 [1/1] (0.85ns)   --->   "%add_ln246_799 = add i32 %sub_ln246_54, i32 %shl_ln246_46" [src/IDCT2.cpp:246]   --->   Operation 1290 'add' 'add_ln246_799' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1291 [1/1] (0.85ns)   --->   "%add_ln246_830 = add i32 %shl_ln246_16, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 1291 'add' 'add_ln246_830' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1292 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_14 = muxlogic i32 %in_59_val_read"   --->   Operation 1292 'muxlogic' 'muxLogicI0_to_mul_ln246_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1293 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_14 = muxlogic i32 4294967209"   --->   Operation 1293 'muxlogic' 'muxLogicI1_to_mul_ln246_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1294 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_14 = mul i32 %in_59_val_read, i32 4294967209" [src/IDCT2.cpp:246]   --->   Operation 1294 'mul' 'mul_ln246_14' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1295 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_15 = muxlogic i32 %in_61_val_read"   --->   Operation 1295 'muxlogic' 'muxLogicI0_to_mul_ln246_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1296 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_15 = muxlogic i32 4294967215"   --->   Operation 1296 'muxlogic' 'muxLogicI1_to_mul_ln246_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1297 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_15 = mul i32 %in_61_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 1297 'mul' 'mul_ln246_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1298 [1/1] (0.85ns)   --->   "%sub_ln246_58 = sub i32 0, i32 %shl_ln246_41" [src/IDCT2.cpp:246]   --->   Operation 1298 'sub' 'sub_ln246_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1299 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_59 = sub i32 %sub_ln246_58, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1299 'sub' 'sub_ln246_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1300 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_236 = add i32 %add_ln243_28, i32 %sub_ln244_33" [src/IDCT2.cpp:246]   --->   Operation 1300 'add' 'add_ln246_236' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1301 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_237 = add i32 %add_ln244_27, i32 %mul_ln244_22" [src/IDCT2.cpp:246]   --->   Operation 1301 'add' 'add_ln246_237' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1302 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_240 = add i32 %mul_ln244_23, i32 %sub_ln246_59" [src/IDCT2.cpp:246]   --->   Operation 1302 'add' 'add_ln246_240' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1303 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_11 = muxlogic i32 %in_5_val_read"   --->   Operation 1303 'muxlogic' 'muxLogicI0_to_mul_ln243_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1304 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_11 = muxlogic i32 4294967252"   --->   Operation 1304 'muxlogic' 'muxLogicI1_to_mul_ln243_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1305 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_11 = mul i32 %in_5_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 1305 'mul' 'mul_ln243_11' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1306 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_12 = muxlogic i32 %in_7_val_read"   --->   Operation 1306 'muxlogic' 'muxLogicI0_to_mul_ln243_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1307 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_12 = muxlogic i32 4294967208"   --->   Operation 1307 'muxlogic' 'muxLogicI1_to_mul_ln243_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1308 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_12 = mul i32 %in_7_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 1308 'mul' 'mul_ln243_12' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1309 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_13 = muxlogic i32 %in_9_val_read"   --->   Operation 1309 'muxlogic' 'muxLogicI0_to_mul_ln243_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1310 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_13 = muxlogic i32 4294967223"   --->   Operation 1310 'muxlogic' 'muxLogicI1_to_mul_ln243_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1311 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_13 = mul i32 %in_9_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 1311 'mul' 'mul_ln243_13' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1312 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln243_14 = muxlogic i32 %in_11_val_read"   --->   Operation 1312 'muxlogic' 'muxLogicI0_to_mul_ln243_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1313 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln243_14 = muxlogic i32 4294967285"   --->   Operation 1313 'muxlogic' 'muxLogicI1_to_mul_ln243_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1314 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln243_14 = mul i32 %in_11_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 1314 'mul' 'mul_ln243_14' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_45)   --->   "%shl_ln243_51 = shl i32 %in_15_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 1315 'shl' 'shl_ln243_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1316 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln243_45 = sub i32 %shl_ln243_51, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 1316 'sub' 'sub_ln243_45' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1317 [1/1] (0.85ns)   --->   "%sub_ln243_46 = sub i32 %sub_ln243_45, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 1317 'sub' 'sub_ln243_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1318 [1/1] (0.85ns)   --->   "%sub_ln244_36 = sub i32 %in_19_val_read, i32 %shl_ln244_39" [src/IDCT2.cpp:244]   --->   Operation 1318 'sub' 'sub_ln244_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1319 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_24 = muxlogic i32 %in_21_val_read"   --->   Operation 1319 'muxlogic' 'muxLogicI0_to_mul_ln244_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1320 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_24 = muxlogic i32 4294967225"   --->   Operation 1320 'muxlogic' 'muxLogicI1_to_mul_ln244_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1321 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_24 = mul i32 %in_21_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1321 'mul' 'mul_ln244_24' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1322 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_25 = muxlogic i32 %in_23_val_read"   --->   Operation 1322 'muxlogic' 'muxLogicI0_to_mul_ln244_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1323 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_25 = muxlogic i32 4294967206"   --->   Operation 1323 'muxlogic' 'muxLogicI1_to_mul_ln244_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1324 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_25 = mul i32 %in_23_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1324 'mul' 'mul_ln244_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_37 = sub i32 %shl_ln244_36, i32 %shl_ln244_10" [src/IDCT2.cpp:244]   --->   Operation 1325 'sub' 'sub_ln244_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1326 [1/1] (0.85ns)   --->   "%sub_ln244_38 = sub i32 %shl_ln244_30, i32 %shl_ln244_13" [src/IDCT2.cpp:244]   --->   Operation 1326 'sub' 'sub_ln244_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1327 [1/1] (0.85ns)   --->   "%add_ln244_30 = add i32 %shl_ln244_14, i32 %shl_ln244_20" [src/IDCT2.cpp:244]   --->   Operation 1327 'add' 'add_ln244_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1328 [1/1] (0.85ns)   --->   "%add_ln244_31 = add i32 %add_ln244_30, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 1328 'add' 'add_ln244_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1329 [1/1] (0.00ns)   --->   "%shl_ln245_46 = shl i32 %in_33_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 1329 'shl' 'shl_ln245_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1330 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_21 = muxlogic i32 %in_35_val_read"   --->   Operation 1330 'muxlogic' 'muxLogicI0_to_mul_ln245_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1331 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_21 = muxlogic i32 4294967255"   --->   Operation 1331 'muxlogic' 'muxLogicI1_to_mul_ln245_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1332 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_21 = mul i32 %in_35_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 1332 'mul' 'mul_ln245_21' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1333 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_22 = muxlogic i32 %in_37_val_read"   --->   Operation 1333 'muxlogic' 'muxLogicI0_to_mul_ln245_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1334 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_22 = muxlogic i32 4294967209"   --->   Operation 1334 'muxlogic' 'muxLogicI1_to_mul_ln245_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1335 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_22 = mul i32 %in_37_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 1335 'mul' 'mul_ln245_22' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1336 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_23 = muxlogic i32 %in_39_val_read"   --->   Operation 1336 'muxlogic' 'muxLogicI0_to_mul_ln245_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1337 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_23 = muxlogic i32 4294967219"   --->   Operation 1337 'muxlogic' 'muxLogicI1_to_mul_ln245_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1338 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_23 = mul i32 %in_39_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 1338 'mul' 'mul_ln245_23' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1339 [1/1] (0.00ns)   --->   "%shl_ln245_47 = shl i32 %in_45_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1339 'shl' 'shl_ln245_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_44 = sub i32 %shl_ln245_47, i32 %shl_ln245_14" [src/IDCT2.cpp:245]   --->   Operation 1340 'sub' 'sub_ln245_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1341 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_45 = sub i32 %sub_ln245_44, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 1341 'sub' 'sub_ln245_45' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1342 [1/1] (0.00ns)   --->   "%shl_ln245_48 = shl i32 %in_45_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 1342 'shl' 'shl_ln245_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1343 [1/1] (0.85ns)   --->   "%add_ln245_26 = add i32 %sub_ln245_45, i32 %shl_ln245_48" [src/IDCT2.cpp:245]   --->   Operation 1343 'add' 'add_ln245_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1344 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_16 = muxlogic i32 %in_51_val_read"   --->   Operation 1344 'muxlogic' 'muxLogicI0_to_mul_ln246_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1345 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_16 = muxlogic i32 4294967227"   --->   Operation 1345 'muxlogic' 'muxLogicI1_to_mul_ln246_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1346 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_16 = mul i32 %in_51_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 1346 'mul' 'mul_ln246_16' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1347 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_17 = muxlogic i32 %in_53_val_read"   --->   Operation 1347 'muxlogic' 'muxLogicI0_to_mul_ln246_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1348 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_17 = muxlogic i32 4294967206"   --->   Operation 1348 'muxlogic' 'muxLogicI1_to_mul_ln246_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1349 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_17 = mul i32 %in_53_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1349 'mul' 'mul_ln246_17' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1350 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_18 = muxlogic i32 %in_55_val_read"   --->   Operation 1350 'muxlogic' 'muxLogicI0_to_mul_ln246_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1351 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_18 = muxlogic i32 4294967244"   --->   Operation 1351 'muxlogic' 'muxLogicI1_to_mul_ln246_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1352 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_18 = mul i32 %in_55_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 1352 'mul' 'mul_ln246_18' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_61)   --->   "%shl_ln246_47 = shl i32 %in_61_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 1353 'shl' 'shl_ln246_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1354 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_61 = sub i32 %shl_ln246_47, i32 %shl_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 1354 'sub' 'sub_ln246_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1355 [1/1] (0.85ns)   --->   "%add_ln246_923 = add i32 %shl_ln246_41, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1355 'add' 'add_ln246_923' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_954 = add i32 %add_ln246_923, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1356 'add' 'add_ln246_954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1357 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_268 = add i32 %sub_ln244_36, i32 %sub_ln244_37" [src/IDCT2.cpp:246]   --->   Operation 1357 'add' 'add_ln246_268' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1358 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_271 = add i32 %sub_ln244_38, i32 %add_ln246_954" [src/IDCT2.cpp:246]   --->   Operation 1358 'add' 'add_ln246_271' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1359 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_15 = muxlogic i32 %in_7_val_read"   --->   Operation 1359 'muxlogic' 'muxLogicI0_to_mul_ln243_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1360 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_15 = muxlogic i32 4294967206"   --->   Operation 1360 'muxlogic' 'muxLogicI1_to_mul_ln243_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1361 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_15 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1361 'mul' 'mul_ln243_15' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1362 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_16 = muxlogic i32 %in_9_val_read"   --->   Operation 1362 'muxlogic' 'muxLogicI0_to_mul_ln243_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1363 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_16 = muxlogic i32 4294967252"   --->   Operation 1363 'muxlogic' 'muxLogicI1_to_mul_ln243_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1364 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_16 = mul i32 %in_9_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 1364 'mul' 'mul_ln243_16' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1365 [1/1] (0.85ns)   --->   "%add_ln243_30 = add i32 %shl_ln243_11, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 1365 'add' 'add_ln243_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1366 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_31 = add i32 %add_ln243_30, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 1366 'add' 'add_ln243_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1367 [1/1] (0.85ns)   --->   "%add_ln243_32 = add i32 %shl_ln243_17, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 1367 'add' 'add_ln243_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1368 [1/1] (0.00ns)   --->   "%shl_ln244_44 = shl i32 %in_17_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 1368 'shl' 'shl_ln244_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1369 [1/1] (0.85ns)   --->   "%sub_ln244_39 = sub i32 %in_17_val_read, i32 %shl_ln244_44" [src/IDCT2.cpp:244]   --->   Operation 1369 'sub' 'sub_ln244_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1370 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_26 = muxlogic i32 %in_19_val_read"   --->   Operation 1370 'muxlogic' 'muxLogicI0_to_mul_ln244_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1371 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_26 = muxlogic i32 4294967219"   --->   Operation 1371 'muxlogic' 'muxLogicI1_to_mul_ln244_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1372 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_26 = mul i32 %in_19_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 1372 'mul' 'mul_ln244_26' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1373 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_27 = muxlogic i32 %in_21_val_read"   --->   Operation 1373 'muxlogic' 'muxLogicI0_to_mul_ln244_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1374 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_27 = muxlogic i32 4294967212"   --->   Operation 1374 'muxlogic' 'muxLogicI1_to_mul_ln244_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1375 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_27 = mul i32 %in_21_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 1375 'mul' 'mul_ln244_27' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1376 [1/1] (0.00ns)   --->   "%shl_ln244_45 = shl i32 %in_23_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 1376 'shl' 'shl_ln244_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1377 [1/1] (0.85ns)   --->   "%sub_ln244_40 = sub i32 %shl_ln244_45, i32 %shl_ln244_28" [src/IDCT2.cpp:244]   --->   Operation 1377 'sub' 'sub_ln244_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_43 = sub i32 %sub_ln244_42, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 1378 'sub' 'sub_ln244_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1379 [1/1] (0.85ns)   --->   "%add_ln244_33 = add i32 %sub_ln244_44, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 1379 'add' 'add_ln244_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1380 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_24 = muxlogic i32 %in_33_val_read"   --->   Operation 1380 'muxlogic' 'muxLogicI0_to_mul_ln245_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1381 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_24 = muxlogic i32 4294967210"   --->   Operation 1381 'muxlogic' 'muxLogicI1_to_mul_ln245_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1382 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_24 = mul i32 %in_33_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 1382 'mul' 'mul_ln245_24' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1383 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_25 = muxlogic i32 %in_35_val_read"   --->   Operation 1383 'muxlogic' 'muxLogicI0_to_mul_ln245_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1384 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_25 = muxlogic i32 4294967223"   --->   Operation 1384 'muxlogic' 'muxLogicI1_to_mul_ln245_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1385 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_25 = mul i32 %in_35_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 1385 'mul' 'mul_ln245_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1386 [1/1] (0.00ns) (grouped into LUT with out node sub_ln245_47)   --->   "%shl_ln245_49 = shl i32 %in_41_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1386 'shl' 'shl_ln245_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1387 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln245_47 = sub i32 %shl_ln245_49, i32 %shl_ln245_21" [src/IDCT2.cpp:245]   --->   Operation 1387 'sub' 'sub_ln245_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1388 [1/1] (0.85ns)   --->   "%sub_ln245_48 = sub i32 %sub_ln245_47, i32 %shl_ln245_40" [src/IDCT2.cpp:245]   --->   Operation 1388 'sub' 'sub_ln245_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1389 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_29 = add i32 %shl_ln245_32, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1389 'add' 'add_ln245_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1390 [1/1] (0.85ns)   --->   "%sub_ln245_50 = sub i32 %shl_ln245_34, i32 %shl_ln245_23" [src/IDCT2.cpp:245]   --->   Operation 1390 'sub' 'sub_ln245_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1391 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_26 = muxlogic i32 %in_47_val_read"   --->   Operation 1391 'muxlogic' 'muxLogicI0_to_mul_ln245_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1392 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_26 = muxlogic i32 4294967206"   --->   Operation 1392 'muxlogic' 'muxLogicI1_to_mul_ln245_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1393 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_26 = mul i32 %in_47_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 1393 'mul' 'mul_ln245_26' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1394 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_19 = muxlogic i32 %in_49_val_read"   --->   Operation 1394 'muxlogic' 'muxLogicI0_to_mul_ln246_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1395 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_19 = muxlogic i32 4294967237"   --->   Operation 1395 'muxlogic' 'muxLogicI1_to_mul_ln246_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1396 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_19 = mul i32 %in_49_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 1396 'mul' 'mul_ln246_19' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1397 [1/1] (0.00ns)   --->   "%shl_ln246_49 = shl i32 %in_51_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 1397 'shl' 'shl_ln246_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1398 [1/1] (0.85ns)   --->   "%add_ln246_987 = add i32 %shl_ln246_16, i32 %shl_ln246_40" [src/IDCT2.cpp:246]   --->   Operation 1398 'add' 'add_ln246_987' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_988 = add i32 %add_ln246_987, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 1399 'add' 'add_ln246_988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1400 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_65 = sub i32 %add_ln246_988, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 1400 'sub' 'sub_ln246_65' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1401 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_20 = muxlogic i32 %in_61_val_read"   --->   Operation 1401 'muxlogic' 'muxLogicI0_to_mul_ln246_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1402 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_20 = muxlogic i32 4294967206"   --->   Operation 1402 'muxlogic' 'muxLogicI1_to_mul_ln246_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1403 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_20 = mul i32 %in_61_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1403 'mul' 'mul_ln246_20' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1404 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_21 = mul i32 %in_63_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 1404 'mul' 'mul_ln246_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1405 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_287 = add i32 %sub_ln245_50, i32 %add_ln245_29" [src/IDCT2.cpp:246]   --->   Operation 1405 'add' 'add_ln246_287' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1406 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_295 = add i32 %add_ln243_31, i32 %sub_ln244_39" [src/IDCT2.cpp:246]   --->   Operation 1406 'add' 'add_ln246_295' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_301 = add i32 %sub_ln244_40, i32 %add_ln244_33" [src/IDCT2.cpp:246]   --->   Operation 1407 'add' 'add_ln246_301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1408 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_302 = add i32 %sub_ln244_43, i32 %mul_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 1408 'add' 'add_ln246_302' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1409 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_303 = add i32 %add_ln246_302, i32 %add_ln246_301" [src/IDCT2.cpp:246]   --->   Operation 1409 'add' 'add_ln246_303' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1410 [1/1] (0.85ns)   --->   "%sub_ln243_50 = sub i32 %add_ln243_24, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1410 'sub' 'sub_ln243_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1411 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_17 = muxlogic i32 %in_5_val_read"   --->   Operation 1411 'muxlogic' 'muxLogicI0_to_mul_ln243_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1412 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_17 = muxlogic i32 4294967219"   --->   Operation 1412 'muxlogic' 'muxLogicI1_to_mul_ln243_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1413 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_17 = mul i32 %in_5_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 1413 'mul' 'mul_ln243_17' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1414 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_18 = muxlogic i32 %in_7_val_read"   --->   Operation 1414 'muxlogic' 'muxLogicI0_to_mul_ln243_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1415 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_18 = muxlogic i32 4294967215"   --->   Operation 1415 'muxlogic' 'muxLogicI1_to_mul_ln243_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1416 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_18 = mul i32 %in_7_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 1416 'mul' 'mul_ln243_18' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1417 [1/1] (0.85ns)   --->   "%add_ln243_34 = add i32 %shl_ln243_31, i32 %shl_ln243_12" [src/IDCT2.cpp:243]   --->   Operation 1417 'add' 'add_ln243_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1418 [1/1] (0.85ns)   --->   "%add_ln243_36 = add i32 %shl_ln243_33, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 1418 'add' 'add_ln243_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1419 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_53 = sub i32 %shl_ln243_18, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 1419 'sub' 'sub_ln243_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1420 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_54 = sub i32 %sub_ln243_53, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 1420 'sub' 'sub_ln243_54' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1421 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_28 = muxlogic i32 %in_17_val_read"   --->   Operation 1421 'muxlogic' 'muxLogicI0_to_mul_ln244_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1422 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_28 = muxlogic i32 4294967225"   --->   Operation 1422 'muxlogic' 'muxLogicI1_to_mul_ln244_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1423 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_28 = mul i32 %in_17_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1423 'mul' 'mul_ln244_28' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1424 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_29 = muxlogic i32 %in_19_val_read"   --->   Operation 1424 'muxlogic' 'muxLogicI0_to_mul_ln244_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1425 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_29 = muxlogic i32 4294967212"   --->   Operation 1425 'muxlogic' 'muxLogicI1_to_mul_ln244_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1426 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_29 = mul i32 %in_19_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 1426 'mul' 'mul_ln244_29' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_46 = sub i32 %in_21_val_read, i32 %shl_ln244_6" [src/IDCT2.cpp:244]   --->   Operation 1427 'sub' 'sub_ln244_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_34 = add i32 %shl_ln244_7, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 1428 'add' 'add_ln244_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1429 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_35 = add i32 %add_ln244_34, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 1429 'add' 'add_ln244_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_47)   --->   "%shl_ln244_47 = shl i32 %in_25_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 1430 'shl' 'shl_ln244_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1431 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_47 = sub i32 %shl_ln244_47, i32 %shl_ln244_19" [src/IDCT2.cpp:244]   --->   Operation 1431 'sub' 'sub_ln244_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1432 [1/1] (0.85ns)   --->   "%sub_ln244_48 = sub i32 %sub_ln244_47, i32 %shl_ln244_11" [src/IDCT2.cpp:244]   --->   Operation 1432 'sub' 'sub_ln244_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1433 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_36 = add i32 %shl_ln244_37, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 1433 'add' 'add_ln244_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_50 = sub i32 0, i32 %shl_ln244_14" [src/IDCT2.cpp:244]   --->   Operation 1434 'sub' 'sub_ln244_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1435 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_51 = sub i32 %sub_ln244_50, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 1435 'sub' 'sub_ln244_51' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1436 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_30 = muxlogic i32 %in_31_val_read"   --->   Operation 1436 'muxlogic' 'muxLogicI0_to_mul_ln244_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1437 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_30 = muxlogic i32 4294967209"   --->   Operation 1437 'muxlogic' 'muxLogicI1_to_mul_ln244_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1438 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_30 = mul i32 %in_31_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 1438 'mul' 'mul_ln244_30' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1439 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_27 = muxlogic i32 %in_41_val_read"   --->   Operation 1439 'muxlogic' 'muxLogicI0_to_mul_ln245_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1440 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_27 = muxlogic i32 4294967237"   --->   Operation 1440 'muxlogic' 'muxLogicI1_to_mul_ln245_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1441 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_27 = mul i32 %in_41_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 1441 'mul' 'mul_ln245_27' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1442 [1/1] (0.85ns)   --->   "%sub_ln245_54 = sub i32 0, i32 %shl_ln245_14" [src/IDCT2.cpp:245]   --->   Operation 1442 'sub' 'sub_ln245_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1443 [1/1] (0.00ns)   --->   "%shl_ln245_50 = shl i32 %in_47_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 1443 'shl' 'shl_ln245_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1444 [1/1] (0.85ns)   --->   "%add_ln246_991 = add i32 %shl_ln246_1, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 1444 'add' 'add_ln246_991' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_992 = add i32 %add_ln246_991, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 1445 'add' 'add_ln246_992' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1446 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_22 = mul i32 %in_53_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 1446 'mul' 'mul_ln246_22' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1447 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_23 = muxlogic i32 %in_55_val_read"   --->   Operation 1447 'muxlogic' 'muxLogicI0_to_mul_ln246_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1448 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_23 = muxlogic i32 4294967206"   --->   Operation 1448 'muxlogic' 'muxLogicI1_to_mul_ln246_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1449 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_23 = mul i32 %in_55_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1449 'mul' 'mul_ln246_23' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1450 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_24 = muxlogic i32 %in_57_val_read"   --->   Operation 1450 'muxlogic' 'muxLogicI0_to_mul_ln246_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1451 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_24 = muxlogic i32 4294967255"   --->   Operation 1451 'muxlogic' 'muxLogicI1_to_mul_ln246_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1452 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_24 = mul i32 %in_57_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 1452 'mul' 'mul_ln246_24' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1453 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_311 = add i32 %mul_ln246_22, i32 %add_ln246_992" [src/IDCT2.cpp:246]   --->   Operation 1453 'add' 'add_ln246_311' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1454 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_329 = add i32 %sub_ln243_54, i32 %sub_ln244_46" [src/IDCT2.cpp:246]   --->   Operation 1454 'add' 'add_ln246_329' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_332 = add i32 %add_ln244_35, i32 %sub_ln244_51" [src/IDCT2.cpp:246]   --->   Operation 1455 'add' 'add_ln246_332' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1456 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_333 = add i32 %add_ln244_36, i32 %sub_ln246_75" [src/IDCT2.cpp:246]   --->   Operation 1456 'add' 'add_ln246_333' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1457 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_334 = add i32 %add_ln246_333, i32 %add_ln246_332" [src/IDCT2.cpp:246]   --->   Operation 1457 'add' 'add_ln246_334' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1458 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_20 = muxlogic i32 %in_5_val_read"   --->   Operation 1458 'muxlogic' 'muxLogicI0_to_mul_ln243_20' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1459 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_20 = muxlogic i32 4294967210"   --->   Operation 1459 'muxlogic' 'muxLogicI1_to_mul_ln243_20' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1460 [1/1] (0.85ns)   --->   "%add_ln243_40 = add i32 %sub_ln243_8, i32 %shl_ln243_32" [src/IDCT2.cpp:243]   --->   Operation 1460 'add' 'add_ln243_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1461 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_21 = muxlogic i32 %in_15_val_read"   --->   Operation 1461 'muxlogic' 'muxLogicI0_to_mul_ln243_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1462 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_21 = muxlogic i32 4294967244"   --->   Operation 1462 'muxlogic' 'muxLogicI1_to_mul_ln243_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1463 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_21 = mul i32 %in_15_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 1463 'mul' 'mul_ln243_21' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1464 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_31 = muxlogic i32 %in_17_val_read"   --->   Operation 1464 'muxlogic' 'muxLogicI0_to_mul_ln244_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1465 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_31 = muxlogic i32 4294967206"   --->   Operation 1465 'muxlogic' 'muxLogicI1_to_mul_ln244_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1466 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_31 = mul i32 %in_17_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1466 'mul' 'mul_ln244_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1467 [1/1] (0.85ns)   --->   "%add_ln244_39 = add i32 %add_ln244_5, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 1467 'add' 'add_ln244_39' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1468 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_32 = mul i32 %in_27_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 1468 'mul' 'mul_ln244_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1469 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_33 = muxlogic i32 %in_29_val_read"   --->   Operation 1469 'muxlogic' 'muxLogicI0_to_mul_ln244_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1470 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_33 = muxlogic i32 4294967225"   --->   Operation 1470 'muxlogic' 'muxLogicI1_to_mul_ln244_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1471 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_33 = mul i32 %in_29_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1471 'mul' 'mul_ln244_33' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node sub_ln245_57)   --->   "%shl_ln245_51 = shl i32 %in_33_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1472 'shl' 'shl_ln245_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1473 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln245_57 = sub i32 %shl_ln245_51, i32 %shl_ln245_46" [src/IDCT2.cpp:245]   --->   Operation 1473 'sub' 'sub_ln245_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1474 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_28 = muxlogic i32 %in_37_val_read"   --->   Operation 1474 'muxlogic' 'muxLogicI0_to_mul_ln245_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1475 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_28 = muxlogic i32 4294967255"   --->   Operation 1475 'muxlogic' 'muxLogicI1_to_mul_ln245_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1476 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_28 = mul i32 %in_37_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 1476 'mul' 'mul_ln245_28' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1477 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_29 = muxlogic i32 %in_39_val_read"   --->   Operation 1477 'muxlogic' 'muxLogicI0_to_mul_ln245_29' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1478 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_29 = muxlogic i32 4294967205"   --->   Operation 1478 'muxlogic' 'muxLogicI1_to_mul_ln245_29' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1479 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_30 = muxlogic i32 %in_41_val_read"   --->   Operation 1479 'muxlogic' 'muxLogicI0_to_mul_ln245_30' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1480 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_30 = muxlogic i32 4294967259"   --->   Operation 1480 'muxlogic' 'muxLogicI1_to_mul_ln245_30' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1481 [1/1] (0.85ns)   --->   "%sub_ln245_63 = sub i32 %shl_ln245_25, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 1481 'sub' 'sub_ln245_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1482 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_25 = mul i32 %in_49_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 1482 'mul' 'mul_ln246_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1483 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_26 = mul i32 %in_51_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 1483 'mul' 'mul_ln246_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_76 = sub i32 %shl_ln246_4, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 1484 'sub' 'sub_ln246_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_78 = sub i32 %shl_ln246_31, i32 %shl_ln246_50" [src/IDCT2.cpp:246]   --->   Operation 1485 'sub' 'sub_ln246_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_341 = add i32 %mul_ln246_25, i32 %sub_ln245_63" [src/IDCT2.cpp:246]   --->   Operation 1486 'add' 'add_ln246_341' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1487 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_342 = add i32 %sub_ln246_76, i32 %mul_ln246_26" [src/IDCT2.cpp:246]   --->   Operation 1487 'add' 'add_ln246_342' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1488 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_343 = add i32 %add_ln246_342, i32 %add_ln246_341" [src/IDCT2.cpp:246]   --->   Operation 1488 'add' 'add_ln246_343' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1489 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_364 = add i32 %mul_ln244_32, i32 %sub_ln246_78" [src/IDCT2.cpp:246]   --->   Operation 1489 'add' 'add_ln246_364' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1490 [1/1] (0.85ns)   --->   "%add_ln243_41 = add i32 %shl_ln243_49, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 1490 'add' 'add_ln243_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1491 [1/1] (0.85ns)   --->   "%add_ln243_42 = add i32 %add_ln243_41, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1491 'add' 'add_ln243_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1492 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_22 = muxlogic i32 %in_5_val_read"   --->   Operation 1492 'muxlogic' 'muxLogicI0_to_mul_ln243_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1493 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_22 = muxlogic i32 4294967206"   --->   Operation 1493 'muxlogic' 'muxLogicI1_to_mul_ln243_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1494 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_22 = mul i32 %in_5_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1494 'mul' 'mul_ln243_22' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1495 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_23 = muxlogic i32 %in_7_val_read"   --->   Operation 1495 'muxlogic' 'muxLogicI0_to_mul_ln243_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1496 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_23 = muxlogic i32 4294967259"   --->   Operation 1496 'muxlogic' 'muxLogicI1_to_mul_ln243_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1497 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_23 = mul i32 %in_7_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 1497 'mul' 'mul_ln243_23' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1498 [1/1] (0.85ns)   --->   "%add_ln243_44 = add i32 %shl_ln243_31, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 1498 'add' 'add_ln243_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_45 = add i32 %add_ln243_44, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 1499 'add' 'add_ln243_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1500 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln243_24 = muxlogic i32 %in_13_val_read"   --->   Operation 1500 'muxlogic' 'muxLogicI0_to_mul_ln243_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1501 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln243_24 = muxlogic i32 4294967285"   --->   Operation 1501 'muxlogic' 'muxLogicI1_to_mul_ln243_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1502 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln243_24 = mul i32 %in_13_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 1502 'mul' 'mul_ln243_24' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1503 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_25 = muxlogic i32 %in_15_val_read"   --->   Operation 1503 'muxlogic' 'muxLogicI0_to_mul_ln243_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1504 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_25 = muxlogic i32 4294967208"   --->   Operation 1504 'muxlogic' 'muxLogicI1_to_mul_ln243_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1505 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_25 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 1505 'mul' 'mul_ln243_25' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1506 [1/1] (0.85ns)   --->   "%sub_ln244_54 = sub i32 %shl_ln244_1, i32 %shl_ln244" [src/IDCT2.cpp:244]   --->   Operation 1506 'sub' 'sub_ln244_54' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_56)   --->   "%shl_ln244_49 = shl i32 %in_21_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 1507 'shl' 'shl_ln244_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1508 [1/1] (0.00ns)   --->   "%shl_ln244_50 = shl i32 %in_21_val_read, i32 5" [src/IDCT2.cpp:244]   --->   Operation 1508 'shl' 'shl_ln244_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1509 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_56 = sub i32 %shl_ln244_49, i32 %shl_ln244_50" [src/IDCT2.cpp:244]   --->   Operation 1509 'sub' 'sub_ln244_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1510 [1/1] (0.85ns)   --->   "%sub_ln244_57 = sub i32 %sub_ln244_56, i32 %shl_ln244_27" [src/IDCT2.cpp:244]   --->   Operation 1510 'sub' 'sub_ln244_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1511 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_34 = muxlogic i32 %in_25_val_read"   --->   Operation 1511 'muxlogic' 'muxLogicI0_to_mul_ln244_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1512 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_34 = muxlogic i32 4294967212"   --->   Operation 1512 'muxlogic' 'muxLogicI1_to_mul_ln244_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1513 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_34 = mul i32 %in_25_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 1513 'mul' 'mul_ln244_34' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1514 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_35 = mul i32 %in_27_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 1514 'mul' 'mul_ln244_35' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1515 [1/1] (0.85ns)   --->   "%sub_ln244_59 = sub i32 %sub_ln244_44, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 1515 'sub' 'sub_ln244_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node sub_ln244_60)   --->   "%shl_ln244_51 = shl i32 %in_31_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 1516 'shl' 'shl_ln244_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1517 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln244_60 = sub i32 %shl_ln244_51, i32 %shl_ln244_42" [src/IDCT2.cpp:244]   --->   Operation 1517 'sub' 'sub_ln244_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1518 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_31 = muxlogic i32 %in_35_val_read"   --->   Operation 1518 'muxlogic' 'muxLogicI0_to_mul_ln245_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1519 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_31 = muxlogic i32 4294967217"   --->   Operation 1519 'muxlogic' 'muxLogicI1_to_mul_ln245_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1520 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_31 = mul i32 %in_35_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 1520 'mul' 'mul_ln245_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1521 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_32 = muxlogic i32 %in_37_val_read"   --->   Operation 1521 'muxlogic' 'muxLogicI0_to_mul_ln245_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1522 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_32 = muxlogic i32 4294967227"   --->   Operation 1522 'muxlogic' 'muxLogicI1_to_mul_ln245_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1523 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_32 = mul i32 %in_37_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 1523 'mul' 'mul_ln245_32' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1524 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_33 = muxlogic i32 %in_45_val_read"   --->   Operation 1524 'muxlogic' 'muxLogicI0_to_mul_ln245_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1525 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_33 = muxlogic i32 4294967225"   --->   Operation 1525 'muxlogic' 'muxLogicI1_to_mul_ln245_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1526 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_33 = mul i32 %in_45_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 1526 'mul' 'mul_ln245_33' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1527 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_34 = muxlogic i32 %in_47_val_read"   --->   Operation 1527 'muxlogic' 'muxLogicI0_to_mul_ln245_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1528 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_34 = muxlogic i32 4294967219"   --->   Operation 1528 'muxlogic' 'muxLogicI1_to_mul_ln245_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1529 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_34 = mul i32 %in_47_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 1529 'mul' 'mul_ln245_34' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1530 [1/1] (0.00ns)   --->   "%shl_ln246_51 = shl i32 %in_49_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 1530 'shl' 'shl_ln246_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1531 [1/1] (0.85ns)   --->   "%add_ln246_997 = add i32 %shl_ln246_3, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 1531 'add' 'add_ln246_997' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1532 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_27 = muxlogic i32 %in_57_val_read"   --->   Operation 1532 'muxlogic' 'muxLogicI0_to_mul_ln246_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1533 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_27 = muxlogic i32 4294967213"   --->   Operation 1533 'muxlogic' 'muxLogicI1_to_mul_ln246_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1534 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_27 = mul i32 %in_57_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 1534 'mul' 'mul_ln246_27' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_999 = add i32 %sub_ln246_74, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1535 'add' 'add_ln246_999' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1536 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_388 = add i32 %add_ln243_45, i32 %sub_ln244_54" [src/IDCT2.cpp:246]   --->   Operation 1536 'add' 'add_ln246_388' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1537 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_394 = add i32 %shl_ln244_22, i32 %sub_ln244_59" [src/IDCT2.cpp:246]   --->   Operation 1537 'add' 'add_ln246_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1538 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_395 = add i32 %mul_ln244_35, i32 %add_ln246_999" [src/IDCT2.cpp:246]   --->   Operation 1538 'add' 'add_ln246_395' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1539 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_396 = add i32 %add_ln246_395, i32 %add_ln246_394" [src/IDCT2.cpp:246]   --->   Operation 1539 'add' 'add_ln246_396' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1540 [1/1] (0.85ns)   --->   "%sub_ln243_59 = sub i32 %add_ln243_41, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1540 'sub' 'sub_ln243_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1541 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_26 = muxlogic i32 %in_3_val_read"   --->   Operation 1541 'muxlogic' 'muxLogicI0_to_mul_ln243_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1542 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_26 = muxlogic i32 4294967259"   --->   Operation 1542 'muxlogic' 'muxLogicI1_to_mul_ln243_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1543 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_26 = mul i32 %in_3_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 1543 'mul' 'mul_ln243_26' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1544 [1/1] (0.85ns)   --->   "%sub_ln243_62 = sub i32 %shl_ln243_31, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 1544 'sub' 'sub_ln243_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1545 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_27 = mul i32 %in_15_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 1545 'mul' 'mul_ln243_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1546 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_62 = sub i32 %shl_ln244_17, i32 %shl_ln244_44" [src/IDCT2.cpp:244]   --->   Operation 1546 'sub' 'sub_ln244_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1547 [1/1] (0.85ns)   --->   "%sub_ln244_63 = sub i32 %sub_ln244_23, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 1547 'sub' 'sub_ln244_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_42 = add i32 %shl_ln244_6, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 1548 'add' 'add_ln244_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1549 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_36 = muxlogic i32 %in_23_val_read"   --->   Operation 1549 'muxlogic' 'muxLogicI0_to_mul_ln244_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1550 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_36 = muxlogic i32 4294967215"   --->   Operation 1550 'muxlogic' 'muxLogicI1_to_mul_ln244_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1551 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_36 = mul i32 %in_23_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 1551 'mul' 'mul_ln244_36' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1552 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_37 = muxlogic i32 %in_25_val_read"   --->   Operation 1552 'muxlogic' 'muxLogicI0_to_mul_ln244_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1553 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_37 = muxlogic i32 4294967237"   --->   Operation 1553 'muxlogic' 'muxLogicI1_to_mul_ln244_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1554 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_37 = mul i32 %in_25_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 1554 'mul' 'mul_ln244_37' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_43 = add i32 %sub_ln244_20, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 1555 'add' 'add_ln244_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1556 [1/1] (0.85ns)   --->   "%add_ln244_44 = add i32 %add_ln244_30, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 1556 'add' 'add_ln244_44' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1557 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln244_38 = muxlogic i32 %in_31_val_read"   --->   Operation 1557 'muxlogic' 'muxLogicI0_to_mul_ln244_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1558 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln244_38 = muxlogic i32 4294967285"   --->   Operation 1558 'muxlogic' 'muxLogicI1_to_mul_ln244_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1559 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln244_38 = mul i32 %in_31_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 1559 'mul' 'mul_ln244_38' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1560 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_35 = muxlogic i32 %in_33_val_read"   --->   Operation 1560 'muxlogic' 'muxLogicI0_to_mul_ln245_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1561 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_35 = muxlogic i32 4294967206"   --->   Operation 1561 'muxlogic' 'muxLogicI1_to_mul_ln245_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1562 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_35 = mul i32 %in_33_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 1562 'mul' 'mul_ln245_35' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1563 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_36 = muxlogic i32 %in_41_val_read"   --->   Operation 1563 'muxlogic' 'muxLogicI0_to_mul_ln245_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1564 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_36 = muxlogic i32 4294967255"   --->   Operation 1564 'muxlogic' 'muxLogicI1_to_mul_ln245_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1565 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_36 = mul i32 %in_41_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 1565 'mul' 'mul_ln245_36' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1566 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_37 = mul i32 %in_43_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 1566 'mul' 'mul_ln245_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1567 [1/1] (0.00ns) (grouped into LUT with out node sub_ln245_70)   --->   "%shl_ln245_52 = shl i32 %in_47_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 1567 'shl' 'shl_ln245_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1568 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln245_70 = sub i32 %shl_ln245_52, i32 %shl_ln245_16" [src/IDCT2.cpp:245]   --->   Operation 1568 'sub' 'sub_ln245_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1569 [1/1] (0.85ns)   --->   "%sub_ln246_82 = sub i32 %shl_ln246_33, i32 %shl_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 1569 'sub' 'sub_ln246_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1570 [1/1] (0.00ns)   --->   "%shl_ln246_54 = shl i32 %in_51_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 1570 'shl' 'shl_ln246_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1571 [1/1] (0.85ns)   --->   "%sub_ln246_84 = sub i32 0, i32 %shl_ln246_54" [src/IDCT2.cpp:246]   --->   Operation 1571 'sub' 'sub_ln246_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1572 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_28 = muxlogic i32 %in_53_val_read"   --->   Operation 1572 'muxlogic' 'muxLogicI0_to_mul_ln246_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1573 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_28 = muxlogic i32 4294967219"   --->   Operation 1573 'muxlogic' 'muxLogicI1_to_mul_ln246_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1574 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_28 = mul i32 %in_53_val_read, i32 4294967219" [src/IDCT2.cpp:246]   --->   Operation 1574 'mul' 'mul_ln246_28' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1575 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_29 = muxlogic i32 %in_61_val_read"   --->   Operation 1575 'muxlogic' 'muxLogicI0_to_mul_ln246_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1576 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_29 = muxlogic i32 4294967213"   --->   Operation 1576 'muxlogic' 'muxLogicI1_to_mul_ln246_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1577 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_29 = mul i32 %in_61_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 1577 'mul' 'mul_ln246_29' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1578 [1/1] (0.85ns)   --->   "%sub_ln246_89 = sub i32 %shl_ln246_22, i32 %shl_ln246_50" [src/IDCT2.cpp:246]   --->   Operation 1578 'sub' 'sub_ln246_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1579 [1/1] (0.85ns)   --->   "%sub_ln246_90 = sub i32 %mul_ln245_37, i32 %shl_ln245_48" [src/IDCT2.cpp:246]   --->   Operation 1579 'sub' 'sub_ln246_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1580 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_419 = add i32 %sub_ln243_62, i32 %sub_ln244_62" [src/IDCT2.cpp:246]   --->   Operation 1580 'add' 'add_ln246_419' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1581 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_422 = add i32 %mul_ln243_27, i32 %add_ln244_42" [src/IDCT2.cpp:246]   --->   Operation 1581 'add' 'add_ln246_422' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1582 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_426 = add i32 %add_ln244_43, i32 %sub_ln246_89" [src/IDCT2.cpp:246]   --->   Operation 1582 'add' 'add_ln246_426' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_46 = add i32 %shl_ln243_49, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 1583 'add' 'add_ln243_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1584 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_47 = add i32 %add_ln243_46, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1584 'add' 'add_ln243_47' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1585 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_28 = muxlogic i32 %in_5_val_read"   --->   Operation 1585 'muxlogic' 'muxLogicI0_to_mul_ln243_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1586 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_28 = muxlogic i32 4294967213"   --->   Operation 1586 'muxlogic' 'muxLogicI1_to_mul_ln243_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1587 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_28 = mul i32 %in_5_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 1587 'mul' 'mul_ln243_28' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1588 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_29 = muxlogic i32 %in_13_val_read"   --->   Operation 1588 'muxlogic' 'muxLogicI0_to_mul_ln243_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1589 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_29 = muxlogic i32 4294967206"   --->   Operation 1589 'muxlogic' 'muxLogicI1_to_mul_ln243_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1590 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_29 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1590 'mul' 'mul_ln243_29' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_45 = add i32 %add_ln244, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 1591 'add' 'add_ln244_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1592 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_39 = mul i32 %in_23_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1592 'mul' 'mul_ln244_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1593 [1/1] (0.85ns)   --->   "%sub_ln244_68 = sub i32 %shl_ln244_10, i32 %shl_ln244_36" [src/IDCT2.cpp:244]   --->   Operation 1593 'sub' 'sub_ln244_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln244_54 = shl i32 %in_25_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 1594 'shl' 'shl_ln244_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_70 = sub i32 0, i32 %shl_ln244_20" [src/IDCT2.cpp:244]   --->   Operation 1595 'sub' 'sub_ln244_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1596 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_71 = sub i32 %sub_ln244_70, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 1596 'sub' 'sub_ln244_71' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1597 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_40 = muxlogic i32 %in_31_val_read"   --->   Operation 1597 'muxlogic' 'muxLogicI0_to_mul_ln244_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1598 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_40 = muxlogic i32 4294967206"   --->   Operation 1598 'muxlogic' 'muxLogicI1_to_mul_ln244_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1599 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_40 = mul i32 %in_31_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1599 'mul' 'mul_ln244_40' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1600 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_38 = muxlogic i32 %in_39_val_read"   --->   Operation 1600 'muxlogic' 'muxLogicI0_to_mul_ln245_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1601 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_38 = muxlogic i32 4294967217"   --->   Operation 1601 'muxlogic' 'muxLogicI1_to_mul_ln245_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1602 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_38 = mul i32 %in_39_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 1602 'mul' 'mul_ln245_38' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1603 [1/1] (0.85ns)   --->   "%sub_ln245_74 = sub i32 %shl_ln245_40, i32 %shl_ln245_9" [src/IDCT2.cpp:245]   --->   Operation 1603 'sub' 'sub_ln245_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1604 [1/1] (0.00ns)   --->   "%shl_ln245_53 = shl i32 %in_43_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 1604 'shl' 'shl_ln245_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1605 [1/1] (0.85ns)   --->   "%sub_ln245_75 = sub i32 %shl_ln245_11, i32 %shl_ln245_53" [src/IDCT2.cpp:245]   --->   Operation 1605 'sub' 'sub_ln245_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1606 [1/1] (0.85ns)   --->   "%add_ln245_36 = add i32 %shl_ln245_23, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 1606 'add' 'add_ln245_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_37 = add i32 %add_ln245_36, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 1607 'add' 'add_ln245_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1608 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_39 = muxlogic i32 %in_47_val_read"   --->   Operation 1608 'muxlogic' 'muxLogicI0_to_mul_ln245_39' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1609 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_39 = muxlogic i32 4294967255"   --->   Operation 1609 'muxlogic' 'muxLogicI1_to_mul_ln245_39' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1610 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_30 = muxlogic i32 %in_49_val_read"   --->   Operation 1610 'muxlogic' 'muxLogicI0_to_mul_ln246_30' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1611 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_30 = muxlogic i32 4294967210"   --->   Operation 1611 'muxlogic' 'muxLogicI1_to_mul_ln246_30' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_92 = sub i32 %sub_ln246_22, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 1612 'sub' 'sub_ln246_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1613 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_93 = sub i32 %sub_ln246_92, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 1613 'sub' 'sub_ln246_93' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1614 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_31 = muxlogic i32 %in_57_val_read"   --->   Operation 1614 'muxlogic' 'muxLogicI0_to_mul_ln246_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1615 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_31 = muxlogic i32 4294967209"   --->   Operation 1615 'muxlogic' 'muxLogicI1_to_mul_ln246_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1616 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_31 = mul i32 %in_57_val_read, i32 4294967209" [src/IDCT2.cpp:246]   --->   Operation 1616 'mul' 'mul_ln246_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1617 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_32 = muxlogic i32 %in_59_val_read"   --->   Operation 1617 'muxlogic' 'muxLogicI0_to_mul_ln246_32' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1618 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_32 = muxlogic i32 4294967259"   --->   Operation 1618 'muxlogic' 'muxLogicI1_to_mul_ln246_32' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 1619 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_442 = add i32 %add_ln245_37, i32 %sub_ln245_75" [src/IDCT2.cpp:246]   --->   Operation 1619 'add' 'add_ln246_442' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1620 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_450 = add i32 %shl_ln243_32, i32 %add_ln244_45" [src/IDCT2.cpp:246]   --->   Operation 1620 'add' 'add_ln246_450' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_456 = add i32 %mul_ln244_39, i32 %sub_ln244_71" [src/IDCT2.cpp:246]   --->   Operation 1621 'add' 'add_ln246_456' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1622 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_458 = add i32 %add_ln246_457, i32 %add_ln246_456" [src/IDCT2.cpp:246]   --->   Operation 1622 'add' 'add_ln246_458' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1623 [1/1] (0.85ns)   --->   "%add_ln243_49 = add i32 %shl_ln243_49, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1623 'add' 'add_ln243_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1624 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_30 = muxlogic i32 %in_3_val_read"   --->   Operation 1624 'muxlogic' 'muxLogicI0_to_mul_ln243_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1625 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_30 = muxlogic i32 4294967237"   --->   Operation 1625 'muxlogic' 'muxLogicI1_to_mul_ln243_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1626 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_30 = mul i32 %in_3_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 1626 'mul' 'mul_ln243_30' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1627 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_31 = muxlogic i32 %in_5_val_read"   --->   Operation 1627 'muxlogic' 'muxLogicI0_to_mul_ln243_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1628 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_31 = muxlogic i32 4294967225"   --->   Operation 1628 'muxlogic' 'muxLogicI1_to_mul_ln243_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1629 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_31 = mul i32 %in_5_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 1629 'mul' 'mul_ln243_31' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1630 [1/1] (0.00ns)   --->   "%shl_ln243_52 = shl i32 %in_9_val_read, i32 4" [src/IDCT2.cpp:243]   --->   Operation 1630 'shl' 'shl_ln243_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1631 [1/1] (0.85ns)   --->   "%add_ln243_51 = add i32 %shl_ln243_30, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 1631 'add' 'add_ln243_51' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln243_53 = shl i32 %in_9_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 1632 'shl' 'shl_ln243_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1633 [1/1] (0.85ns)   --->   "%sub_ln243_68 = sub i32 %add_ln243_51, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 1633 'sub' 'sub_ln243_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1634 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_32 = muxlogic i32 %in_11_val_read"   --->   Operation 1634 'muxlogic' 'muxLogicI0_to_mul_ln243_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1635 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_32 = muxlogic i32 4294967252"   --->   Operation 1635 'muxlogic' 'muxLogicI1_to_mul_ln243_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1636 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_32 = mul i32 %in_11_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 1636 'mul' 'mul_ln243_32' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1637 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_33 = muxlogic i32 %in_13_val_read"   --->   Operation 1637 'muxlogic' 'muxLogicI0_to_mul_ln243_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1638 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_33 = muxlogic i32 4294967215"   --->   Operation 1638 'muxlogic' 'muxLogicI1_to_mul_ln243_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1639 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_33 = mul i32 %in_13_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 1639 'mul' 'mul_ln243_33' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1640 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_41 = muxlogic i32 %in_21_val_read"   --->   Operation 1640 'muxlogic' 'muxLogicI0_to_mul_ln244_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1641 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_41 = muxlogic i32 4294967209"   --->   Operation 1641 'muxlogic' 'muxLogicI1_to_mul_ln244_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1642 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_41 = mul i32 %in_21_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 1642 'mul' 'mul_ln244_41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1643 [1/1] (0.85ns)   --->   "%add_ln244_49 = add i32 %shl_ln244_8, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 1643 'add' 'add_ln244_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1644 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_42 = mul i32 %in_27_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 1644 'mul' 'mul_ln244_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1645 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_40 = muxlogic i32 %in_37_val_read"   --->   Operation 1645 'muxlogic' 'muxLogicI0_to_mul_ln245_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1646 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_40 = muxlogic i32 4294967206"   --->   Operation 1646 'muxlogic' 'muxLogicI1_to_mul_ln245_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1647 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_40 = mul i32 %in_37_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 1647 'mul' 'mul_ln245_40' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1648 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_41 = muxlogic i32 %in_45_val_read"   --->   Operation 1648 'muxlogic' 'muxLogicI0_to_mul_ln245_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1649 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_41 = muxlogic i32 4294967210"   --->   Operation 1649 'muxlogic' 'muxLogicI1_to_mul_ln245_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1650 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_41 = mul i32 %in_45_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 1650 'mul' 'mul_ln245_41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1651 [1/1] (0.85ns)   --->   "%add_ln246_1006 = add i32 %shl_ln246_33, i32 %shl_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 1651 'add' 'add_ln246_1006' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1652 [1/1] (0.85ns)   --->   "%add_ln246_1007 = add i32 %add_ln246_1006, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 1652 'add' 'add_ln246_1007' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1653 [1/1] (0.85ns)   --->   "%add_ln246_1008 = add i32 %shl_ln246_1, i32 %shl_ln246_35" [src/IDCT2.cpp:246]   --->   Operation 1653 'add' 'add_ln246_1008' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1009 = add i32 %add_ln246_1008, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 1654 'add' 'add_ln246_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1655 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_33 = mul i32 %in_53_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 1655 'mul' 'mul_ln246_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1656 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_34 = muxlogic i32 %in_61_val_read"   --->   Operation 1656 'muxlogic' 'muxLogicI0_to_mul_ln246_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1657 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_34 = muxlogic i32 4294967227"   --->   Operation 1657 'muxlogic' 'muxLogicI1_to_mul_ln246_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1658 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_34 = mul i32 %in_61_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 1658 'mul' 'mul_ln246_34' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_102 = sub i32 %shl_ln246_11, i32 %shl_ln246_50" [src/IDCT2.cpp:246]   --->   Operation 1659 'sub' 'sub_ln246_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1660 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_466 = add i32 %mul_ln246_33, i32 %add_ln246_1009" [src/IDCT2.cpp:246]   --->   Operation 1660 'add' 'add_ln246_466' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1661 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_488 = add i32 %mul_ln244_42, i32 %sub_ln246_102" [src/IDCT2.cpp:246]   --->   Operation 1661 'add' 'add_ln246_488' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1662 [1/1] (0.85ns)   --->   "%sub_ln243_69 = sub i32 %shl_ln243_49, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 1662 'sub' 'sub_ln243_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1663 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_34 = muxlogic i32 %in_3_val_read"   --->   Operation 1663 'muxlogic' 'muxLogicI0_to_mul_ln243_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1664 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_34 = muxlogic i32 4294967227"   --->   Operation 1664 'muxlogic' 'muxLogicI1_to_mul_ln243_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1665 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_34 = mul i32 %in_3_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 1665 'mul' 'mul_ln243_34' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_55 = add i32 %shl_ln243_28, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 1666 'add' 'add_ln243_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1667 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_56 = add i32 %add_ln243_55, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 1667 'add' 'add_ln243_56' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1668 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_71 = sub i32 %shl_ln243_30, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 1668 'sub' 'sub_ln243_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1669 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_35 = mul i32 %in_11_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 1669 'mul' 'mul_ln243_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1670 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_36 = mul i32 %in_13_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 1670 'mul' 'mul_ln243_36' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1671 [1/1] (0.85ns)   --->   "%sub_ln243_72 = sub i32 %add_ln243_2, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 1671 'sub' 'sub_ln243_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_51 = add i32 %shl_ln244_17, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 1672 'add' 'add_ln244_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1673 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_43 = muxlogic i32 %in_19_val_read"   --->   Operation 1673 'muxlogic' 'muxLogicI0_to_mul_ln244_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1674 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_43 = muxlogic i32 4294967210"   --->   Operation 1674 'muxlogic' 'muxLogicI1_to_mul_ln244_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1675 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_43 = mul i32 %in_19_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 1675 'mul' 'mul_ln244_43' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1676 [1/1] (0.00ns)   --->   "%shl_ln244_55 = shl i32 %in_23_val_read, i32 7" [src/IDCT2.cpp:244]   --->   Operation 1676 'shl' 'shl_ln244_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_74 = sub i32 %shl_ln244_55, i32 %shl_ln244_28" [src/IDCT2.cpp:244]   --->   Operation 1677 'sub' 'sub_ln244_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1678 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_75 = sub i32 %sub_ln244_74, i32 %shl_ln244_45" [src/IDCT2.cpp:244]   --->   Operation 1678 'sub' 'sub_ln244_75' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1679 [1/1] (0.85ns)   --->   "%sub_ln244_77 = sub i32 %in_29_val_read, i32 %shl_ln244_24" [src/IDCT2.cpp:244]   --->   Operation 1679 'sub' 'sub_ln244_77' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1680 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_42 = muxlogic i32 %in_35_val_read"   --->   Operation 1680 'muxlogic' 'muxLogicI0_to_mul_ln245_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1681 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_42 = muxlogic i32 4294967206"   --->   Operation 1681 'muxlogic' 'muxLogicI1_to_mul_ln245_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1682 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_42 = mul i32 %in_35_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 1682 'mul' 'mul_ln245_42' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1683 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_43 = mul i32 %in_43_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 1683 'mul' 'mul_ln245_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_87 = sub i32 %shl_ln245_14, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1684 'sub' 'sub_ln245_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1685 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_35 = muxlogic i32 %in_49_val_read"   --->   Operation 1685 'muxlogic' 'muxLogicI0_to_mul_ln246_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1686 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_35 = muxlogic i32 4294967259"   --->   Operation 1686 'muxlogic' 'muxLogicI1_to_mul_ln246_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1687 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_35 = mul i32 %in_49_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 1687 'mul' 'mul_ln246_35' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1688 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_36 = mul i32 %in_51_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 1688 'mul' 'mul_ln246_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1689 [1/1] (0.85ns)   --->   "%sub_ln246_103 = sub i32 %shl_ln246_16, i32 %shl_ln246_40" [src/IDCT2.cpp:246]   --->   Operation 1689 'sub' 'sub_ln246_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1690 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_104 = sub i32 %sub_ln246_103, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 1690 'sub' 'sub_ln246_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1691 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_37 = muxlogic i32 %in_57_val_read"   --->   Operation 1691 'muxlogic' 'muxLogicI0_to_mul_ln246_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1692 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_37 = muxlogic i32 4294967244"   --->   Operation 1692 'muxlogic' 'muxLogicI1_to_mul_ln246_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1693 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_37 = mul i32 %in_57_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 1693 'mul' 'mul_ln246_37' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1694 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_38 = muxlogic i32 %in_59_val_read"   --->   Operation 1694 'muxlogic' 'muxLogicI0_to_mul_ln246_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1695 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_38 = muxlogic i32 4294967225"   --->   Operation 1695 'muxlogic' 'muxLogicI1_to_mul_ln246_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1696 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_38 = mul i32 %in_59_val_read, i32 4294967225" [src/IDCT2.cpp:246]   --->   Operation 1696 'mul' 'mul_ln246_38' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1013 = add i32 %shl_ln246_50, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1697 'add' 'add_ln246_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1698 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_497 = add i32 %sub_ln246_104, i32 %mul_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 1698 'add' 'add_ln246_497' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1699 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_504 = add i32 %sub_ln245_87, i32 %mul_ln245_43" [src/IDCT2.cpp:246]   --->   Operation 1699 'add' 'add_ln246_504' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1700 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_509 = add i32 %sub_ln243_69, i32 %sub_ln243_71" [src/IDCT2.cpp:246]   --->   Operation 1700 'add' 'add_ln246_509' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_511 = add i32 %add_ln243_56, i32 %mul_ln243_36" [src/IDCT2.cpp:246]   --->   Operation 1701 'add' 'add_ln246_511' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1702 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_512 = add i32 %mul_ln243_35, i32 %add_ln244_51" [src/IDCT2.cpp:246]   --->   Operation 1702 'add' 'add_ln246_512' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1703 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_513 = add i32 %add_ln246_512, i32 %add_ln246_511" [src/IDCT2.cpp:246]   --->   Operation 1703 'add' 'add_ln246_513' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1704 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_518 = add i32 %sub_ln244_75, i32 %sub_ln244_77" [src/IDCT2.cpp:246]   --->   Operation 1704 'add' 'add_ln246_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1705 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_519 = add i32 %mul_ln244_7, i32 %add_ln246_1013" [src/IDCT2.cpp:246]   --->   Operation 1705 'add' 'add_ln246_519' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1706 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_520 = add i32 %add_ln246_519, i32 %add_ln246_518" [src/IDCT2.cpp:246]   --->   Operation 1706 'add' 'add_ln246_520' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_73 = sub i32 %shl_ln243_49, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 1707 'sub' 'sub_ln243_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1708 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_74 = sub i32 %sub_ln243_73, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1708 'sub' 'sub_ln243_74' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1709 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_37 = muxlogic i32 %in_3_val_read"   --->   Operation 1709 'muxlogic' 'muxLogicI0_to_mul_ln243_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1710 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_37 = muxlogic i32 4294967219"   --->   Operation 1710 'muxlogic' 'muxLogicI1_to_mul_ln243_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1711 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_37 = mul i32 %in_3_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 1711 'mul' 'mul_ln243_37' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1712 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_38 = muxlogic i32 %in_5_val_read"   --->   Operation 1712 'muxlogic' 'muxLogicI0_to_mul_ln243_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1713 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_38 = muxlogic i32 4294967259"   --->   Operation 1713 'muxlogic' 'muxLogicI1_to_mul_ln243_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1714 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_38 = mul i32 %in_5_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 1714 'mul' 'mul_ln243_38' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1715 [1/1] (0.85ns)   --->   "%sub_ln243_76 = sub i32 %shl_ln243_52, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 1715 'sub' 'sub_ln243_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_77 = sub i32 %sub_ln243_76, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 1716 'sub' 'sub_ln243_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1717 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_39 = muxlogic i32 %in_11_val_read"   --->   Operation 1717 'muxlogic' 'muxLogicI0_to_mul_ln243_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1718 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_39 = muxlogic i32 4294967205"   --->   Operation 1718 'muxlogic' 'muxLogicI1_to_mul_ln243_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1719 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_39 = mul i32 %in_11_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 1719 'mul' 'mul_ln243_39' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_79 = sub i32 %sub_ln243_45, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 1720 'sub' 'sub_ln243_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1721 [1/1] (0.00ns)   --->   "%shl_ln243_54 = shl i32 %in_15_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 1721 'shl' 'shl_ln243_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1722 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_80 = sub i32 %sub_ln243_79, i32 %shl_ln243_54" [src/IDCT2.cpp:243]   --->   Operation 1722 'sub' 'sub_ln243_80' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1723 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_44 = muxlogic i32 %in_17_val_read"   --->   Operation 1723 'muxlogic' 'muxLogicI0_to_mul_ln244_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1724 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_44 = muxlogic i32 4294967255"   --->   Operation 1724 'muxlogic' 'muxLogicI1_to_mul_ln244_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1725 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_44 = mul i32 %in_17_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 1725 'mul' 'mul_ln244_44' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1726 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_45 = muxlogic i32 %in_19_val_read"   --->   Operation 1726 'muxlogic' 'muxLogicI0_to_mul_ln244_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1727 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_45 = muxlogic i32 4294967223"   --->   Operation 1727 'muxlogic' 'muxLogicI1_to_mul_ln244_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1728 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_45 = mul i32 %in_19_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 1728 'mul' 'mul_ln244_45' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1729 [1/1] (0.85ns)   --->   "%sub_ln244_81 = sub i32 %shl_ln244_7, i32 %shl_ln244_45" [src/IDCT2.cpp:244]   --->   Operation 1729 'sub' 'sub_ln244_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1730 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_46 = muxlogic i32 %in_25_val_read"   --->   Operation 1730 'muxlogic' 'muxLogicI0_to_mul_ln244_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1731 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_46 = muxlogic i32 4294967217"   --->   Operation 1731 'muxlogic' 'muxLogicI1_to_mul_ln244_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1732 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_46 = mul i32 %in_25_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 1732 'mul' 'mul_ln244_46' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_83 = sub i32 %sub_ln244_82, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 1733 'sub' 'sub_ln244_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1734 [1/1] (0.85ns)   --->   "%add_ln245_40 = add i32 %shl_ln245_4, i32 %shl_ln245_19" [src/IDCT2.cpp:245]   --->   Operation 1734 'add' 'add_ln245_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1735 [1/1] (0.85ns)   --->   "%add_ln245_41 = add i32 %add_ln245_40, i32 %shl_ln245_38" [src/IDCT2.cpp:245]   --->   Operation 1735 'add' 'add_ln245_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1736 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_44 = muxlogic i32 %in_39_val_read"   --->   Operation 1736 'muxlogic' 'muxLogicI0_to_mul_ln245_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1737 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_44 = muxlogic i32 4294967252"   --->   Operation 1737 'muxlogic' 'muxLogicI1_to_mul_ln245_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1738 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_44 = mul i32 %in_39_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 1738 'mul' 'mul_ln245_44' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1739 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_45 = muxlogic i32 %in_41_val_read"   --->   Operation 1739 'muxlogic' 'muxLogicI0_to_mul_ln245_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1740 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_45 = muxlogic i32 4294967225"   --->   Operation 1740 'muxlogic' 'muxLogicI1_to_mul_ln245_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1741 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_45 = mul i32 %in_41_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 1741 'mul' 'mul_ln245_45' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_42 = add i32 %shl_ln245_11, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1742 'add' 'add_ln245_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_88 = sub i32 %shl_ln245_23, i32 %shl_ln245_34" [src/IDCT2.cpp:245]   --->   Operation 1743 'sub' 'sub_ln245_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1744 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_43 = add i32 %sub_ln245_88, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1744 'add' 'add_ln245_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1745 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_46 = muxlogic i32 %in_47_val_read"   --->   Operation 1745 'muxlogic' 'muxLogicI0_to_mul_ln245_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1746 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_46 = muxlogic i32 4294967215"   --->   Operation 1746 'muxlogic' 'muxLogicI1_to_mul_ln245_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1747 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_46 = mul i32 %in_47_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 1747 'mul' 'mul_ln245_46' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1748 [1/1] (0.00ns)   --->   "%shl_ln246_56 = shl i32 %in_53_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 1748 'shl' 'shl_ln246_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1749 [1/1] (0.85ns)   --->   "%add_ln246_1015 = add i32 %add_ln246_461, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 1749 'add' 'add_ln246_1015' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1750 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_39 = mul i32 %in_63_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 1750 'mul' 'mul_ln246_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1751 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_535 = add i32 %add_ln245_43, i32 %add_ln245_42" [src/IDCT2.cpp:246]   --->   Operation 1751 'add' 'add_ln246_535' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1752 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_540 = add i32 %sub_ln243_74, i32 %sub_ln243_77" [src/IDCT2.cpp:246]   --->   Operation 1752 'add' 'add_ln246_540' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_549 = add i32 %sub_ln244_81, i32 %sub_ln244_18" [src/IDCT2.cpp:246]   --->   Operation 1753 'add' 'add_ln246_549' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1754 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_550 = add i32 %sub_ln244_83, i32 %mul_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 1754 'add' 'add_ln246_550' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1755 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_551 = add i32 %add_ln246_550, i32 %add_ln246_549" [src/IDCT2.cpp:246]   --->   Operation 1755 'add' 'add_ln246_551' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1756 [1/1] (0.85ns)   --->   "%sub_ln243_81 = sub i32 %shl_ln243_49, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 1756 'sub' 'sub_ln243_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1757 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_40 = muxlogic i32 %in_3_val_read"   --->   Operation 1757 'muxlogic' 'muxLogicI0_to_mul_ln243_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1758 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_40 = muxlogic i32 4294967213"   --->   Operation 1758 'muxlogic' 'muxLogicI1_to_mul_ln243_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1759 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_40 = mul i32 %in_3_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 1759 'mul' 'mul_ln243_40' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_83 = sub i32 %shl_ln243_53, i32 %shl_ln243_8" [src/IDCT2.cpp:243]   --->   Operation 1760 'sub' 'sub_ln243_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1761 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_41 = muxlogic i32 %in_11_val_read"   --->   Operation 1761 'muxlogic' 'muxLogicI0_to_mul_ln243_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1762 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_41 = muxlogic i32 4294967219"   --->   Operation 1762 'muxlogic' 'muxLogicI1_to_mul_ln243_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1763 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_41 = mul i32 %in_11_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 1763 'mul' 'mul_ln243_41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1764 [1/1] (0.85ns)   --->   "%sub_ln243_84 = sub i32 %shl_ln243_17, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 1764 'sub' 'sub_ln243_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1765 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_47 = muxlogic i32 %in_17_val_read"   --->   Operation 1765 'muxlogic' 'muxLogicI0_to_mul_ln244_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1766 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_47 = muxlogic i32 4294967209"   --->   Operation 1766 'muxlogic' 'muxLogicI1_to_mul_ln244_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1767 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_47 = mul i32 %in_17_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 1767 'mul' 'mul_ln244_47' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1768 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_48 = muxlogic i32 %in_23_val_read"   --->   Operation 1768 'muxlogic' 'muxLogicI0_to_mul_ln244_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1769 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_48 = muxlogic i32 4294967255"   --->   Operation 1769 'muxlogic' 'muxLogicI1_to_mul_ln244_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1770 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_48 = mul i32 %in_23_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 1770 'mul' 'mul_ln244_48' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1771 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_49 = muxlogic i32 %in_25_val_read"   --->   Operation 1771 'muxlogic' 'muxLogicI0_to_mul_ln244_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1772 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_49 = muxlogic i32 4294967227"   --->   Operation 1772 'muxlogic' 'muxLogicI1_to_mul_ln244_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1773 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_49 = mul i32 %in_25_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 1773 'mul' 'mul_ln244_49' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_52 = add i32 %add_ln244_9, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 1774 'add' 'add_ln244_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1775 [1/1] (0.85ns)   --->   "%add_ln244_53 = add i32 %shl_ln244_23, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 1775 'add' 'add_ln244_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1776 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_47 = muxlogic i32 %in_37_val_read"   --->   Operation 1776 'muxlogic' 'muxLogicI0_to_mul_ln245_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1777 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_47 = muxlogic i32 4294967244"   --->   Operation 1777 'muxlogic' 'muxLogicI1_to_mul_ln245_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1778 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_47 = mul i32 %in_37_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 1778 'mul' 'mul_ln245_47' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1779 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_48 = muxlogic i32 %in_39_val_read"   --->   Operation 1779 'muxlogic' 'muxLogicI0_to_mul_ln245_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1780 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_48 = muxlogic i32 4294967237"   --->   Operation 1780 'muxlogic' 'muxLogicI1_to_mul_ln245_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1781 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_48 = mul i32 %in_39_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 1781 'mul' 'mul_ln245_48' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1782 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_49 = muxlogic i32 %in_45_val_read"   --->   Operation 1782 'muxlogic' 'muxLogicI0_to_mul_ln245_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1783 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_49 = muxlogic i32 4294967205"   --->   Operation 1783 'muxlogic' 'muxLogicI1_to_mul_ln245_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1784 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_49 = mul i32 %in_45_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 1784 'mul' 'mul_ln245_49' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_114 = sub i32 %shl_ln246_46, i32 %shl_ln246_54" [src/IDCT2.cpp:246]   --->   Operation 1785 'sub' 'sub_ln246_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1786 [1/1] (0.85ns)   --->   "%sub_ln246_115 = sub i32 %shl_ln246_40, i32 %shl_ln246_16" [src/IDCT2.cpp:246]   --->   Operation 1786 'sub' 'sub_ln246_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1787 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_40 = muxlogic i32 %in_59_val_read"   --->   Operation 1787 'muxlogic' 'muxLogicI0_to_mul_ln246_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1788 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_40 = muxlogic i32 4294967206"   --->   Operation 1788 'muxlogic' 'muxLogicI1_to_mul_ln246_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1789 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_40 = mul i32 %in_59_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1789 'mul' 'mul_ln246_40' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1790 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1019 = add i32 %shl_ln246_50, i32 %shl_ln246_22" [src/IDCT2.cpp:246]   --->   Operation 1790 'add' 'add_ln246_1019' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1791 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_120 = sub i32 %add_ln246_1019, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1791 'sub' 'sub_ln246_120' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1792 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_559 = add i32 %sub_ln246_115, i32 %sub_ln246_114" [src/IDCT2.cpp:246]   --->   Operation 1792 'add' 'add_ln246_559' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1793 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_571 = add i32 %sub_ln243_81, i32 %sub_ln243_83" [src/IDCT2.cpp:246]   --->   Operation 1793 'add' 'add_ln246_571' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1794 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_581 = add i32 %add_ln244_52, i32 %sub_ln246_120" [src/IDCT2.cpp:246]   --->   Operation 1794 'add' 'add_ln246_581' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1795 [1/1] (0.85ns)   --->   "%sub_ln243_86 = sub i32 %shl_ln243_49, i32 %shl_ln243_50" [src/IDCT2.cpp:243]   --->   Operation 1795 'sub' 'sub_ln243_86' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1796 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_42 = muxlogic i32 %in_3_val_read"   --->   Operation 1796 'muxlogic' 'muxLogicI0_to_mul_ln243_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1797 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_42 = muxlogic i32 4294967209"   --->   Operation 1797 'muxlogic' 'muxLogicI1_to_mul_ln243_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1798 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_42 = mul i32 %in_3_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 1798 'mul' 'mul_ln243_42' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1799 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_43 = mul i32 %in_11_val_read, i32 4294967255" [src/IDCT2.cpp:243]   --->   Operation 1799 'mul' 'mul_ln243_43' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1800 [1/1] (0.85ns)   --->   "%sub_ln243_90 = sub i32 0, i32 %shl_ln243_18" [src/IDCT2.cpp:243]   --->   Operation 1800 'sub' 'sub_ln243_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1801 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_91 = sub i32 %sub_ln243_90, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 1801 'sub' 'sub_ln243_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1802 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_50 = muxlogic i32 %in_17_val_read"   --->   Operation 1802 'muxlogic' 'muxLogicI0_to_mul_ln244_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1803 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_50 = muxlogic i32 4294967219"   --->   Operation 1803 'muxlogic' 'muxLogicI1_to_mul_ln244_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1804 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_50 = mul i32 %in_17_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 1804 'mul' 'mul_ln244_50' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1805 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_54 = add i32 %shl_ln244_3, i32 %shl_ln244_39" [src/IDCT2.cpp:244]   --->   Operation 1805 'add' 'add_ln244_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1806 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_85 = sub i32 %add_ln244_54, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 1806 'sub' 'sub_ln244_85' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1807 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_51 = muxlogic i32 %in_23_val_read"   --->   Operation 1807 'muxlogic' 'muxLogicI0_to_mul_ln244_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1808 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_51 = muxlogic i32 4294967205"   --->   Operation 1808 'muxlogic' 'muxLogicI1_to_mul_ln244_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1809 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_51 = mul i32 %in_23_val_read, i32 4294967205" [src/IDCT2.cpp:244]   --->   Operation 1809 'mul' 'mul_ln244_51' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1810 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_55 = add i32 %shl_ln244_19, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 1810 'add' 'add_ln244_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1811 [1/1] (0.85ns)   --->   "%add_ln244_56 = add i32 %shl_ln244_12, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 1811 'add' 'add_ln244_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1812 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_57 = add i32 %add_ln244_56, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 1812 'add' 'add_ln244_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1813 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_52 = muxlogic i32 %in_29_val_read"   --->   Operation 1813 'muxlogic' 'muxLogicI0_to_mul_ln244_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1814 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_52 = muxlogic i32 4294967217"   --->   Operation 1814 'muxlogic' 'muxLogicI1_to_mul_ln244_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1815 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_52 = mul i32 %in_29_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 1815 'mul' 'mul_ln244_52' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_87 = sub i32 %in_31_val_read, i32 %shl_ln244_25" [src/IDCT2.cpp:244]   --->   Operation 1816 'sub' 'sub_ln244_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1817 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_50 = muxlogic i32 %in_35_val_read"   --->   Operation 1817 'muxlogic' 'muxLogicI0_to_mul_ln245_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1818 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_50 = muxlogic i32 4294967252"   --->   Operation 1818 'muxlogic' 'muxLogicI1_to_mul_ln245_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1819 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_50 = mul i32 %in_35_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 1819 'mul' 'mul_ln245_50' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1820 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_51 = muxlogic i32 %in_37_val_read"   --->   Operation 1820 'muxlogic' 'muxLogicI0_to_mul_ln245_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1821 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_51 = muxlogic i32 4294967237"   --->   Operation 1821 'muxlogic' 'muxLogicI1_to_mul_ln245_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1822 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_51 = mul i32 %in_37_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 1822 'mul' 'mul_ln245_51' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1823 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_52 = mul i32 %in_43_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 1823 'mul' 'mul_ln245_52' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_92 = sub i32 %shl_ln245_23, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 1824 'sub' 'sub_ln245_92' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1825 [1/1] (0.85ns)   --->   "%sub_ln245_93 = sub i32 %shl_ln245_24, i32 %shl_ln245_25" [src/IDCT2.cpp:245]   --->   Operation 1825 'sub' 'sub_ln245_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1826 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_41 = muxlogic i32 %in_49_val_read"   --->   Operation 1826 'muxlogic' 'muxLogicI0_to_mul_ln246_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1827 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_41 = muxlogic i32 4294967208"   --->   Operation 1827 'muxlogic' 'muxLogicI1_to_mul_ln246_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1828 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_41 = mul i32 %in_49_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 1828 'mul' 'mul_ln246_41' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1829 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_122 = sub i32 %shl_ln246_49, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 1829 'sub' 'sub_ln246_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1830 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_123 = sub i32 %sub_ln246_122, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 1830 'sub' 'sub_ln246_123' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1831 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_42 = muxlogic i32 %in_57_val_read"   --->   Operation 1831 'muxlogic' 'muxLogicI0_to_mul_ln246_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1832 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_42 = muxlogic i32 4294967259"   --->   Operation 1832 'muxlogic' 'muxLogicI1_to_mul_ln246_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1833 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_42 = mul i32 %in_57_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 1833 'mul' 'mul_ln246_42' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1125 = add i32 %in_13_val_read, i32 %in_59_val_read" [src/IDCT2.cpp:202]   --->   Operation 1834 'add' 'tmp1125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1835 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp6 = add i32 %tmp1125, i32 %in_33_val_read" [src/IDCT2.cpp:202]   --->   Operation 1835 'add' 'tmp6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1836 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_43 = mul i32 %in_63_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 1836 'mul' 'mul_ln246_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1837 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_592 = add i32 %sub_ln246_123, i32 %sub_ln244_87" [src/IDCT2.cpp:246]   --->   Operation 1837 'add' 'add_ln246_592' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1838 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_596 = add i32 %sub_ln245_92, i32 %mul_ln245_52" [src/IDCT2.cpp:246]   --->   Operation 1838 'add' 'add_ln246_596' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1839 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_603 = add i32 %sub_ln243_91, i32 %mul_ln243_43" [src/IDCT2.cpp:246]   --->   Operation 1839 'add' 'add_ln246_603' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1840 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_607 = add i32 %sub_ln244_85, i32 %add_ln244_55" [src/IDCT2.cpp:246]   --->   Operation 1840 'add' 'add_ln246_607' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1841 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_610 = add i32 %add_ln244_57, i32 %mul_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 1841 'add' 'add_ln246_610' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1842 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_44 = muxlogic i32 %in_3_val_read"   --->   Operation 1842 'muxlogic' 'muxLogicI0_to_mul_ln243_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1843 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_44 = muxlogic i32 4294967206"   --->   Operation 1843 'muxlogic' 'muxLogicI1_to_mul_ln243_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1844 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_44 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 1844 'mul' 'mul_ln243_44' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1845 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_45 = muxlogic i32 %in_9_val_read"   --->   Operation 1845 'muxlogic' 'muxLogicI0_to_mul_ln243_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1846 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_45 = muxlogic i32 4294967212"   --->   Operation 1846 'muxlogic' 'muxLogicI1_to_mul_ln243_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1847 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_45 = mul i32 %in_9_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 1847 'mul' 'mul_ln243_45' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1848 [1/1] (0.85ns)   --->   "%sub_ln243_93 = sub i32 %shl_ln243_12, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 1848 'sub' 'sub_ln243_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1849 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_46 = muxlogic i32 %in_15_val_read"   --->   Operation 1849 'muxlogic' 'muxLogicI0_to_mul_ln243_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1850 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_46 = muxlogic i32 4294967223"   --->   Operation 1850 'muxlogic' 'muxLogicI1_to_mul_ln243_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1851 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_46 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 1851 'mul' 'mul_ln243_46' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_88 = sub i32 %in_17_val_read, i32 %shl_ln244_1" [src/IDCT2.cpp:244]   --->   Operation 1852 'sub' 'sub_ln244_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1853 [1/1] (0.85ns)   --->   "%sub_ln244_89 = sub i32 %sub_ln244_24, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 1853 'sub' 'sub_ln244_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1854 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_53 = muxlogic i32 %in_21_val_read"   --->   Operation 1854 'muxlogic' 'muxLogicI0_to_mul_ln244_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1855 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_53 = muxlogic i32 4294967237"   --->   Operation 1855 'muxlogic' 'muxLogicI1_to_mul_ln244_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1856 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_53 = mul i32 %in_21_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 1856 'mul' 'mul_ln244_53' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1857 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_54 = muxlogic i32 %in_23_val_read"   --->   Operation 1857 'muxlogic' 'muxLogicI0_to_mul_ln244_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1858 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_54 = muxlogic i32 4294967259"   --->   Operation 1858 'muxlogic' 'muxLogicI1_to_mul_ln244_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1859 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_54 = mul i32 %in_23_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 1859 'mul' 'mul_ln244_54' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1860 [1/1] (0.85ns)   --->   "%sub_ln244_90 = sub i32 %sub_ln244_47, i32 %shl_ln244_54" [src/IDCT2.cpp:244]   --->   Operation 1860 'sub' 'sub_ln244_90' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1861 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_55 = mul i32 %in_27_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 1861 'mul' 'mul_ln244_55' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1862 [1/1] (0.85ns)   --->   "%sub_ln244_92 = sub i32 %shl_ln244_24, i32 %shl_ln244_14" [src/IDCT2.cpp:244]   --->   Operation 1862 'sub' 'sub_ln244_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1863 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_53 = muxlogic i32 %in_35_val_read"   --->   Operation 1863 'muxlogic' 'muxLogicI0_to_mul_ln245_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1864 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_53 = muxlogic i32 4294967225"   --->   Operation 1864 'muxlogic' 'muxLogicI1_to_mul_ln245_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1865 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_53 = mul i32 %in_35_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 1865 'mul' 'mul_ln245_53' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1866 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_54 = muxlogic i32 %in_41_val_read"   --->   Operation 1866 'muxlogic' 'muxLogicI0_to_mul_ln245_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1867 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_54 = muxlogic i32 4294967213"   --->   Operation 1867 'muxlogic' 'muxLogicI1_to_mul_ln245_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1868 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_54 = mul i32 %in_41_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 1868 'mul' 'mul_ln245_54' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1869 [1/1] (0.85ns)   --->   "%add_ln245_49 = add i32 %shl_ln245_11, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 1869 'add' 'add_ln245_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_50 = add i32 %add_ln245_49, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1870 'add' 'add_ln245_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1871 [1/1] (0.85ns)   --->   "%sub_ln245_96 = sub i32 %shl_ln245_14, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 1871 'sub' 'sub_ln245_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1872 [1/1] (0.85ns)   --->   "%sub_ln246_127 = sub i32 %shl_ln246_54, i32 %shl_ln246_49" [src/IDCT2.cpp:246]   --->   Operation 1872 'sub' 'sub_ln246_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1873 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_44 = muxlogic i32 %in_59_val_read"   --->   Operation 1873 'muxlogic' 'muxLogicI0_to_mul_ln246_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1874 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_44 = muxlogic i32 4294967210"   --->   Operation 1874 'muxlogic' 'muxLogicI1_to_mul_ln246_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1875 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_44 = mul i32 %in_59_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 1875 'mul' 'mul_ln246_44' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1876 [1/1] (0.85ns)   --->   "%sub_ln246_132 = sub i32 %add_ln246_1025, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 1876 'sub' 'sub_ln246_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1026 = add i32 %sub_ln246_132, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1877 'add' 'add_ln246_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1878 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_626 = add i32 %sub_ln245_96, i32 %add_ln245_50" [src/IDCT2.cpp:246]   --->   Operation 1878 'add' 'add_ln246_626' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1879 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_634 = add i32 %sub_ln243_93, i32 %sub_ln244_88" [src/IDCT2.cpp:246]   --->   Operation 1879 'add' 'add_ln246_634' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1880 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_641 = add i32 %mul_ln244_55, i32 %add_ln246_1026" [src/IDCT2.cpp:246]   --->   Operation 1880 'add' 'add_ln246_641' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1881 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_47 = muxlogic i32 %in_3_val_read"   --->   Operation 1881 'muxlogic' 'muxLogicI0_to_mul_ln243_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1882 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_47 = muxlogic i32 4294967205"   --->   Operation 1882 'muxlogic' 'muxLogicI1_to_mul_ln243_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1883 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_47 = mul i32 %in_3_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 1883 'mul' 'mul_ln243_47' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1884 [1/1] (0.85ns)   --->   "%sub_ln243_96 = sub i32 %shl_ln243_25, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 1884 'sub' 'sub_ln243_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_63 = add i32 %sub_ln243_62, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 1885 'add' 'add_ln243_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1886 [1/1] (0.85ns)   --->   "%sub_ln244_93 = sub i32 %shl_ln244, i32 %shl_ln244_44" [src/IDCT2.cpp:244]   --->   Operation 1886 'sub' 'sub_ln244_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1887 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_56 = muxlogic i32 %in_21_val_read"   --->   Operation 1887 'muxlogic' 'muxLogicI0_to_mul_ln244_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1888 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_56 = muxlogic i32 4294967206"   --->   Operation 1888 'muxlogic' 'muxLogicI1_to_mul_ln244_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1889 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_56 = mul i32 %in_21_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 1889 'mul' 'mul_ln244_56' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_94 = sub i32 %shl_ln244_7, i32 %shl_ln244_9" [src/IDCT2.cpp:244]   --->   Operation 1890 'sub' 'sub_ln244_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1891 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_95 = sub i32 %sub_ln244_94, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 1891 'sub' 'sub_ln244_95' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1892 [1/1] (0.85ns)   --->   "%sub_ln244_96 = sub i32 %shl_ln244_19, i32 %shl_ln244_54" [src/IDCT2.cpp:244]   --->   Operation 1892 'sub' 'sub_ln244_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1893 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_57 = mul i32 %in_27_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 1893 'mul' 'mul_ln244_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1894 [1/1] (0.85ns)   --->   "%sub_ln244_97 = sub i32 %shl_ln244_14, i32 %shl_ln244_33" [src/IDCT2.cpp:244]   --->   Operation 1894 'sub' 'sub_ln244_97' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1895 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_55 = muxlogic i32 %in_33_val_read"   --->   Operation 1895 'muxlogic' 'muxLogicI0_to_mul_ln245_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1896 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_55 = muxlogic i32 4294967209"   --->   Operation 1896 'muxlogic' 'muxLogicI1_to_mul_ln245_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1897 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_55 = mul i32 %in_33_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 1897 'mul' 'mul_ln245_55' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1898 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_56 = muxlogic i32 %in_39_val_read"   --->   Operation 1898 'muxlogic' 'muxLogicI0_to_mul_ln245_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1899 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_56 = muxlogic i32 4294967210"   --->   Operation 1899 'muxlogic' 'muxLogicI1_to_mul_ln245_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1900 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_56 = mul i32 %in_39_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 1900 'mul' 'mul_ln245_56' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1901 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_57 = muxlogic i32 %in_45_val_read"   --->   Operation 1901 'muxlogic' 'muxLogicI0_to_mul_ln245_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1902 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_57 = muxlogic i32 4294967212"   --->   Operation 1902 'muxlogic' 'muxLogicI1_to_mul_ln245_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1903 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_57 = mul i32 %in_45_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 1903 'mul' 'mul_ln245_57' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1904 [1/1] (0.85ns)   --->   "%add_ln245_55 = add i32 %shl_ln245_24, i32 %shl_ln245_50" [src/IDCT2.cpp:245]   --->   Operation 1904 'add' 'add_ln245_55' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1905 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_45 = muxlogic i32 %in_51_val_read"   --->   Operation 1905 'muxlogic' 'muxLogicI0_to_mul_ln246_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1906 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_45 = muxlogic i32 4294967213"   --->   Operation 1906 'muxlogic' 'muxLogicI1_to_mul_ln246_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1907 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_45 = mul i32 %in_51_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 1907 'mul' 'mul_ln246_45' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1908 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_46 = muxlogic i32 %in_57_val_read"   --->   Operation 1908 'muxlogic' 'muxLogicI0_to_mul_ln246_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1909 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_46 = muxlogic i32 4294967215"   --->   Operation 1909 'muxlogic' 'muxLogicI1_to_mul_ln246_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1910 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_46 = mul i32 %in_57_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 1910 'mul' 'mul_ln246_46' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1911 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_47 = mul i32 %in_63_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 1911 'mul' 'mul_ln246_47' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1912 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_665 = add i32 %add_ln243_63, i32 %sub_ln244_93" [src/IDCT2.cpp:246]   --->   Operation 1912 'add' 'add_ln246_665' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1913 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_48 = muxlogic i32 %add_ln246_668"   --->   Operation 1913 'muxlogic' 'muxLogicI0_to_mul_ln246_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1914 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_48 = muxlogic i32 4294967206"   --->   Operation 1914 'muxlogic' 'muxLogicI1_to_mul_ln246_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1915 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_48 = mul i32 %add_ln246_668, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 1915 'mul' 'mul_ln246_48' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_671 = add i32 %sub_ln244_95, i32 %sub_ln244_97" [src/IDCT2.cpp:246]   --->   Operation 1916 'add' 'add_ln246_671' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1917 [1/1] (0.85ns)   --->   "%add_ln246_672 = add i32 %mul_ln244_57, i32 %mul_ln246_47" [src/IDCT2.cpp:246]   --->   Operation 1917 'add' 'add_ln246_672' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1918 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_673 = add i32 %add_ln246_672, i32 %add_ln246_671" [src/IDCT2.cpp:246]   --->   Operation 1918 'add' 'add_ln246_673' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1919 [1/1] (0.85ns)   --->   "%add_ln243_66 = add i32 %shl_ln243_1, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 1919 'add' 'add_ln243_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1920 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_48 = muxlogic i32 %in_9_val_read"   --->   Operation 1920 'muxlogic' 'muxLogicI0_to_mul_ln243_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1921 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_48 = muxlogic i32 4294967217"   --->   Operation 1921 'muxlogic' 'muxLogicI1_to_mul_ln243_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1922 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_48 = mul i32 %in_9_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 1922 'mul' 'mul_ln243_48' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_69 = add i32 %add_ln243_44, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 1923 'add' 'add_ln243_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1924 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_99 = sub i32 %add_ln243_69, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 1924 'sub' 'sub_ln243_99' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1925 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_49 = muxlogic i32 %in_15_val_read"   --->   Operation 1925 'muxlogic' 'muxLogicI0_to_mul_ln243_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1926 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_49 = muxlogic i32 4294967237"   --->   Operation 1926 'muxlogic' 'muxLogicI1_to_mul_ln243_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1927 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_49 = mul i32 %in_15_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 1927 'mul' 'mul_ln243_49' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1928 [1/1] (0.85ns)   --->   "%sub_ln244_99 = sub i32 %sub_ln244_29, i32 %shl_ln244_44" [src/IDCT2.cpp:244]   --->   Operation 1928 'sub' 'sub_ln244_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1929 [1/1] (0.85ns)   --->   "%sub_ln244_101 = sub i32 0, i32 %shl_ln244_50" [src/IDCT2.cpp:244]   --->   Operation 1929 'sub' 'sub_ln244_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1930 [1/1] (0.85ns)   --->   "%sub_ln244_103 = sub i32 %sub_ln244_75, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 1930 'sub' 'sub_ln244_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1931 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_58 = muxlogic i32 %in_25_val_read"   --->   Operation 1931 'muxlogic' 'muxLogicI0_to_mul_ln244_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1932 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_58 = muxlogic i32 4294967225"   --->   Operation 1932 'muxlogic' 'muxLogicI1_to_mul_ln244_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1933 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_58 = mul i32 %in_25_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 1933 'mul' 'mul_ln244_58' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_60 = add i32 %shl_ln244_14, i32 %shl_ln244_24" [src/IDCT2.cpp:244]   --->   Operation 1934 'add' 'add_ln244_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1935 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_61 = add i32 %add_ln244_60, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 1935 'add' 'add_ln244_61' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1936 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_59 = muxlogic i32 %in_31_val_read"   --->   Operation 1936 'muxlogic' 'muxLogicI0_to_mul_ln244_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1937 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_59 = muxlogic i32 4294967210"   --->   Operation 1937 'muxlogic' 'muxLogicI1_to_mul_ln244_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1938 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_59 = mul i32 %in_31_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 1938 'mul' 'mul_ln244_59' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1939 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_58 = muxlogic i32 %in_37_val_read"   --->   Operation 1939 'muxlogic' 'muxLogicI0_to_mul_ln245_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1940 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_58 = muxlogic i32 4294967205"   --->   Operation 1940 'muxlogic' 'muxLogicI1_to_mul_ln245_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1941 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_58 = mul i32 %in_37_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 1941 'mul' 'mul_ln245_58' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1942 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_59 = muxlogic i32 %in_43_val_read"   --->   Operation 1942 'muxlogic' 'muxLogicI0_to_mul_ln245_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1943 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_59 = muxlogic i32 4294967212"   --->   Operation 1943 'muxlogic' 'muxLogicI1_to_mul_ln245_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1944 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_59 = mul i32 %in_43_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 1944 'mul' 'mul_ln245_59' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1945 [1/1] (0.85ns)   --->   "%sub_ln245_103 = sub i32 %add_ln245_16, i32 %shl_ln245_35" [src/IDCT2.cpp:245]   --->   Operation 1945 'sub' 'sub_ln245_103' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1946 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_49 = muxlogic i32 %in_49_val_read"   --->   Operation 1946 'muxlogic' 'muxLogicI0_to_mul_ln246_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1947 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_49 = muxlogic i32 4294967227"   --->   Operation 1947 'muxlogic' 'muxLogicI1_to_mul_ln246_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1948 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_49 = mul i32 %in_49_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 1948 'mul' 'mul_ln246_49' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1949 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_50 = muxlogic i32 %in_53_val_read"   --->   Operation 1949 'muxlogic' 'muxLogicI0_to_mul_ln246_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1950 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_50 = muxlogic i32 4294967259"   --->   Operation 1950 'muxlogic' 'muxLogicI1_to_mul_ln246_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1951 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_50 = mul i32 %in_53_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 1951 'mul' 'mul_ln246_50' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1952 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_51 = muxlogic i32 %in_55_val_read"   --->   Operation 1952 'muxlogic' 'muxLogicI0_to_mul_ln246_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1953 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_51 = muxlogic i32 4294967252"   --->   Operation 1953 'muxlogic' 'muxLogicI1_to_mul_ln246_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1954 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_51 = mul i32 %in_55_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 1954 'mul' 'mul_ln246_51' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1031 = add i32 %add_ln246_1025, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 1955 'add' 'add_ln246_1031' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1956 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_139 = sub i32 %add_ln246_1031, i32 %shl_ln244_31" [src/IDCT2.cpp:246]   --->   Operation 1956 'sub' 'sub_ln246_139' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1957 [1/1] (0.85ns)   --->   "%add_ln243_70 = add i32 %shl_ln243_1, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 1957 'add' 'add_ln243_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1958 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_71 = add i32 %add_ln243_70, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1958 'add' 'add_ln243_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1959 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_50 = muxlogic i32 %in_3_val_read"   --->   Operation 1959 'muxlogic' 'muxLogicI0_to_mul_ln243_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1960 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_50 = muxlogic i32 4294967210"   --->   Operation 1960 'muxlogic' 'muxLogicI1_to_mul_ln243_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1961 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_50 = mul i32 %in_3_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 1961 'mul' 'mul_ln243_50' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1962 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_51 = mul i32 %in_9_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 1962 'mul' 'mul_ln243_51' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1963 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_52 = muxlogic i32 %in_13_val_read"   --->   Operation 1963 'muxlogic' 'muxLogicI0_to_mul_ln243_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1964 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_52 = muxlogic i32 4294967227"   --->   Operation 1964 'muxlogic' 'muxLogicI1_to_mul_ln243_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1965 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_52 = mul i32 %in_13_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 1965 'mul' 'mul_ln243_52' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1966 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_104 = sub i32 %shl_ln244_5, i32 %shl_ln244_27" [src/IDCT2.cpp:244]   --->   Operation 1966 'sub' 'sub_ln244_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1967 [1/1] (0.85ns)   --->   "%sub_ln244_105 = sub i32 %shl_ln244_8, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 1967 'sub' 'sub_ln244_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1968 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_60 = muxlogic i32 %in_25_val_read"   --->   Operation 1968 'muxlogic' 'muxLogicI0_to_mul_ln244_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1969 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_60 = muxlogic i32 4294967219"   --->   Operation 1969 'muxlogic' 'muxLogicI1_to_mul_ln244_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1970 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_60 = mul i32 %in_25_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 1970 'mul' 'mul_ln244_60' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_106 = sub i32 %sub_ln244_15, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 1971 'sub' 'sub_ln244_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1972 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_61 = mul i32 %in_29_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 1972 'mul' 'mul_ln244_61' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1973 [1/1] (0.85ns)   --->   "%sub_ln244_107 = sub i32 0, i32 %shl_ln244_42" [src/IDCT2.cpp:244]   --->   Operation 1973 'sub' 'sub_ln244_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1974 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_60 = muxlogic i32 %in_35_val_read"   --->   Operation 1974 'muxlogic' 'muxLogicI0_to_mul_ln245_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1975 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_60 = muxlogic i32 4294967215"   --->   Operation 1975 'muxlogic' 'muxLogicI1_to_mul_ln245_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1976 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_60 = mul i32 %in_35_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 1976 'mul' 'mul_ln245_60' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1977 [1/1] (0.85ns)   --->   "%add_ln245_58 = add i32 %shl_ln245_11, i32 %shl_ln245_33" [src/IDCT2.cpp:245]   --->   Operation 1977 'add' 'add_ln245_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_106 = sub i32 %add_ln245_58, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 1978 'sub' 'sub_ln245_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1979 [1/1] (0.85ns)   --->   "%sub_ln245_107 = sub i32 %in_45_val_read, i32 %shl_ln245_15" [src/IDCT2.cpp:245]   --->   Operation 1979 'sub' 'sub_ln245_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1980 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_52 = muxlogic i32 %in_51_val_read"   --->   Operation 1980 'muxlogic' 'muxLogicI0_to_mul_ln246_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1981 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_52 = muxlogic i32 4294967237"   --->   Operation 1981 'muxlogic' 'muxLogicI1_to_mul_ln246_52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1982 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_52 = mul i32 %in_51_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 1982 'mul' 'mul_ln246_52' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1983 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln246_53 = muxlogic i32 %in_53_val_read"   --->   Operation 1983 'muxlogic' 'muxLogicI0_to_mul_ln246_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1984 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln246_53 = muxlogic i32 4294967285"   --->   Operation 1984 'muxlogic' 'muxLogicI1_to_mul_ln246_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1985 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln246_53 = mul i32 %in_53_val_read, i32 4294967285" [src/IDCT2.cpp:246]   --->   Operation 1985 'mul' 'mul_ln246_53' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1986 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_54 = muxlogic i32 %in_57_val_read"   --->   Operation 1986 'muxlogic' 'muxLogicI0_to_mul_ln246_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1987 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_54 = muxlogic i32 4294967208"   --->   Operation 1987 'muxlogic' 'muxLogicI1_to_mul_ln246_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1988 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_54 = mul i32 %in_57_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 1988 'mul' 'mul_ln246_54' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1989 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_55 = mul i32 %in_63_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 1989 'mul' 'mul_ln246_55' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 1990 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_719 = add i32 %sub_ln245_107, i32 %sub_ln245_106" [src/IDCT2.cpp:246]   --->   Operation 1990 'add' 'add_ln246_719' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1991 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_724 = add i32 %add_ln243_71, i32 %mul_ln243_51" [src/IDCT2.cpp:246]   --->   Operation 1991 'add' 'add_ln246_724' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1992 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_730 = add i32 %shl_ln243_54, i32 %sub_ln244_104" [src/IDCT2.cpp:246]   --->   Operation 1992 'add' 'add_ln246_730' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_733 = add i32 %sub_ln244_105, i32 %mul_ln244_61" [src/IDCT2.cpp:246]   --->   Operation 1993 'add' 'add_ln246_733' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1994 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_734 = add i32 %sub_ln244_106, i32 %mul_ln246_55" [src/IDCT2.cpp:246]   --->   Operation 1994 'add' 'add_ln246_734' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1995 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_735 = add i32 %add_ln246_734, i32 %add_ln246_733" [src/IDCT2.cpp:246]   --->   Operation 1995 'add' 'add_ln246_735' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1996 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_72 = add i32 %shl_ln243_1, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 1996 'add' 'add_ln243_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 1997 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_53 = muxlogic i32 %in_3_val_read"   --->   Operation 1997 'muxlogic' 'muxLogicI0_to_mul_ln243_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1998 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_53 = muxlogic i32 4294967215"   --->   Operation 1998 'muxlogic' 'muxLogicI1_to_mul_ln243_53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 1999 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_53 = mul i32 %in_3_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 1999 'mul' 'mul_ln243_53' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2000 [1/1] (0.00ns) (grouped into LUT with out node sub_ln243_105)   --->   "%shl_ln243_55 = shl i32 %in_5_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 2000 'shl' 'shl_ln243_55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2001 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln243_105 = sub i32 %shl_ln243_55, i32 %shl_ln243_46" [src/IDCT2.cpp:243]   --->   Operation 2001 'sub' 'sub_ln243_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2002 [1/1] (0.85ns)   --->   "%sub_ln243_106 = sub i32 %sub_ln243_105, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 2002 'sub' 'sub_ln243_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2003 [1/1] (0.85ns)   --->   "%sub_ln243_109 = sub i32 %in_9_val_read, i32 %shl_ln243_52" [src/IDCT2.cpp:243]   --->   Operation 2003 'sub' 'sub_ln243_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2004 [1/1] (0.85ns)   --->   "%sub_ln243_111 = sub i32 %shl_ln243_17, i32 %shl_ln243_54" [src/IDCT2.cpp:243]   --->   Operation 2004 'sub' 'sub_ln243_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2005 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_62 = muxlogic i32 %in_19_val_read"   --->   Operation 2005 'muxlogic' 'muxLogicI0_to_mul_ln244_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2006 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_62 = muxlogic i32 4294967237"   --->   Operation 2006 'muxlogic' 'muxLogicI1_to_mul_ln244_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2007 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_62 = mul i32 %in_19_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 2007 'mul' 'mul_ln244_62' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2008 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_63 = muxlogic i32 %in_23_val_read"   --->   Operation 2008 'muxlogic' 'muxLogicI0_to_mul_ln244_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2009 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_63 = muxlogic i32 4294967223"   --->   Operation 2009 'muxlogic' 'muxLogicI1_to_mul_ln244_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2010 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_63 = mul i32 %in_23_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 2010 'mul' 'mul_ln244_63' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2011 [1/1] (0.85ns)   --->   "%sub_ln244_109 = sub i32 %sub_ln244_20, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 2011 'sub' 'sub_ln244_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2012 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_64 = muxlogic i32 %in_29_val_read"   --->   Operation 2012 'muxlogic' 'muxLogicI0_to_mul_ln244_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2013 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_64 = muxlogic i32 4294967210"   --->   Operation 2013 'muxlogic' 'muxLogicI1_to_mul_ln244_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2014 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_64 = mul i32 %in_29_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 2014 'mul' 'mul_ln244_64' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2015 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_61 = muxlogic i32 %in_33_val_read"   --->   Operation 2015 'muxlogic' 'muxLogicI0_to_mul_ln245_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2016 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_61 = muxlogic i32 4294967259"   --->   Operation 2016 'muxlogic' 'muxLogicI1_to_mul_ln245_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2017 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_61 = mul i32 %in_33_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 2017 'mul' 'mul_ln245_61' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2018 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_62 = muxlogic i32 %in_39_val_read"   --->   Operation 2018 'muxlogic' 'muxLogicI0_to_mul_ln245_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2019 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_62 = muxlogic i32 4294967208"   --->   Operation 2019 'muxlogic' 'muxLogicI1_to_mul_ln245_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2020 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_62 = mul i32 %in_39_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 2020 'mul' 'mul_ln245_62' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2021 [1/1] (0.85ns)   --->   "%sub_ln245_111 = sub i32 %shl_ln245_12, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 2021 'sub' 'sub_ln245_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_112 = sub i32 %sub_ln245_111, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 2022 'sub' 'sub_ln245_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2023 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_63 = mul i32 %in_45_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 2023 'mul' 'mul_ln245_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_146 = sub i32 %shl_ln246_35, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 2024 'sub' 'sub_ln246_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2025 [1/1] (0.85ns)   --->   "%sub_ln246_147 = sub i32 %shl_ln246_16, i32 %shl_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 2025 'sub' 'sub_ln246_147' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2026 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_56 = muxlogic i32 %in_61_val_read"   --->   Operation 2026 'muxlogic' 'muxLogicI0_to_mul_ln246_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2027 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_56 = muxlogic i32 4294967255"   --->   Operation 2027 'muxlogic' 'muxLogicI1_to_mul_ln246_56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2028 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_56 = mul i32 %in_61_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 2028 'mul' 'mul_ln246_56' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1038 = add i32 %add_ln246_1025, i32 %shl_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 2029 'add' 'add_ln246_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2030 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_743 = add i32 %sub_ln246_147, i32 %sub_ln246_146" [src/IDCT2.cpp:246]   --->   Operation 2030 'add' 'add_ln246_743' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2031 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_750 = add i32 %mul_ln245_63, i32 %sub_ln245_112" [src/IDCT2.cpp:246]   --->   Operation 2031 'add' 'add_ln246_750' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2032 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_755 = add i32 %add_ln243_72, i32 %sub_ln243_109" [src/IDCT2.cpp:246]   --->   Operation 2032 'add' 'add_ln246_755' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2033 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_765 = add i32 %sub_ln244_109, i32 %add_ln246_1038" [src/IDCT2.cpp:246]   --->   Operation 2033 'add' 'add_ln246_765' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2034 [1/1] (0.85ns)   --->   "%sub_ln243_112 = sub i32 %shl_ln243_1, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 2034 'sub' 'sub_ln243_112' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2035 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_54 = muxlogic i32 %in_3_val_read"   --->   Operation 2035 'muxlogic' 'muxLogicI0_to_mul_ln243_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2036 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_54 = muxlogic i32 4294967223"   --->   Operation 2036 'muxlogic' 'muxLogicI1_to_mul_ln243_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2037 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_54 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 2037 'mul' 'mul_ln243_54' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2038 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_55 = muxlogic i32 %in_7_val_read"   --->   Operation 2038 'muxlogic' 'muxLogicI0_to_mul_ln243_55' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2039 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_55 = muxlogic i32 4294967225"   --->   Operation 2039 'muxlogic' 'muxLogicI1_to_mul_ln243_55' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_115 = sub i32 %shl_ln243_8, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 2040 'sub' 'sub_ln243_115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2041 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_56 = muxlogic i32 %in_13_val_read"   --->   Operation 2041 'muxlogic' 'muxLogicI0_to_mul_ln243_56' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2042 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_56 = muxlogic i32 4294967219"   --->   Operation 2042 'muxlogic' 'muxLogicI1_to_mul_ln243_56' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2043 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_65 = muxlogic i32 %in_17_val_read"   --->   Operation 2043 'muxlogic' 'muxLogicI0_to_mul_ln244_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2044 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_65 = muxlogic i32 4294967227"   --->   Operation 2044 'muxlogic' 'muxLogicI1_to_mul_ln244_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2045 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_65 = mul i32 %in_17_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 2045 'mul' 'mul_ln244_65' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2046 [1/1] (0.85ns)   --->   "%add_ln244_66 = add i32 %shl_ln244_50, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 2046 'add' 'add_ln244_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_67 = add i32 %add_ln244_66, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 2047 'add' 'add_ln244_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2048 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_66 = muxlogic i32 %in_23_val_read"   --->   Operation 2048 'muxlogic' 'muxLogicI0_to_mul_ln244_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2049 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_66 = muxlogic i32 4294967217"   --->   Operation 2049 'muxlogic' 'muxLogicI1_to_mul_ln244_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2050 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_66 = mul i32 %in_23_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 2050 'mul' 'mul_ln244_66' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_111 = sub i32 0, i32 %shl_ln244_12" [src/IDCT2.cpp:244]   --->   Operation 2051 'sub' 'sub_ln244_111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2052 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_112 = sub i32 %sub_ln244_111, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 2052 'sub' 'sub_ln244_112' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_113 = sub i32 %shl_ln244_20, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 2053 'sub' 'sub_ln244_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2054 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_64 = muxlogic i32 %in_33_val_read"   --->   Operation 2054 'muxlogic' 'muxLogicI0_to_mul_ln245_64' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2055 [2/2] (1.75ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_64 = muxlogic i32 4294967215"   --->   Operation 2055 'muxlogic' 'muxLogicI1_to_mul_ln245_64' <Predicate = true> <Delay = 1.75>
ST_3 : Operation 2056 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_65 = muxlogic i32 %in_43_val_read"   --->   Operation 2056 'muxlogic' 'muxLogicI0_to_mul_ln245_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2057 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_65 = muxlogic i32 4294967213"   --->   Operation 2057 'muxlogic' 'muxLogicI1_to_mul_ln245_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2058 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_65 = mul i32 %in_43_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 2058 'mul' 'mul_ln245_65' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2059 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_66 = muxlogic i32 %in_47_val_read"   --->   Operation 2059 'muxlogic' 'muxLogicI0_to_mul_ln245_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2060 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_66 = muxlogic i32 4294967237"   --->   Operation 2060 'muxlogic' 'muxLogicI1_to_mul_ln245_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2061 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_66 = mul i32 %in_47_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 2061 'mul' 'mul_ln245_66' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2062 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_57 = muxlogic i32 %in_53_val_read"   --->   Operation 2062 'muxlogic' 'muxLogicI0_to_mul_ln246_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2063 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_57 = muxlogic i32 4294967212"   --->   Operation 2063 'muxlogic' 'muxLogicI1_to_mul_ln246_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2064 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_57 = mul i32 %in_53_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 2064 'mul' 'mul_ln246_57' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2065 [1/1] (0.85ns)   --->   "%tmp8 = add i32 %in_35_val_read, i32 %in_15_val_read" [src/IDCT2.cpp:202]   --->   Operation 2065 'add' 'tmp8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2066 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_58 = mul i32 %in_63_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 2066 'mul' 'mul_ln246_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2067 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_785 = add i32 %sub_ln243_112, i32 %sub_ln243_115" [src/IDCT2.cpp:246]   --->   Operation 2067 'add' 'add_ln246_785' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2068 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_792 = add i32 %add_ln244_67, i32 %sub_ln244_112" [src/IDCT2.cpp:246]   --->   Operation 2068 'add' 'add_ln246_792' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2069 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_795 = add i32 %sub_ln244_113, i32 %mul_ln246_58" [src/IDCT2.cpp:246]   --->   Operation 2069 'add' 'add_ln246_795' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2070 [1/1] (0.85ns)   --->   "%sub_ln243_116 = sub i32 %shl_ln243_1, i32 %shl_ln243_20" [src/IDCT2.cpp:243]   --->   Operation 2070 'sub' 'sub_ln243_116' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2071 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_57 = muxlogic i32 %in_7_val_read"   --->   Operation 2071 'muxlogic' 'muxLogicI0_to_mul_ln243_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2072 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_57 = muxlogic i32 4294967210"   --->   Operation 2072 'muxlogic' 'muxLogicI1_to_mul_ln243_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2073 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_57 = mul i32 %in_7_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 2073 'mul' 'mul_ln243_57' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2074 [1/1] (0.85ns)   --->   "%sub_ln243_119 = sub i32 %shl_ln243_30, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 2074 'sub' 'sub_ln243_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2075 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_120 = sub i32 %sub_ln243_119, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2075 'sub' 'sub_ln243_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2076 [1/1] (0.85ns)   --->   "%add_ln243_74 = add i32 %shl_ln243_17, i32 %shl_ln243_37" [src/IDCT2.cpp:243]   --->   Operation 2076 'add' 'add_ln243_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2077 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_124 = sub i32 %add_ln243_74, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2077 'sub' 'sub_ln243_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2078 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_70 = add i32 %add_ln244_2, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 2078 'add' 'add_ln244_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2079 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_114 = sub i32 %add_ln244_70, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 2079 'sub' 'sub_ln244_114' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2080 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_67 = mul i32 %in_21_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 2080 'mul' 'mul_ln244_67' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2081 [1/1] (0.85ns)   --->   "%sub_ln244_115 = sub i32 %shl_ln244_45, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 2081 'sub' 'sub_ln244_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2082 [1/1] (0.85ns)   --->   "%add_ln244_71 = add i32 %shl_ln244_19, i32 %shl_ln244_11" [src/IDCT2.cpp:244]   --->   Operation 2082 'add' 'add_ln244_71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2083 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_68 = mul i32 %in_27_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 2083 'mul' 'mul_ln244_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2084 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_116 = sub i32 %sub_ln244_17, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 2084 'sub' 'sub_ln244_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2085 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_117 = sub i32 %sub_ln244_116, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 2085 'sub' 'sub_ln244_117' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2086 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_69 = muxlogic i32 %in_31_val_read"   --->   Operation 2086 'muxlogic' 'muxLogicI0_to_mul_ln244_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2087 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_69 = muxlogic i32 4294967217"   --->   Operation 2087 'muxlogic' 'muxLogicI1_to_mul_ln244_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2088 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_69 = mul i32 %in_31_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 2088 'mul' 'mul_ln244_69' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2089 [1/1] (0.85ns)   --->   "%add_ln245_60 = add i32 %add_ln245_10, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2089 'add' 'add_ln245_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2090 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_61 = add i32 %add_ln245_58, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 2090 'add' 'add_ln245_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2091 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_67 = mul i32 %in_45_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 2091 'mul' 'mul_ln245_67' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2092 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln245_68 = muxlogic i32 %in_47_val_read"   --->   Operation 2092 'muxlogic' 'muxLogicI0_to_mul_ln245_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2093 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln245_68 = muxlogic i32 4294967285"   --->   Operation 2093 'muxlogic' 'muxLogicI1_to_mul_ln245_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2094 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln245_68 = mul i32 %in_47_val_read, i32 4294967285" [src/IDCT2.cpp:245]   --->   Operation 2094 'mul' 'mul_ln245_68' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2095 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_59 = muxlogic i32 %in_51_val_read"   --->   Operation 2095 'muxlogic' 'muxLogicI0_to_mul_ln246_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2096 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_59 = muxlogic i32 4294967212"   --->   Operation 2096 'muxlogic' 'muxLogicI1_to_mul_ln246_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2097 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_59 = mul i32 %in_51_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 2097 'mul' 'mul_ln246_59' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2098 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_60 = muxlogic i32 %in_55_val_read"   --->   Operation 2098 'muxlogic' 'muxLogicI0_to_mul_ln246_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2099 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_60 = muxlogic i32 4294967227"   --->   Operation 2099 'muxlogic' 'muxLogicI1_to_mul_ln246_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2100 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_60 = mul i32 %in_55_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 2100 'mul' 'mul_ln246_60' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2101 [1/1] (0.00ns)   --->   "%shl_ln246_59 = shl i32 %in_63_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 2101 'shl' 'shl_ln246_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_158 = sub i32 %shl_ln246_59, i32 %shl_ln246_41" [src/IDCT2.cpp:246]   --->   Operation 2102 'sub' 'sub_ln246_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2103 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_159 = sub i32 %sub_ln246_158, i32 %shl_ln246_22" [src/IDCT2.cpp:246]   --->   Operation 2103 'sub' 'sub_ln246_159' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_160 = sub i32 %sub_ln246_159, i32 %in_63_val_read" [src/IDCT2.cpp:246]   --->   Operation 2104 'sub' 'sub_ln246_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2105 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_811 = add i32 %mul_ln245_67, i32 %add_ln245_61" [src/IDCT2.cpp:246]   --->   Operation 2105 'add' 'add_ln246_811' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2106 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_816 = add i32 %sub_ln243_116, i32 %sub_ln243_120" [src/IDCT2.cpp:246]   --->   Operation 2106 'add' 'add_ln246_816' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2107 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_822 = add i32 %sub_ln243_124, i32 %mul_ln244_67" [src/IDCT2.cpp:246]   --->   Operation 2107 'add' 'add_ln246_822' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2108 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_826 = add i32 %mul_ln244_68, i32 %sub_ln246_160" [src/IDCT2.cpp:246]   --->   Operation 2108 'add' 'add_ln246_826' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2109 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_58 = muxlogic i32 %in_7_val_read"   --->   Operation 2109 'muxlogic' 'muxLogicI0_to_mul_ln243_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2110 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_58 = muxlogic i32 4294967205"   --->   Operation 2110 'muxlogic' 'muxLogicI1_to_mul_ln243_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2111 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_58 = mul i32 %in_7_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 2111 'mul' 'mul_ln243_58' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_77 = add i32 %add_ln243_51, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 2112 'add' 'add_ln243_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2113 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_126 = sub i32 %add_ln243_77, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2113 'sub' 'sub_ln243_126' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2114 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_59 = muxlogic i32 %in_11_val_read"   --->   Operation 2114 'muxlogic' 'muxLogicI0_to_mul_ln243_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2115 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_59 = muxlogic i32 4294967237"   --->   Operation 2115 'muxlogic' 'muxLogicI1_to_mul_ln243_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2116 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_59 = mul i32 %in_11_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 2116 'mul' 'mul_ln243_59' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2117 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_70 = muxlogic i32 %in_17_val_read"   --->   Operation 2117 'muxlogic' 'muxLogicI0_to_mul_ln244_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2118 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_70 = muxlogic i32 4294967244"   --->   Operation 2118 'muxlogic' 'muxLogicI1_to_mul_ln244_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2119 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_70 = mul i32 %in_17_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 2119 'mul' 'mul_ln244_70' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2120 [1/1] (0.85ns)   --->   "%sub_ln244_118 = sub i32 %add_ln244_2, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 2120 'sub' 'sub_ln244_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_120 = sub i32 %shl_ln244_30, i32 %shl_ln244_46" [src/IDCT2.cpp:244]   --->   Operation 2121 'sub' 'sub_ln244_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2122 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_121 = sub i32 %shl_ln244_20, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 2122 'sub' 'sub_ln244_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2123 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_122 = sub i32 %sub_ln244_121, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 2123 'sub' 'sub_ln244_122' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2124 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_69 = muxlogic i32 %in_45_val_read"   --->   Operation 2124 'muxlogic' 'muxLogicI0_to_mul_ln245_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2125 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_69 = muxlogic i32 4294967252"   --->   Operation 2125 'muxlogic' 'muxLogicI1_to_mul_ln245_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2126 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_69 = mul i32 %in_45_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 2126 'mul' 'mul_ln245_69' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2127 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_61 = muxlogic i32 %in_53_val_read"   --->   Operation 2127 'muxlogic' 'muxLogicI0_to_mul_ln246_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2128 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_61 = muxlogic i32 4294967227"   --->   Operation 2128 'muxlogic' 'muxLogicI1_to_mul_ln246_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2129 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_61 = mul i32 %in_53_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 2129 'mul' 'mul_ln246_61' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2130 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_62 = muxlogic i32 %in_59_val_read"   --->   Operation 2130 'muxlogic' 'muxLogicI0_to_mul_ln246_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2131 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_62 = muxlogic i32 4294967255"   --->   Operation 2131 'muxlogic' 'muxLogicI1_to_mul_ln246_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2132 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_62 = mul i32 %in_59_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 2132 'mul' 'mul_ln246_62' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2133 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_63 = mul i32 %in_63_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 2133 'mul' 'mul_ln246_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2134 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_857 = add i32 %sub_ln244_120, i32 %mul_ln246_63" [src/IDCT2.cpp:246]   --->   Operation 2134 'add' 'add_ln246_857' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2135 [1/1] (0.85ns)   --->   "%sub_ln243_129 = sub i32 %shl_ln243_50, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2135 'sub' 'sub_ln243_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2136 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_60 = muxlogic i32 %in_3_val_read"   --->   Operation 2136 'muxlogic' 'muxLogicI0_to_mul_ln243_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2137 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_60 = muxlogic i32 4294967252"   --->   Operation 2137 'muxlogic' 'muxLogicI1_to_mul_ln243_60' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2138 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_60 = mul i32 %in_3_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 2138 'mul' 'mul_ln243_60' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2139 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_61 = muxlogic i32 %in_7_val_read"   --->   Operation 2139 'muxlogic' 'muxLogicI0_to_mul_ln243_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2140 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_61 = muxlogic i32 4294967212"   --->   Operation 2140 'muxlogic' 'muxLogicI1_to_mul_ln243_61' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2141 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_61 = mul i32 %in_7_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 2141 'mul' 'mul_ln243_61' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2142 [1/1] (0.85ns)   --->   "%sub_ln243_130 = sub i32 %sub_ln243_5, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 2142 'sub' 'sub_ln243_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2143 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_62 = mul i32 %in_11_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 2143 'mul' 'mul_ln243_62' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2144 [1/1] (0.85ns)   --->   "%add_ln243_80 = add i32 %shl_ln243_33, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 2144 'add' 'add_ln243_80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_73 = add i32 %shl_ln244_1, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 2145 'add' 'add_ln244_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2146 [1/1] (0.85ns)   --->   "%sub_ln244_124 = sub i32 %shl_ln244_4, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 2146 'sub' 'sub_ln244_124' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2147 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_71 = muxlogic i32 %in_21_val_read"   --->   Operation 2147 'muxlogic' 'muxLogicI0_to_mul_ln244_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2148 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_71 = muxlogic i32 4294967255"   --->   Operation 2148 'muxlogic' 'muxLogicI1_to_mul_ln244_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2149 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_71 = mul i32 %in_21_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 2149 'mul' 'mul_ln244_71' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2150 [1/1] (0.85ns)   --->   "%add_ln244_74 = add i32 %shl_ln244_7, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 2150 'add' 'add_ln244_74' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2151 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_72 = muxlogic i32 %in_25_val_read"   --->   Operation 2151 'muxlogic' 'muxLogicI0_to_mul_ln244_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2152 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_72 = muxlogic i32 4294967213"   --->   Operation 2152 'muxlogic' 'muxLogicI1_to_mul_ln244_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2153 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_72 = mul i32 %in_25_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 2153 'mul' 'mul_ln244_72' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2154 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_73 = mul i32 %in_29_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 2154 'mul' 'mul_ln244_73' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2155 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_70 = muxlogic i32 %in_33_val_read"   --->   Operation 2155 'muxlogic' 'muxLogicI0_to_mul_ln245_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2156 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_70 = muxlogic i32 4294967244"   --->   Operation 2156 'muxlogic' 'muxLogicI1_to_mul_ln245_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2157 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_70 = mul i32 %in_33_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 2157 'mul' 'mul_ln245_70' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2158 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_71 = muxlogic i32 %in_39_val_read"   --->   Operation 2158 'muxlogic' 'muxLogicI0_to_mul_ln245_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2159 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_71 = muxlogic i32 4294967259"   --->   Operation 2159 'muxlogic' 'muxLogicI1_to_mul_ln245_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2160 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_71 = mul i32 %in_39_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 2160 'mul' 'mul_ln245_71' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2161 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_72 = muxlogic i32 %in_43_val_read"   --->   Operation 2161 'muxlogic' 'muxLogicI0_to_mul_ln245_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2162 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_72 = muxlogic i32 4294967215"   --->   Operation 2162 'muxlogic' 'muxLogicI1_to_mul_ln245_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2163 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_72 = mul i32 %in_43_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 2163 'mul' 'mul_ln245_72' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2164 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_73 = muxlogic i32 %in_47_val_read"   --->   Operation 2164 'muxlogic' 'muxLogicI0_to_mul_ln245_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2165 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_73 = muxlogic i32 4294967208"   --->   Operation 2165 'muxlogic' 'muxLogicI1_to_mul_ln245_73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2166 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_73 = mul i32 %in_47_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 2166 'mul' 'mul_ln245_73' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_164 = sub i32 %shl_ln246_35, i32 %shl_ln246_54" [src/IDCT2.cpp:246]   --->   Operation 2167 'sub' 'sub_ln246_164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2168 [1/1] (0.85ns)   --->   "%sub_ln246_165 = sub i32 %shl_ln246_3, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 2168 'sub' 'sub_ln246_165' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2169 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_64 = muxlogic i32 %in_61_val_read"   --->   Operation 2169 'muxlogic' 'muxLogicI0_to_mul_ln246_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2170 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_64 = muxlogic i32 4294967217"   --->   Operation 2170 'muxlogic' 'muxLogicI1_to_mul_ln246_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2171 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_64 = mul i32 %in_61_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 2171 'mul' 'mul_ln246_64' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2172 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1049 = add i32 %sub_ln246_159, i32 %shl_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 2172 'add' 'add_ln246_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2173 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_866 = add i32 %sub_ln246_165, i32 %sub_ln246_164" [src/IDCT2.cpp:246]   --->   Operation 2173 'add' 'add_ln246_866' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2174 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_881 = add i32 %mul_ln243_62, i32 %add_ln244_73" [src/IDCT2.cpp:246]   --->   Operation 2174 'add' 'add_ln246_881' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_887 = add i32 %add_ln244_74, i32 %mul_ln244_73" [src/IDCT2.cpp:246]   --->   Operation 2175 'add' 'add_ln246_887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2176 [1/1] (0.00ns)   --->   "%shl_ln246_62 = shl i32 %add_ln246_888, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2176 'shl' 'shl_ln246_62' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_171 = sub i32 %sub_ln246_170, i32 %shl_ln246_62" [src/IDCT2.cpp:246]   --->   Operation 2177 'sub' 'sub_ln246_171' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2178 [1/1] (0.00ns)   --->   "%shl_ln246_63 = shl i32 %add_ln246_888, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2178 'shl' 'shl_ln246_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2179 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_1050 = add i32 %sub_ln246_171, i32 %shl_ln246_63" [src/IDCT2.cpp:246]   --->   Operation 2179 'add' 'add_ln246_1050' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2180 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_889 = add i32 %add_ln246_1050, i32 %add_ln246_887" [src/IDCT2.cpp:246]   --->   Operation 2180 'add' 'add_ln246_889' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_134 = sub i32 %shl_ln243_50, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 2181 'sub' 'sub_ln243_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2182 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_135 = sub i32 %sub_ln243_134, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2182 'sub' 'sub_ln243_135' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2183 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_63 = muxlogic i32 %in_7_val_read"   --->   Operation 2183 'muxlogic' 'muxLogicI0_to_mul_ln243_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2184 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_63 = muxlogic i32 4294967227"   --->   Operation 2184 'muxlogic' 'muxLogicI1_to_mul_ln243_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2185 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_63 = mul i32 %in_7_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 2185 'mul' 'mul_ln243_63' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_82 = add i32 %add_ln243_51, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2186 'add' 'add_ln243_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2187 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_64 = muxlogic i32 %in_11_val_read"   --->   Operation 2187 'muxlogic' 'muxLogicI0_to_mul_ln243_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2188 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_64 = muxlogic i32 4294967208"   --->   Operation 2188 'muxlogic' 'muxLogicI1_to_mul_ln243_64' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2189 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_64 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 2189 'mul' 'mul_ln243_64' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2190 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_65 = muxlogic i32 %in_15_val_read"   --->   Operation 2190 'muxlogic' 'muxLogicI0_to_mul_ln243_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2191 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_65 = muxlogic i32 4294967209"   --->   Operation 2191 'muxlogic' 'muxLogicI1_to_mul_ln243_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2192 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_65 = mul i32 %in_15_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 2192 'mul' 'mul_ln243_65' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2193 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_127 = sub i32 0, i32 %shl_ln244_3" [src/IDCT2.cpp:244]   --->   Operation 2193 'sub' 'sub_ln244_127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2194 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_128 = sub i32 %sub_ln244_127, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 2194 'sub' 'sub_ln244_128' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2195 [1/1] (0.85ns)   --->   "%sub_ln244_129 = sub i32 %shl_ln244_5, i32 %shl_ln244_6" [src/IDCT2.cpp:244]   --->   Operation 2195 'sub' 'sub_ln244_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2196 [1/1] (0.85ns)   --->   "%sub_ln244_130 = sub i32 %shl_ln244_9, i32 %shl_ln244_28" [src/IDCT2.cpp:244]   --->   Operation 2196 'sub' 'sub_ln244_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_131 = sub i32 %shl_ln244_11, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 2197 'sub' 'sub_ln244_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_132 = sub i32 %shl_ln244_37, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 2198 'sub' 'sub_ln244_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2199 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_74 = mul i32 %in_29_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 2199 'mul' 'mul_ln244_74' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2200 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_74 = muxlogic i32 %in_33_val_read"   --->   Operation 2200 'muxlogic' 'muxLogicI0_to_mul_ln245_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2201 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_74 = muxlogic i32 4294967225"   --->   Operation 2201 'muxlogic' 'muxLogicI1_to_mul_ln245_74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2202 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_74 = mul i32 %in_33_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 2202 'mul' 'mul_ln245_74' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2203 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_75 = muxlogic i32 %in_41_val_read"   --->   Operation 2203 'muxlogic' 'muxLogicI0_to_mul_ln245_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2204 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_75 = muxlogic i32 4294967210"   --->   Operation 2204 'muxlogic' 'muxLogicI1_to_mul_ln245_75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2205 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_75 = mul i32 %in_41_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 2205 'mul' 'mul_ln245_75' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_65 = add i32 %shl_ln245_11, i32 %shl_ln245_12" [src/IDCT2.cpp:245]   --->   Operation 2206 'add' 'add_ln245_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2207 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_130 = sub i32 %add_ln245_65, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 2207 'sub' 'sub_ln245_130' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_66 = add i32 %sub_ln245_130, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 2208 'add' 'add_ln245_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2209 [1/1] (0.85ns)   --->   "%sub_ln245_131 = sub i32 %shl_ln245_48, i32 %shl_ln245_23" [src/IDCT2.cpp:245]   --->   Operation 2209 'sub' 'sub_ln245_131' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1052 = add i32 %shl_ln246_40, i32 %shl_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 2210 'add' 'add_ln246_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2211 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_65 = muxlogic i32 %in_55_val_read"   --->   Operation 2211 'muxlogic' 'muxLogicI0_to_mul_ln246_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2212 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_65 = muxlogic i32 4294967255"   --->   Operation 2212 'muxlogic' 'muxLogicI1_to_mul_ln246_65' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2213 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_65 = mul i32 %in_55_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 2213 'mul' 'mul_ln246_65' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2214 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_66 = muxlogic i32 %in_59_val_read"   --->   Operation 2214 'muxlogic' 'muxLogicI0_to_mul_ln246_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2215 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_66 = muxlogic i32 4294967223"   --->   Operation 2215 'muxlogic' 'muxLogicI1_to_mul_ln246_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2216 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_66 = mul i32 %in_59_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 2216 'mul' 'mul_ln246_66' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2217 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_67 = mul i32 %in_63_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 2217 'mul' 'mul_ln246_67' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2218 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_897 = add i32 %add_ln246_1052, i32 %shl_ln246_46" [src/IDCT2.cpp:246]   --->   Operation 2218 'add' 'add_ln246_897' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2219 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_904 = add i32 %sub_ln245_131, i32 %add_ln245_66" [src/IDCT2.cpp:246]   --->   Operation 2219 'add' 'add_ln246_904' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2220 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_909 = add i32 %sub_ln243_135, i32 %add_ln243_82" [src/IDCT2.cpp:246]   --->   Operation 2220 'add' 'add_ln246_909' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2221 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_916 = add i32 %sub_ln244_128, i32 %sub_ln244_131" [src/IDCT2.cpp:246]   --->   Operation 2221 'add' 'add_ln246_916' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_918 = add i32 %sub_ln244_130, i32 %mul_ln244_74" [src/IDCT2.cpp:246]   --->   Operation 2222 'add' 'add_ln246_918' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2223 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_919 = add i32 %sub_ln244_132, i32 %mul_ln246_67" [src/IDCT2.cpp:246]   --->   Operation 2223 'add' 'add_ln246_919' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2224 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_920 = add i32 %add_ln246_919, i32 %add_ln246_918" [src/IDCT2.cpp:246]   --->   Operation 2224 'add' 'add_ln246_920' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2225 [1/1] (0.85ns)   --->   "%sub_ln243_140 = sub i32 %shl_ln243_20, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2225 'sub' 'sub_ln243_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2226 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_66 = muxlogic i32 %in_7_val_read"   --->   Operation 2226 'muxlogic' 'muxLogicI0_to_mul_ln243_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2227 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_66 = muxlogic i32 4294967252"   --->   Operation 2227 'muxlogic' 'muxLogicI1_to_mul_ln243_66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2228 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln243_66 = mul i32 %in_7_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 2228 'mul' 'mul_ln243_66' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_143 = sub i32 %shl_ln243_30, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 2229 'sub' 'sub_ln243_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_144 = sub i32 0, i32 %shl_ln243_31" [src/IDCT2.cpp:243]   --->   Operation 2230 'sub' 'sub_ln243_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2231 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_145 = sub i32 %sub_ln243_144, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 2231 'sub' 'sub_ln243_145' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2232 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_67 = muxlogic i32 %in_15_val_read"   --->   Operation 2232 'muxlogic' 'muxLogicI0_to_mul_ln243_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2233 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_67 = muxlogic i32 4294967215"   --->   Operation 2233 'muxlogic' 'muxLogicI1_to_mul_ln243_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2234 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_67 = mul i32 %in_15_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 2234 'mul' 'mul_ln243_67' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2235 [1/1] (0.85ns)   --->   "%sub_ln244_135 = sub i32 %sub_ln244_56, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 2235 'sub' 'sub_ln244_135' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2236 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_75 = mul i32 %in_27_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 2236 'mul' 'mul_ln244_75' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_138 = sub i32 %add_ln244_30, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 2237 'sub' 'sub_ln244_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2238 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_77 = add i32 %sub_ln244_138, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 2238 'add' 'add_ln244_77' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2239 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_76 = muxlogic i32 %in_31_val_read"   --->   Operation 2239 'muxlogic' 'muxLogicI0_to_mul_ln244_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2240 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_76 = muxlogic i32 4294967227"   --->   Operation 2240 'muxlogic' 'muxLogicI1_to_mul_ln244_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2241 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_76 = mul i32 %in_31_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 2241 'mul' 'mul_ln244_76' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_139 = sub i32 %in_45_val_read, i32 %shl_ln245_34" [src/IDCT2.cpp:245]   --->   Operation 2242 'sub' 'sub_ln245_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2243 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_68 = muxlogic i32 %in_49_val_read"   --->   Operation 2243 'muxlogic' 'muxLogicI0_to_mul_ln246_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2244 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_68 = muxlogic i32 4294967255"   --->   Operation 2244 'muxlogic' 'muxLogicI1_to_mul_ln246_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2245 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_68 = mul i32 %in_49_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 2245 'mul' 'mul_ln246_68' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1055 = add i32 %sub_ln246_127, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 2246 'add' 'add_ln246_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2247 [1/1] (0.85ns)   --->   "%sub_ln246_175 = sub i32 %shl_ln246_56, i32 %shl_ln246_16" [src/IDCT2.cpp:246]   --->   Operation 2247 'sub' 'sub_ln246_175' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2248 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_69 = muxlogic i32 %in_57_val_read"   --->   Operation 2248 'muxlogic' 'muxLogicI0_to_mul_ln246_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2249 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_69 = muxlogic i32 4294967217"   --->   Operation 2249 'muxlogic' 'muxLogicI1_to_mul_ln246_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2250 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_69 = mul i32 %in_57_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 2250 'mul' 'mul_ln246_69' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2251 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_70 = muxlogic i32 %in_61_val_read"   --->   Operation 2251 'muxlogic' 'muxLogicI0_to_mul_ln246_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2252 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_70 = muxlogic i32 4294967208"   --->   Operation 2252 'muxlogic' 'muxLogicI1_to_mul_ln246_70' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2253 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_70 = mul i32 %in_61_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 2253 'mul' 'mul_ln246_70' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2254 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_928 = add i32 %sub_ln246_175, i32 %add_ln246_1055" [src/IDCT2.cpp:246]   --->   Operation 2254 'add' 'add_ln246_928' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2255 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_935 = add i32 %sub_ln245_139, i32 %shl_ln245_53" [src/IDCT2.cpp:246]   --->   Operation 2255 'add' 'add_ln246_935' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2256 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_940 = add i32 %sub_ln243_140, i32 %sub_ln243_143" [src/IDCT2.cpp:246]   --->   Operation 2256 'add' 'add_ln246_940' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2257 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_950 = add i32 %mul_ln244_75, i32 %add_ln246_1049" [src/IDCT2.cpp:246]   --->   Operation 2257 'add' 'add_ln246_950' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_85 = add i32 %shl_ln243_52, i32 %shl_ln243_53" [src/IDCT2.cpp:243]   --->   Operation 2258 'add' 'add_ln243_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2259 [1/1] (0.85ns)   --->   "%sub_ln243_150 = sub i32 %shl_ln243_12, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 2259 'sub' 'sub_ln243_150' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_152 = sub i32 0, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 2260 'sub' 'sub_ln243_152' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2261 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_153 = sub i32 %sub_ln243_152, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2261 'sub' 'sub_ln243_153' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2262 [1/1] (0.85ns)   --->   "%add_ln244_78 = add i32 %shl_ln244_17, i32 %shl_ln244_2" [src/IDCT2.cpp:244]   --->   Operation 2262 'add' 'add_ln244_78' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_79 = add i32 %add_ln244_78, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 2263 'add' 'add_ln244_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2264 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_77 = muxlogic i32 %in_19_val_read"   --->   Operation 2264 'muxlogic' 'muxLogicI0_to_mul_ln244_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2265 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_77 = muxlogic i32 4294967255"   --->   Operation 2265 'muxlogic' 'muxLogicI1_to_mul_ln244_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2266 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln244_77 = mul i32 %in_19_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 2266 'mul' 'mul_ln244_77' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2267 [1/1] (0.85ns)   --->   "%sub_ln244_140 = sub i32 %shl_ln244_8, i32 %shl_ln244_7" [src/IDCT2.cpp:244]   --->   Operation 2267 'sub' 'sub_ln244_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_141 = sub i32 %shl_ln244_13, i32 %shl_ln244_12" [src/IDCT2.cpp:244]   --->   Operation 2268 'sub' 'sub_ln244_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_142 = sub i32 %shl_ln244_14, i32 %shl_ln244_15" [src/IDCT2.cpp:244]   --->   Operation 2269 'sub' 'sub_ln244_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2270 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln244_143 = sub i32 %sub_ln244_142, i32 %in_29_val_read" [src/IDCT2.cpp:244]   --->   Operation 2270 'sub' 'sub_ln244_143' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2271 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_76 = muxlogic i32 %in_35_val_read"   --->   Operation 2271 'muxlogic' 'muxLogicI0_to_mul_ln245_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2272 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_76 = muxlogic i32 4294967227"   --->   Operation 2272 'muxlogic' 'muxLogicI1_to_mul_ln245_76' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2273 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_76 = mul i32 %in_35_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 2273 'mul' 'mul_ln245_76' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2274 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_77 = muxlogic i32 %in_39_val_read"   --->   Operation 2274 'muxlogic' 'muxLogicI0_to_mul_ln245_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2275 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_77 = muxlogic i32 4294967223"   --->   Operation 2275 'muxlogic' 'muxLogicI1_to_mul_ln245_77' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2276 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_77 = mul i32 %in_39_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 2276 'mul' 'mul_ln245_77' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2277 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_78 = muxlogic i32 %in_43_val_read"   --->   Operation 2277 'muxlogic' 'muxLogicI0_to_mul_ln245_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2278 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_78 = muxlogic i32 4294967217"   --->   Operation 2278 'muxlogic' 'muxLogicI1_to_mul_ln245_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2279 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_78 = mul i32 %in_43_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 2279 'mul' 'mul_ln245_78' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2280 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_79 = muxlogic i32 %in_47_val_read"   --->   Operation 2280 'muxlogic' 'muxLogicI0_to_mul_ln245_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2281 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_79 = muxlogic i32 4294967213"   --->   Operation 2281 'muxlogic' 'muxLogicI1_to_mul_ln245_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2282 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_79 = mul i32 %in_47_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 2282 'mul' 'mul_ln245_79' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2283 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_71 = muxlogic i32 %in_51_val_read"   --->   Operation 2283 'muxlogic' 'muxLogicI0_to_mul_ln246_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2284 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_71 = muxlogic i32 4294967210"   --->   Operation 2284 'muxlogic' 'muxLogicI1_to_mul_ln246_71' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2285 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_71 = mul i32 %in_51_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 2285 'mul' 'mul_ln246_71' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2286 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_72 = muxlogic i32 %in_55_val_read"   --->   Operation 2286 'muxlogic' 'muxLogicI0_to_mul_ln246_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2287 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_72 = muxlogic i32 4294967208"   --->   Operation 2287 'muxlogic' 'muxLogicI1_to_mul_ln246_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 2288 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_72 = mul i32 %in_55_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 2288 'mul' 'mul_ln246_72' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2289 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_73 = mul i32 %in_63_val_read, i32 4294967205" [src/IDCT2.cpp:246]   --->   Operation 2289 'mul' 'mul_ln246_73' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 2290 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_971 = add i32 %shl_ln243_21, i32 %add_ln243_85" [src/IDCT2.cpp:246]   --->   Operation 2290 'add' 'add_ln246_971' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2291 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_974 = add i32 %sub_ln243_150, i32 %add_ln244_79" [src/IDCT2.cpp:246]   --->   Operation 2291 'add' 'add_ln246_974' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_980 = add i32 %sub_ln244_140, i32 %sub_ln244_143" [src/IDCT2.cpp:246]   --->   Operation 2292 'add' 'add_ln246_980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2293 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_981 = add i32 %sub_ln244_141, i32 %mul_ln246_73" [src/IDCT2.cpp:246]   --->   Operation 2293 'add' 'add_ln246_981' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 2294 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_982 = add i32 %add_ln246_981, i32 %add_ln246_980" [src/IDCT2.cpp:246]   --->   Operation 2294 'add' 'add_ln246_982' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.41>
ST_4 : Operation 2295 [2/5] (2.41ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read, i26 %in_32_val_read, i32 %in_34_val_read, i32 %in_36_val_read, i32 %in_38_val_read, i32 %in_40_val_read, i32 %in_42_val_read, i32 %in_44_val_read, i32 %in_46_val_read, i32 %in_48_val_read, i32 %in_50_val_read, i32 %in_52_val_read, i32 %in_54_val_read, i32 %in_56_val_read, i32 %in_58_val_read, i32 %in_60_val_read, i32 %in_62_val_read" [src/IDCT2.cpp:239]   --->   Operation 2295 'call' 'call_ret' <Predicate = true> <Delay = 2.41> <CoreType = "Generic">   --->   Generic Core
ST_4 : Operation 2296 [1/1] (0.00ns)   --->   "%shl_ln243_6 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 2296 'shl' 'shl_ln243_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2297 [1/1] (0.85ns)   --->   "%add_ln243 = add i32 %sub_ln243_4, i32 %shl_ln243_6" [src/IDCT2.cpp:243]   --->   Operation 2297 'add' 'add_ln243' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2298 [1/1] (0.00ns)   --->   "%shl_ln243_16 = shl i32 %in_13_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 2298 'shl' 'shl_ln243_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2299 [1/1] (0.85ns)   --->   "%sub_ln243_12 = sub i32 %sub_ln243_11, i32 %shl_ln243_16" [src/IDCT2.cpp:243]   --->   Operation 2299 'sub' 'sub_ln243_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2300 [1/1] (0.85ns)   --->   "%sub_ln244 = sub i32 %add_ln244_1, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 2300 'sub' 'sub_ln244' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_3 = add i32 %add_ln244_2, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 2301 'add' 'add_ln244_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2302 [1/1] (0.85ns)   --->   "%sub_ln244_1 = sub i32 %add_ln244_4, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 2302 'sub' 'sub_ln244_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_6 = add i32 %sub_ln244_2, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 2303 'add' 'add_ln244_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_7 = add i32 %shl_ln244_10, i32 %shl_ln244_11" [src/IDCT2.cpp:244]   --->   Operation 2304 'add' 'add_ln244_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2305 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_8 = add i32 %add_ln244_7, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 2305 'add' 'add_ln244_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_3 = sub i32 %add_ln244_9, i32 %in_27_val_read" [src/IDCT2.cpp:244]   --->   Operation 2306 'sub' 'sub_ln244_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2307 [1/1] (0.85ns)   --->   "%add_ln244_12 = add i32 %shl_ln244_16, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 2307 'add' 'add_ln244_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2308 [1/1] (0.00ns)   --->   "%shl_ln245_1 = shl i32 %in_33_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 2308 'shl' 'shl_ln245_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2309 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245 = sub i32 %shl_ln245, i32 %shl_ln245_1" [src/IDCT2.cpp:245]   --->   Operation 2309 'sub' 'sub_ln245' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2310 [1/1] (0.00ns)   --->   "%shl_ln245_2 = shl i32 %in_35_val_read, i32 6" [src/IDCT2.cpp:245]   --->   Operation 2310 'shl' 'shl_ln245_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2311 [1/1] (0.00ns)   --->   "%shl_ln245_3 = shl i32 %in_35_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 2311 'shl' 'shl_ln245_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2312 [1/1] (0.85ns)   --->   "%sub_ln245_1 = sub i32 %shl_ln245_2, i32 %shl_ln245_3" [src/IDCT2.cpp:245]   --->   Operation 2312 'sub' 'sub_ln245_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_2 = sub i32 %sub_ln245_1, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 2313 'sub' 'sub_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2314 [1/1] (0.00ns)   --->   "%shl_ln245_5 = shl i32 %in_37_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 2314 'shl' 'shl_ln245_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2315 [1/1] (0.85ns)   --->   "%sub_ln245_3 = sub i32 %shl_ln245_4, i32 %shl_ln245_5" [src/IDCT2.cpp:245]   --->   Operation 2315 'sub' 'sub_ln245_3' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2316 [1/1] (0.85ns)   --->   "%add_ln245 = add i32 %sub_ln245_4, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 2316 'add' 'add_ln245' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2317 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_2 = add i32 %add_ln245_1, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 2317 'add' 'add_ln245_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2318 [1/1] (0.85ns)   --->   "%add_ln246_29 = add i32 %shl_ln246, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 2318 'add' 'add_ln246_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2319 [1/1] (0.85ns)   --->   "%sub_ln246 = sub i32 %shl_ln246_1, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 2319 'sub' 'sub_ln246' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2320 [1/1] (0.00ns)   --->   "%shl_ln246_6 = shl i32 %in_55_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 2320 'shl' 'shl_ln246_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2321 [1/1] (0.85ns)   --->   "%add_ln246_60 = add i32 %shl_ln246_5, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 2321 'add' 'add_ln246_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2322 [1/1] (0.00ns)   --->   "%shl_ln246_7 = shl i32 %in_57_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 2322 'shl' 'shl_ln246_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_2 = sub i32 %shl_ln246_7, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2323 'sub' 'sub_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2324 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_3 = sub i32 %shl_ln246_8, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 2324 'sub' 'sub_ln246_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2325 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_4 = sub i32 %sub_ln246_3, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2325 'sub' 'sub_ln246_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2326 [1/1] (0.00ns)   --->   "%shl_ln246_10 = shl i32 %in_61_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2326 'shl' 'shl_ln246_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2327 [1/1] (0.85ns)   --->   "%sub_ln246_5 = sub i32 %shl_ln246_10, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 2327 'sub' 'sub_ln246_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2328 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246 = add i32 %sub_ln246_5, i32 %sub_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 2328 'add' 'add_ln246' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_2 = add i32 %add_ln246_60, i32 %add_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 2329 'add' 'add_ln246_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2330 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_4 = add i32 %add_ln246_3, i32 %add_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 2330 'add' 'add_ln246_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2331 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_6 = add i32 %sub_ln246, i32 %sub_ln245" [src/IDCT2.cpp:246]   --->   Operation 2331 'add' 'add_ln246_6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2332 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_7 = add i32 %sub_ln245_3, i32 %sub_ln245_2" [src/IDCT2.cpp:246]   --->   Operation 2332 'add' 'add_ln246_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_9 = add i32 %sub_ln245_5, i32 %add_ln245" [src/IDCT2.cpp:246]   --->   Operation 2333 'add' 'add_ln246_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2334 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_10 = add i32 %add_ln245_2, i32 %sub_ln245_7" [src/IDCT2.cpp:246]   --->   Operation 2334 'add' 'add_ln246_10' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2335 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_11 = add i32 %add_ln246_10, i32 %add_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 2335 'add' 'add_ln246_11' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2336 [1/1] (0.00ns)   --->   "%shl_ln246_12 = shl i32 %add_ln246_14, i32 7" [src/IDCT2.cpp:246]   --->   Operation 2336 'shl' 'shl_ln246_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2337 [1/1] (0.00ns)   --->   "%shl_ln246_13 = shl i32 %add_ln246_14, i32 5" [src/IDCT2.cpp:246]   --->   Operation 2337 'shl' 'shl_ln246_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_6 = sub i32 %shl_ln246_12, i32 %shl_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 2338 'sub' 'sub_ln246_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2339 [1/1] (0.00ns)   --->   "%shl_ln246_14 = shl i32 %add_ln246_14, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2339 'shl' 'shl_ln246_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2340 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_7 = sub i32 %sub_ln246_6, i32 %shl_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 2340 'sub' 'sub_ln246_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2341 [1/1] (0.00ns)   --->   "%shl_ln246_15 = shl i32 %add_ln246_14, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2341 'shl' 'shl_ln246_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_91 = add i32 %sub_ln246_7, i32 %shl_ln246_15" [src/IDCT2.cpp:246]   --->   Operation 2342 'add' 'add_ln246_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2343 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_16 = add i32 %add_ln246_15, i32 %add_ln246_91" [src/IDCT2.cpp:246]   --->   Operation 2343 'add' 'add_ln246_16' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2344 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_18 = add i32 %sub_ln243_12, i32 %add_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 2344 'add' 'add_ln246_18' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2345 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_21 = add i32 %sub_ln244, i32 %add_ln244_6" [src/IDCT2.cpp:246]   --->   Operation 2345 'add' 'add_ln246_21' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2346 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_22 = add i32 %sub_ln244_1, i32 %sub_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 2346 'add' 'add_ln246_22' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_24 = add i32 %add_ln244_8, i32 %add_ln244_12" [src/IDCT2.cpp:246]   --->   Operation 2347 'add' 'add_ln246_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2348 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_26 = add i32 %add_ln246_25, i32 %add_ln246_24" [src/IDCT2.cpp:246]   --->   Operation 2348 'add' 'add_ln246_26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2349 [1/1] (0.00ns)   --->   "%shl_ln243_22 = shl i32 %in_3_val_read, i32 7" [src/IDCT2.cpp:243]   --->   Operation 2349 'shl' 'shl_ln243_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2350 [1/1] (0.00ns)   --->   "%shl_ln243_23 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:243]   --->   Operation 2350 'shl' 'shl_ln243_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2351 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_14 = sub i32 %shl_ln243_22, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 2351 'sub' 'sub_ln243_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2352 [1/1] (0.00ns)   --->   "%shl_ln243_24 = shl i32 %in_3_val_read, i32 3" [src/IDCT2.cpp:243]   --->   Operation 2352 'shl' 'shl_ln243_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2353 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_15 = sub i32 %sub_ln243_14, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 2353 'sub' 'sub_ln243_15' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2354 [1/1] (0.00ns)   --->   "%shl_ln243_27 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 2354 'shl' 'shl_ln243_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2355 [1/1] (0.85ns)   --->   "%add_ln243_5 = add i32 %add_ln243_4, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 2355 'add' 'add_ln243_5' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2356 [1/1] (0.85ns)   --->   "%sub_ln243_16 = sub i32 %add_ln243_6, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 2356 'sub' 'sub_ln243_16' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2357 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_17 = sub i32 %add_ln243_7, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2357 'sub' 'sub_ln243_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2358 [1/1] (0.00ns)   --->   "%shl_ln243_35 = shl i32 %in_13_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 2358 'shl' 'shl_ln243_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2359 [1/1] (0.85ns)   --->   "%add_ln243_8 = add i32 %sub_ln243_19, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 2359 'add' 'add_ln243_8' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_10 = add i32 %add_ln243_9, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2360 'add' 'add_ln243_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2361 [1/1] (0.00ns)   --->   "%shl_ln244_18 = shl i32 %in_21_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 2361 'shl' 'shl_ln244_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2362 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_2 = mul i32 %in_31_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 2362 'mul' 'mul_ln244_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2363 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245 = mul i32 %in_33_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 2363 'mul' 'mul_ln245' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2364 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_1 = mul i32 %in_35_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 2364 'mul' 'mul_ln245_1' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2365 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_2 = mul i32 %in_37_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 2365 'mul' 'mul_ln245_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2366 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_3 = mul i32 %in_39_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 2366 'mul' 'mul_ln245_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2367 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_4 = mul i32 %in_41_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 2367 'mul' 'mul_ln245_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2368 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_7 = mul i32 %in_47_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 2368 'mul' 'mul_ln245_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2369 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246 = mul i32 %in_49_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 2369 'mul' 'mul_ln246' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2370 [1/1] (0.00ns)   --->   "%shl_ln246_18 = shl i32 %in_55_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2370 'shl' 'shl_ln246_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2371 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_10 = sub i32 %shl_ln246_18, i32 %shl_ln246_17" [src/IDCT2.cpp:246]   --->   Operation 2371 'sub' 'sub_ln246_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2372 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_2 = mul i32 %in_57_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 2372 'mul' 'mul_ln246_2' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2373 [1/1] (0.00ns)   --->   "%shl_ln246_19 = shl i32 %in_59_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 2373 'shl' 'shl_ln246_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_11 = sub i32 0, i32 %shl_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 2374 'sub' 'sub_ln246_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2375 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_12 = sub i32 %sub_ln246_11, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2375 'sub' 'sub_ln246_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2376 [1/1] (0.00ns)   --->   "%shl_ln246_20 = shl i32 %in_61_val_read, i32 4" [src/IDCT2.cpp:246]   --->   Operation 2376 'shl' 'shl_ln246_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2377 [1/1] (0.85ns)   --->   "%sub_ln246_13 = sub i32 0, i32 %shl_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 2377 'sub' 'sub_ln246_13' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2378 [1/1] (0.00ns)   --->   "%shl_ln246_21 = shl i32 %in_61_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 2378 'shl' 'shl_ln246_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_14 = sub i32 %sub_ln246_13, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 2379 'sub' 'sub_ln246_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2380 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_30 = add i32 %sub_ln246_12, i32 %sub_ln246_14" [src/IDCT2.cpp:246]   --->   Operation 2380 'add' 'add_ln246_30' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2381 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_31 = add i32 %mul_ln246_2, i32 %sub_ln246_10" [src/IDCT2.cpp:246]   --->   Operation 2381 'add' 'add_ln246_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2382 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_33 = add i32 %mul_ln246, i32 %mul_ln245_7" [src/IDCT2.cpp:246]   --->   Operation 2382 'add' 'add_ln246_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2383 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_35 = add i32 %add_ln246_34, i32 %add_ln246_33" [src/IDCT2.cpp:246]   --->   Operation 2383 'add' 'add_ln246_35' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2384 [1/1] (0.85ns)   --->   "%add_ln246_37 = add i32 %mul_ln245, i32 %mul_ln244_2" [src/IDCT2.cpp:246]   --->   Operation 2384 'add' 'add_ln246_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2385 [1/1] (0.85ns)   --->   "%add_ln246_38 = add i32 %mul_ln245_2, i32 %mul_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 2385 'add' 'add_ln246_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_39 = add i32 %add_ln246_38, i32 %add_ln246_37" [src/IDCT2.cpp:246]   --->   Operation 2386 'add' 'add_ln246_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_40 = add i32 %mul_ln245_4, i32 %mul_ln245_3" [src/IDCT2.cpp:246]   --->   Operation 2387 'add' 'add_ln246_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2388 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_42 = add i32 %add_ln246_41, i32 %add_ln246_40" [src/IDCT2.cpp:246]   --->   Operation 2388 'add' 'add_ln246_42' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2389 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_43 = add i32 %add_ln246_42, i32 %add_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 2389 'add' 'add_ln246_43' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_45 = add i32 %sub_ln243_15, i32 %add_ln243_5" [src/IDCT2.cpp:246]   --->   Operation 2390 'add' 'add_ln246_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2391 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_46 = add i32 %add_ln243_3, i32 %sub_ln243_17" [src/IDCT2.cpp:246]   --->   Operation 2391 'add' 'add_ln246_46' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2392 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_47 = add i32 %add_ln246_46, i32 %add_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 2392 'add' 'add_ln246_47' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_48 = add i32 %sub_ln243_16, i32 %add_ln243_8" [src/IDCT2.cpp:246]   --->   Operation 2393 'add' 'add_ln246_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2394 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_50 = add i32 %add_ln246_49, i32 %add_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 2394 'add' 'add_ln246_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2395 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_52 = add i32 %add_ln243_10, i32 %shl_ln244_18" [src/IDCT2.cpp:246]   --->   Operation 2395 'add' 'add_ln246_52' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2396 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_54 = add i32 %add_ln246_53, i32 %add_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 2396 'add' 'add_ln246_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2397 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_58 = add i32 %add_ln246_57, i32 %add_ln246_54" [src/IDCT2.cpp:246]   --->   Operation 2397 'add' 'add_ln246_58' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2398 [1/1] (0.00ns)   --->   "%shl_ln243_40 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:243]   --->   Operation 2398 'shl' 'shl_ln243_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2399 [1/1] (0.85ns)   --->   "%add_ln243_12 = add i32 %add_ln243_11, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 2399 'add' 'add_ln243_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_13 = add i32 %shl_ln243_25, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 2400 'add' 'add_ln243_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2401 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_14 = add i32 %add_ln243_13, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 2401 'add' 'add_ln243_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_21 = sub i32 %sub_ln243_20, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 2402 'sub' 'sub_ln243_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_16 = add i32 %add_ln243_15, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2403 'add' 'add_ln243_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2404 [1/1] (0.85ns)   --->   "%add_ln243_17 = add i32 %shl_ln243_43, i32 %shl_ln243_44" [src/IDCT2.cpp:243]   --->   Operation 2404 'add' 'add_ln243_17' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2405 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_22 = sub i32 %shl_ln243_37, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 2405 'sub' 'sub_ln243_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2406 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_3 = mul i32 %in_17_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 2406 'mul' 'mul_ln244_3' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2407 [1/1] (0.00ns)   --->   "%shl_ln244_21 = shl i32 %in_19_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 2407 'shl' 'shl_ln244_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2408 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_8 = sub i32 %shl_ln244_21, i32 %shl_ln244_3" [src/IDCT2.cpp:244]   --->   Operation 2408 'sub' 'sub_ln244_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2409 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_4 = mul i32 %in_21_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 2409 'mul' 'mul_ln244_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2410 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_5 = mul i32 %in_23_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 2410 'mul' 'mul_ln244_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2411 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_6 = mul i32 %in_25_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2411 'mul' 'mul_ln244_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2412 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_8 = mul i32 %in_29_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 2412 'mul' 'mul_ln244_8' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2413 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_9 = mul i32 %in_31_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 2413 'mul' 'mul_ln244_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2414 [1/1] (0.00ns)   --->   "%shl_ln245_18 = shl i32 %in_33_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 2414 'shl' 'shl_ln245_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2415 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_8 = sub i32 %shl_ln245_18, i32 %shl_ln245" [src/IDCT2.cpp:245]   --->   Operation 2415 'sub' 'sub_ln245_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2416 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_8 = mul i32 %in_35_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 2416 'mul' 'mul_ln245_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_9 = sub i32 %in_37_val_read, i32 %shl_ln245_19" [src/IDCT2.cpp:245]   --->   Operation 2417 'sub' 'sub_ln245_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2418 [1/1] (0.00ns)   --->   "%shl_ln245_20 = shl i32 %in_39_val_read, i32 3" [src/IDCT2.cpp:245]   --->   Operation 2418 'shl' 'shl_ln245_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2419 [1/1] (0.85ns)   --->   "%sub_ln245_10 = sub i32 %shl_ln245_20, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2419 'sub' 'sub_ln245_10' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2420 [1/1] (0.00ns)   --->   "%shl_ln245_22 = shl i32 %in_41_val_read, i32 2" [src/IDCT2.cpp:245]   --->   Operation 2420 'shl' 'shl_ln245_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2421 [1/1] (0.85ns)   --->   "%sub_ln245_11 = sub i32 %shl_ln245_21, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 2421 'sub' 'sub_ln245_11' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2422 [1/1] (0.85ns)   --->   "%sub_ln245_12 = sub i32 %add_ln245_6, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 2422 'sub' 'sub_ln245_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2423 [1/1] (0.85ns)   --->   "%sub_ln246_18 = sub i32 %sub_ln246_17, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 2423 'sub' 'sub_ln246_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_21 = sub i32 %sub_ln246_20, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 2424 'sub' 'sub_ln246_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_213 = add i32 %add_ln246_182, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 2425 'add' 'add_ln246_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2426 [1/1] (0.00ns)   --->   "%shl_ln246_27 = shl i32 %in_57_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 2426 'shl' 'shl_ln246_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2427 [1/1] (0.00ns)   --->   "%shl_ln246_28 = shl i32 %in_57_val_read, i32 2" [src/IDCT2.cpp:246]   --->   Operation 2427 'shl' 'shl_ln246_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_244 = add i32 %shl_ln246_27, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 2428 'add' 'add_ln246_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2429 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_275 = add i32 %add_ln246_244, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2429 'add' 'add_ln246_275' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2430 [1/1] (0.85ns)   --->   "%add_ln246_306 = add i32 %sub_ln246_24, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 2430 'add' 'add_ln246_306' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_337 = add i32 %shl_ln246_30, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 2431 'add' 'add_ln246_337' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2432 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_61 = add i32 %add_ln246_306, i32 %add_ln246_337" [src/IDCT2.cpp:246]   --->   Operation 2432 'add' 'add_ln246_61' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2433 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_62 = add i32 %add_ln246_275, i32 %add_ln246_213" [src/IDCT2.cpp:246]   --->   Operation 2433 'add' 'add_ln246_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_64 = add i32 %sub_ln246_18, i32 %sub_ln245_12" [src/IDCT2.cpp:246]   --->   Operation 2434 'add' 'add_ln246_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2435 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_65 = add i32 %sub_ln246_23, i32 %sub_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 2435 'add' 'add_ln246_65' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2436 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_66 = add i32 %add_ln246_65, i32 %add_ln246_64" [src/IDCT2.cpp:246]   --->   Operation 2436 'add' 'add_ln246_66' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2437 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_68 = add i32 %sub_ln245_8, i32 %mul_ln244_9" [src/IDCT2.cpp:246]   --->   Operation 2437 'add' 'add_ln246_68' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2438 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_69 = add i32 %sub_ln245_9, i32 %mul_ln245_8" [src/IDCT2.cpp:246]   --->   Operation 2438 'add' 'add_ln246_69' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_71 = add i32 %sub_ln245_11, i32 %sub_ln245_10" [src/IDCT2.cpp:246]   --->   Operation 2439 'add' 'add_ln246_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2440 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_73 = add i32 %add_ln246_72, i32 %add_ln246_71" [src/IDCT2.cpp:246]   --->   Operation 2440 'add' 'add_ln246_73' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2441 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_76 = add i32 %add_ln243_12, i32 %add_ln243_14" [src/IDCT2.cpp:246]   --->   Operation 2441 'add' 'add_ln246_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2442 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_77 = add i32 %add_ln243_3, i32 %add_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 2442 'add' 'add_ln246_77' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2443 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_78 = add i32 %add_ln246_77, i32 %add_ln246_76" [src/IDCT2.cpp:246]   --->   Operation 2443 'add' 'add_ln246_78' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2444 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_27 = sub i32 %sub_ln243_21, i32 %shl_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 2444 'sub' 'sub_ln246_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_80 = add i32 %add_ln243_17, i32 %mul_ln244_3" [src/IDCT2.cpp:246]   --->   Operation 2445 'add' 'add_ln246_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2446 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_81 = add i32 %add_ln246_80, i32 %sub_ln246_27" [src/IDCT2.cpp:246]   --->   Operation 2446 'add' 'add_ln246_81' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2447 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_83 = add i32 %sub_ln243_22, i32 %mul_ln244_4" [src/IDCT2.cpp:246]   --->   Operation 2447 'add' 'add_ln246_83' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2448 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_84 = add i32 %sub_ln244_8, i32 %mul_ln244_6" [src/IDCT2.cpp:246]   --->   Operation 2448 'add' 'add_ln246_84' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_85 = add i32 %add_ln246_84, i32 %add_ln246_83" [src/IDCT2.cpp:246]   --->   Operation 2449 'add' 'add_ln246_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2450 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_86 = add i32 %mul_ln244_5, i32 %mul_ln244_8" [src/IDCT2.cpp:246]   --->   Operation 2450 'add' 'add_ln246_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2451 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_88 = add i32 %add_ln246_87, i32 %add_ln246_86" [src/IDCT2.cpp:246]   --->   Operation 2451 'add' 'add_ln246_88' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2452 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_89 = add i32 %add_ln246_88, i32 %add_ln246_85" [src/IDCT2.cpp:246]   --->   Operation 2452 'add' 'add_ln246_89' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2453 [1/1] (0.85ns)   --->   "%sub_ln243_23 = sub i32 %add_ln243_11, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 2453 'sub' 'sub_ln243_23' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_24 = sub i32 %shl_ln243_25, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 2454 'sub' 'sub_ln243_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2455 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_25 = sub i32 %sub_ln243_24, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 2455 'sub' 'sub_ln243_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2456 [1/1] (0.85ns)   --->   "%add_ln243_18 = add i32 %shl_ln243_4, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 2456 'add' 'add_ln243_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2457 [1/1] (0.00ns)   --->   "%shl_ln243_45 = shl i32 %in_9_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 2457 'shl' 'shl_ln243_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2458 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_26 = sub i32 %shl_ln243_44, i32 %shl_ln243_11" [src/IDCT2.cpp:243]   --->   Operation 2458 'sub' 'sub_ln243_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2459 [1/1] (0.85ns)   --->   "%sub_ln243_27 = sub i32 %shl_ln243_15, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 2459 'sub' 'sub_ln243_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2460 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243 = mul i32 %in_15_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 2460 'mul' 'mul_ln243' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2461 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_10 = mul i32 %in_17_val_read, i32 4294967208" [src/IDCT2.cpp:244]   --->   Operation 2461 'mul' 'mul_ln244_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2462 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_11 = mul i32 %in_19_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2462 'mul' 'mul_ln244_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2463 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_12 = mul i32 %in_21_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 2463 'mul' 'mul_ln244_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2464 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_13 = mul i32 %in_25_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 2464 'mul' 'mul_ln244_13' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2465 [1/1] (0.85ns)   --->   "%sub_ln244_12 = sub i32 %shl_ln244_16, i32 %shl_ln244_25" [src/IDCT2.cpp:244]   --->   Operation 2465 'sub' 'sub_ln244_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2466 [1/1] (0.00ns)   --->   "%shl_ln244_26 = shl i32 %in_31_val_read, i32 2" [src/IDCT2.cpp:244]   --->   Operation 2466 'shl' 'shl_ln244_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_13 = add i32 %sub_ln244_12, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 2467 'add' 'add_ln244_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2468 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_7 = add i32 %shl_ln245, i32 %shl_ln245_18" [src/IDCT2.cpp:245]   --->   Operation 2468 'add' 'add_ln245_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2469 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_8 = add i32 %add_ln245_7, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 2469 'add' 'add_ln245_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2470 [1/1] (0.85ns)   --->   "%sub_ln245_15 = sub i32 %sub_ln245_14, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 2470 'sub' 'sub_ln245_15' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2471 [1/1] (0.00ns)   --->   "%shl_ln245_29 = shl i32 %in_37_val_read, i32 7" [src/IDCT2.cpp:245]   --->   Operation 2471 'shl' 'shl_ln245_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2472 [1/1] (0.00ns)   --->   "%shl_ln245_30 = shl i32 %in_37_val_read, i32 5" [src/IDCT2.cpp:245]   --->   Operation 2472 'shl' 'shl_ln245_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_16 = sub i32 %shl_ln245_29, i32 %shl_ln245_30" [src/IDCT2.cpp:245]   --->   Operation 2473 'sub' 'sub_ln245_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2474 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_17 = sub i32 %sub_ln245_16, i32 %shl_ln245_5" [src/IDCT2.cpp:245]   --->   Operation 2474 'sub' 'sub_ln245_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2475 [1/1] (0.00ns)   --->   "%shl_ln245_31 = shl i32 %in_37_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 2475 'shl' 'shl_ln245_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_9 = add i32 %sub_ln245_17, i32 %shl_ln245_31" [src/IDCT2.cpp:245]   --->   Operation 2476 'add' 'add_ln245_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2477 [1/1] (0.85ns)   --->   "%sub_ln245_18 = sub i32 %add_ln245_11, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2477 'sub' 'sub_ln245_18' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2478 [1/1] (0.85ns)   --->   "%add_ln245_12 = add i32 %shl_ln245_9, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 2478 'add' 'add_ln245_12' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2479 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_5 = mul i32 %in_55_val_read, i32 4294967205" [src/IDCT2.cpp:246]   --->   Operation 2479 'mul' 'mul_ln246_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2480 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_6 = mul i32 %in_57_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 2480 'mul' 'mul_ln246_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2481 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_7 = mul i32 %in_59_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 2481 'mul' 'mul_ln246_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2482 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_8 = mul i32 %in_61_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 2482 'mul' 'mul_ln246_8' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2483 [1/1] (0.85ns)   --->   "%add_ln246_92 = add i32 %mul_ln246_7, i32 %mul_ln246_8" [src/IDCT2.cpp:246]   --->   Operation 2483 'add' 'add_ln246_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2484 [1/1] (0.85ns)   --->   "%add_ln246_93 = add i32 %mul_ln246_6, i32 %mul_ln246_5" [src/IDCT2.cpp:246]   --->   Operation 2484 'add' 'add_ln246_93' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2485 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_94 = add i32 %add_ln246_93, i32 %add_ln246_92" [src/IDCT2.cpp:246]   --->   Operation 2485 'add' 'add_ln246_94' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2486 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_98 = add i32 %add_ln246_97, i32 %add_ln246_94" [src/IDCT2.cpp:246]   --->   Operation 2486 'add' 'add_ln246_98' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2487 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_99 = add i32 %add_ln245_8, i32 %add_ln244_13" [src/IDCT2.cpp:246]   --->   Operation 2487 'add' 'add_ln246_99' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2488 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_100 = add i32 %add_ln245_9, i32 %sub_ln245_15" [src/IDCT2.cpp:246]   --->   Operation 2488 'add' 'add_ln246_100' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2489 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_102 = add i32 %add_ln245_12, i32 %sub_ln245_18" [src/IDCT2.cpp:246]   --->   Operation 2489 'add' 'add_ln246_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2490 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_104 = add i32 %add_ln246_103, i32 %add_ln246_102" [src/IDCT2.cpp:246]   --->   Operation 2490 'add' 'add_ln246_104' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_107 = add i32 %sub_ln243_23, i32 %sub_ln243_25" [src/IDCT2.cpp:246]   --->   Operation 2491 'add' 'add_ln246_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2492 [1/1] (0.85ns)   --->   "%add_ln246_108 = add i32 %add_ln243_3, i32 %shl_ln243_45" [src/IDCT2.cpp:246]   --->   Operation 2492 'add' 'add_ln246_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2493 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_109 = add i32 %add_ln246_108, i32 %add_ln246_107" [src/IDCT2.cpp:246]   --->   Operation 2493 'add' 'add_ln246_109' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_110 = add i32 %add_ln243_18, i32 %sub_ln243_27" [src/IDCT2.cpp:246]   --->   Operation 2494 'add' 'add_ln246_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2495 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_111 = add i32 %sub_ln243_26, i32 %mul_ln244_10" [src/IDCT2.cpp:246]   --->   Operation 2495 'add' 'add_ln246_111' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2496 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_112 = add i32 %add_ln246_111, i32 %add_ln246_110" [src/IDCT2.cpp:246]   --->   Operation 2496 'add' 'add_ln246_112' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2497 [1/1] (0.85ns)   --->   "%add_ln246_114 = add i32 %mul_ln243, i32 %mul_ln244_12" [src/IDCT2.cpp:246]   --->   Operation 2497 'add' 'add_ln246_114' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2498 [1/1] (0.85ns)   --->   "%add_ln246_115 = add i32 %mul_ln244_11, i32 %mul_ln244_13" [src/IDCT2.cpp:246]   --->   Operation 2498 'add' 'add_ln246_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_116 = add i32 %add_ln246_115, i32 %add_ln246_114" [src/IDCT2.cpp:246]   --->   Operation 2499 'add' 'add_ln246_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2500 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_120 = add i32 %add_ln246_119, i32 %add_ln246_116" [src/IDCT2.cpp:246]   --->   Operation 2500 'add' 'add_ln246_120' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_19 = add i32 %shl_ln243_38, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 2501 'add' 'add_ln243_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2502 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_28 = sub i32 %add_ln243_19, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 2502 'sub' 'sub_ln243_28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_20 = add i32 %shl_ln243_46, i32 %shl_ln243_41" [src/IDCT2.cpp:243]   --->   Operation 2503 'add' 'add_ln243_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2504 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_21 = add i32 %add_ln243_20, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 2504 'add' 'add_ln243_21' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2505 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_1 = mul i32 %in_9_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 2505 'mul' 'mul_ln243_1' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2506 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_2 = mul i32 %in_11_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 2506 'mul' 'mul_ln243_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2507 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_3 = mul i32 %in_13_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 2507 'mul' 'mul_ln243_3' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2508 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_4 = mul i32 %in_15_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 2508 'mul' 'mul_ln243_4' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2509 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_14 = mul i32 %in_17_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 2509 'mul' 'mul_ln244_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2510 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_15 = mul i32 %in_19_val_read, i32 4294967252" [src/IDCT2.cpp:244]   --->   Operation 2510 'mul' 'mul_ln244_15' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_13 = sub i32 %in_21_val_read, i32 %shl_ln244_27" [src/IDCT2.cpp:244]   --->   Operation 2511 'sub' 'sub_ln244_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_15 = add i32 %shl_ln244_10, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 2512 'add' 'add_ln244_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2513 [1/1] (0.85ns)   --->   "%sub_ln244_19 = sub i32 %add_ln244_17, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 2513 'sub' 'sub_ln244_19' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_18 = add i32 %sub_ln244_19, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 2514 'add' 'add_ln244_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2515 [1/1] (0.00ns)   --->   "%shl_ln245_37 = shl i32 %in_35_val_read, i32 4" [src/IDCT2.cpp:245]   --->   Operation 2515 'shl' 'shl_ln245_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2516 [1/1] (0.85ns)   --->   "%sub_ln245_24 = sub i32 %shl_ln245_37, i32 %shl_ln245_3" [src/IDCT2.cpp:245]   --->   Operation 2516 'sub' 'sub_ln245_24' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_25 = sub i32 %sub_ln245_24, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 2517 'sub' 'sub_ln245_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2518 [1/1] (0.85ns)   --->   "%sub_ln245_26 = sub i32 %shl_ln245_38, i32 %shl_ln245_30" [src/IDCT2.cpp:245]   --->   Operation 2518 'sub' 'sub_ln245_26' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2519 [1/1] (0.00ns)   --->   "%shl_ln245_39 = shl i32 %in_39_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 2519 'shl' 'shl_ln245_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2520 [1/1] (0.85ns)   --->   "%sub_ln245_27 = sub i32 %shl_ln245_39, i32 %shl_ln245_6" [src/IDCT2.cpp:245]   --->   Operation 2520 'sub' 'sub_ln245_27' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2521 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_9 = mul i32 %in_41_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 2521 'mul' 'mul_ln245_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2522 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_10 = mul i32 %in_43_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 2522 'mul' 'mul_ln245_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2523 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_11 = mul i32 %in_45_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 2523 'mul' 'mul_ln245_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2524 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_12 = mul i32 %in_47_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 2524 'mul' 'mul_ln245_12' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2525 [1/1] (0.85ns)   --->   "%sub_ln246_30 = sub i32 %in_49_val_read, i32 %shl_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 2525 'sub' 'sub_ln246_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2526 [1/1] (0.85ns)   --->   "%add_ln246_430 = add i32 %add_ln246_182, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 2526 'add' 'add_ln246_430' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2527 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_34 = sub i32 %add_ln246_430, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 2527 'sub' 'sub_ln246_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_36 = sub i32 %sub_ln246_35, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 2528 'sub' 'sub_ln246_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2529 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_37 = sub i32 %sub_ln246_36, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2529 'sub' 'sub_ln246_37' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_492 = add i32 %add_ln246_461, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2530 'add' 'add_ln246_492' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2531 [1/1] (0.00ns)   --->   "%shl_ln246_39 = shl i32 %in_61_val_read, i32 6" [src/IDCT2.cpp:246]   --->   Operation 2531 'shl' 'shl_ln246_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2532 [1/1] (0.85ns)   --->   "%sub_ln246_38 = sub i32 %shl_ln246_39, i32 %shl_ln246_10" [src/IDCT2.cpp:246]   --->   Operation 2532 'sub' 'sub_ln246_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2533 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_123 = add i32 %add_ln246_492, i32 %sub_ln246_38" [src/IDCT2.cpp:246]   --->   Operation 2533 'add' 'add_ln246_123' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2534 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_124 = add i32 %sub_ln246_37, i32 %sub_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 2534 'add' 'add_ln246_124' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_126 = add i32 %sub_ln246_30, i32 %mul_ln245_12" [src/IDCT2.cpp:246]   --->   Operation 2535 'add' 'add_ln246_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2536 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_128 = add i32 %add_ln246_127, i32 %add_ln246_126" [src/IDCT2.cpp:246]   --->   Operation 2536 'add' 'add_ln246_128' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2537 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_130 = add i32 %sub_ln245_23, i32 %add_ln244_18" [src/IDCT2.cpp:246]   --->   Operation 2537 'add' 'add_ln246_130' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2538 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_131 = add i32 %sub_ln245_26, i32 %sub_ln245_25" [src/IDCT2.cpp:246]   --->   Operation 2538 'add' 'add_ln246_131' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_133 = add i32 %mul_ln245_9, i32 %sub_ln245_27" [src/IDCT2.cpp:246]   --->   Operation 2539 'add' 'add_ln246_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2540 [1/1] (0.85ns)   --->   "%add_ln246_134 = add i32 %mul_ln245_11, i32 %mul_ln245_10" [src/IDCT2.cpp:246]   --->   Operation 2540 'add' 'add_ln246_134' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2541 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_135 = add i32 %add_ln246_134, i32 %add_ln246_133" [src/IDCT2.cpp:246]   --->   Operation 2541 'add' 'add_ln246_135' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_138 = add i32 %sub_ln243_28, i32 %add_ln243_21" [src/IDCT2.cpp:246]   --->   Operation 2542 'add' 'add_ln246_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2543 [1/1] (0.85ns)   --->   "%add_ln246_139 = add i32 %sub_ln243_13, i32 %mul_ln243_1" [src/IDCT2.cpp:246]   --->   Operation 2543 'add' 'add_ln246_139' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2544 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_140 = add i32 %add_ln246_139, i32 %add_ln246_138" [src/IDCT2.cpp:246]   --->   Operation 2544 'add' 'add_ln246_140' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_141 = add i32 %shl_ln243_6, i32 %mul_ln243_3" [src/IDCT2.cpp:246]   --->   Operation 2545 'add' 'add_ln246_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2546 [1/1] (0.85ns)   --->   "%add_ln246_142 = add i32 %mul_ln243_2, i32 %mul_ln244_14" [src/IDCT2.cpp:246]   --->   Operation 2546 'add' 'add_ln246_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2547 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_143 = add i32 %add_ln246_142, i32 %add_ln246_141" [src/IDCT2.cpp:246]   --->   Operation 2547 'add' 'add_ln246_143' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2548 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_145 = add i32 %mul_ln243_4, i32 %sub_ln244_13" [src/IDCT2.cpp:246]   --->   Operation 2548 'add' 'add_ln246_145' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2549 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_146 = add i32 %mul_ln244_15, i32 %add_ln244_15" [src/IDCT2.cpp:246]   --->   Operation 2549 'add' 'add_ln246_146' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_147 = add i32 %add_ln246_146, i32 %add_ln246_145" [src/IDCT2.cpp:246]   --->   Operation 2550 'add' 'add_ln246_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_148 = add i32 %add_ln244_14, i32 %add_ln244_16" [src/IDCT2.cpp:246]   --->   Operation 2551 'add' 'add_ln246_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2552 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_150 = add i32 %add_ln246_149, i32 %add_ln246_148" [src/IDCT2.cpp:246]   --->   Operation 2552 'add' 'add_ln246_150' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2553 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_151 = add i32 %add_ln246_150, i32 %add_ln246_147" [src/IDCT2.cpp:246]   --->   Operation 2553 'add' 'add_ln246_151' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2554 [1/1] (0.85ns)   --->   "%sub_ln243_29 = sub i32 %sub_ln243_13, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2554 'sub' 'sub_ln243_29' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2555 [1/1] (0.00ns)   --->   "%shl_ln243_47 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 2555 'shl' 'shl_ln243_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2556 [1/1] (0.85ns)   --->   "%sub_ln243_30 = sub i32 %shl_ln243_38, i32 %shl_ln243_47" [src/IDCT2.cpp:243]   --->   Operation 2556 'sub' 'sub_ln243_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2557 [1/1] (0.85ns)   --->   "%add_ln243_22 = add i32 %shl_ln243_26, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 2557 'add' 'add_ln243_22' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2558 [1/1] (0.85ns)   --->   "%sub_ln243_31 = sub i32 %shl_ln243_42, i32 %shl_ln243_4" [src/IDCT2.cpp:243]   --->   Operation 2558 'sub' 'sub_ln243_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2559 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_5 = mul i32 %in_9_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 2559 'mul' 'mul_ln243_5' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2560 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_6 = mul i32 %in_13_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 2560 'mul' 'mul_ln243_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_32 = sub i32 %shl_ln243_37, i32 %shl_ln243_17" [src/IDCT2.cpp:243]   --->   Operation 2561 'sub' 'sub_ln243_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2562 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_13 = mul i32 %in_33_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 2562 'mul' 'mul_ln245_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2563 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_14 = mul i32 %in_35_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 2563 'mul' 'mul_ln245_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2564 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_15 = mul i32 %in_37_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 2564 'mul' 'mul_ln245_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2565 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_16 = mul i32 %in_39_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2565 'mul' 'mul_ln245_16' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2566 [1/1] (0.85ns)   --->   "%sub_ln245_28 = sub i32 %shl_ln245_40, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 2566 'sub' 'sub_ln245_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_15 = add i32 %sub_ln245_6, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 2567 'add' 'add_ln245_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_585 = add i32 %shl_ln246_33, i32 %shl_ln246_24" [src/IDCT2.cpp:246]   --->   Operation 2568 'add' 'add_ln246_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2569 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_39 = sub i32 %add_ln246_585, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 2569 'sub' 'sub_ln246_39' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_614 = add i32 %shl_ln246_1, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 2570 'add' 'add_ln246_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2571 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_9 = mul i32 %in_55_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 2571 'mul' 'mul_ln246_9' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2572 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_10 = mul i32 %in_57_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 2572 'mul' 'mul_ln246_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2573 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_11 = muxlogic i32 %in_59_val_read"   --->   Operation 2573 'muxlogic' 'muxLogicI0_to_mul_ln246_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2574 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_11 = muxlogic i32 4294967208"   --->   Operation 2574 'muxlogic' 'muxLogicI1_to_mul_ln246_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2575 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_11 = mul i32 %in_59_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 2575 'mul' 'mul_ln246_11' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2576 [1/1] (0.85ns)   --->   "%sub_ln246_41 = sub i32 0, i32 %shl_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 2576 'sub' 'sub_ln246_41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_42 = sub i32 %sub_ln246_41, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 2577 'sub' 'sub_ln246_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2578 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_154 = add i32 %sub_ln246_42, i32 %mul_ln246_10" [src/IDCT2.cpp:246]   --->   Operation 2578 'add' 'add_ln246_154' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_156 = add i32 %mul_ln246_9, i32 %sub_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 2579 'add' 'add_ln246_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2580 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_158 = add i32 %add_ln246_157, i32 %add_ln246_156" [src/IDCT2.cpp:246]   --->   Operation 2580 'add' 'add_ln246_158' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2581 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_160 = add i32 %add_ln246_614, i32 %mul_ln245_13" [src/IDCT2.cpp:246]   --->   Operation 2581 'add' 'add_ln246_160' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2582 [1/1] (0.85ns)   --->   "%add_ln246_161 = add i32 %mul_ln245_15, i32 %mul_ln245_14" [src/IDCT2.cpp:246]   --->   Operation 2582 'add' 'add_ln246_161' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_163 = add i32 %sub_ln245_28, i32 %mul_ln245_16" [src/IDCT2.cpp:246]   --->   Operation 2583 'add' 'add_ln246_163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2584 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_164 = add i32 %sub_ln245_29, i32 %add_ln245_15" [src/IDCT2.cpp:246]   --->   Operation 2584 'add' 'add_ln246_164' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2585 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_165 = add i32 %add_ln246_164, i32 %add_ln246_163" [src/IDCT2.cpp:246]   --->   Operation 2585 'add' 'add_ln246_165' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_168 = add i32 %add_ln243_22, i32 %sub_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 2586 'add' 'add_ln246_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2587 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_169 = add i32 %add_ln246_168, i32 %sub_ln243_30" [src/IDCT2.cpp:246]   --->   Operation 2587 'add' 'add_ln246_169' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_170 = add i32 %mul_ln243_5, i32 %sub_ln243_31" [src/IDCT2.cpp:246]   --->   Operation 2588 'add' 'add_ln246_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2589 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_171 = add i32 %sub_ln243_32, i32 %mul_ln243_6" [src/IDCT2.cpp:246]   --->   Operation 2589 'add' 'add_ln246_171' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2590 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_172 = add i32 %add_ln246_171, i32 %add_ln246_170" [src/IDCT2.cpp:246]   --->   Operation 2590 'add' 'add_ln246_172' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_176 = add i32 %add_ln246_175, i32 %add_ln246_174" [src/IDCT2.cpp:246]   --->   Operation 2591 'add' 'add_ln246_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2592 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_180 = add i32 %add_ln246_179, i32 %add_ln246_176" [src/IDCT2.cpp:246]   --->   Operation 2592 'add' 'add_ln246_180' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2593 [1/1] (0.85ns)   --->   "%sub_ln243_33 = sub i32 %sub_ln243_13, i32 %shl_ln243_21" [src/IDCT2.cpp:243]   --->   Operation 2593 'sub' 'sub_ln243_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2594 [1/1] (0.85ns)   --->   "%sub_ln243_34 = sub i32 %shl_ln243_38, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 2594 'sub' 'sub_ln243_34' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_23 = add i32 %sub_ln243_34, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 2595 'add' 'add_ln243_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2596 [1/1] (0.00ns)   --->   "%shl_ln243_48 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:243]   --->   Operation 2596 'shl' 'shl_ln243_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2597 [1/1] (0.85ns)   --->   "%sub_ln243_35 = sub i32 %shl_ln243_5, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 2597 'sub' 'sub_ln243_35' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2598 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_7 = muxlogic i32 %in_9_val_read"   --->   Operation 2598 'muxlogic' 'muxLogicI0_to_mul_ln243_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2599 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_7 = muxlogic i32 4294967209"   --->   Operation 2599 'muxlogic' 'muxLogicI1_to_mul_ln243_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2600 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_7 = mul i32 %in_9_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 2600 'mul' 'mul_ln243_7' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2601 [1/1] (0.85ns)   --->   "%sub_ln243_36 = sub i32 %shl_ln243_34, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 2601 'sub' 'sub_ln243_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2602 [1/1] (0.85ns)   --->   "%sub_ln243_37 = sub i32 %shl_ln243_37, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2602 'sub' 'sub_ln243_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2603 [1/1] (0.85ns)   --->   "%add_ln244_25 = add i32 %add_ln244_4, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 2603 'add' 'add_ln244_25' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_25 = sub i32 %add_ln244_25, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 2604 'sub' 'sub_ln244_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2605 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_18 = mul i32 %in_25_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 2605 'mul' 'mul_ln244_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2606 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_19 = mul i32 %in_29_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2606 'mul' 'mul_ln244_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2607 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln244_20 = muxlogic i32 %in_31_val_read"   --->   Operation 2607 'muxlogic' 'muxLogicI0_to_mul_ln244_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2608 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln244_20 = muxlogic i32 4294967215"   --->   Operation 2608 'muxlogic' 'muxLogicI1_to_mul_ln244_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2609 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln244_20 = mul i32 %in_31_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 2609 'mul' 'mul_ln244_20' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2610 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_17 = muxlogic i32 %in_33_val_read"   --->   Operation 2610 'muxlogic' 'muxLogicI0_to_mul_ln245_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2611 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_17 = muxlogic i32 4294967255"   --->   Operation 2611 'muxlogic' 'muxLogicI1_to_mul_ln245_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2612 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_17 = mul i32 %in_33_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2612 'mul' 'mul_ln245_17' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2613 [1/1] (0.85ns)   --->   "%sub_ln245_30 = sub i32 %shl_ln245_37, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 2613 'sub' 'sub_ln245_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_18 = add i32 %shl_ln245_4, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 2614 'add' 'add_ln245_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_32 = sub i32 %sub_ln245_31, i32 %shl_ln245_20" [src/IDCT2.cpp:245]   --->   Operation 2615 'sub' 'sub_ln245_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2616 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_19 = add i32 %sub_ln245_32, i32 %shl_ln245_39" [src/IDCT2.cpp:245]   --->   Operation 2616 'add' 'add_ln245_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2617 [1/1] (0.85ns)   --->   "%sub_ln245_33 = sub i32 %add_ln245_20, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 2617 'sub' 'sub_ln245_33' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2618 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_18 = mul i32 %in_47_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 2618 'mul' 'mul_ln245_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2619 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_12 = mul i32 %in_49_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 2619 'mul' 'mul_ln246_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2620 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_13 = mul i32 %in_51_val_read, i32 4294967219" [src/IDCT2.cpp:246]   --->   Operation 2620 'mul' 'mul_ln246_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_45 = sub i32 %sub_ln246_44, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 2621 'sub' 'sub_ln246_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2622 [1/1] (0.00ns)   --->   "%shl_ln246_42 = shl i32 %in_55_val_read, i32 5" [src/IDCT2.cpp:246]   --->   Operation 2622 'shl' 'shl_ln246_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2623 [1/1] (0.00ns)   --->   "%shl_ln246_43 = shl i32 %in_57_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2623 'shl' 'shl_ln246_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2624 [1/1] (0.85ns)   --->   "%add_ln246_676 = add i32 %shl_ln246_27, i32 %shl_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 2624 'add' 'add_ln246_676' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2625 [1/1] (0.85ns)   --->   "%sub_ln246_47 = sub i32 %add_ln246_676, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2625 'sub' 'sub_ln246_47' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2626 [1/1] (0.00ns) (grouped into LUT with out node sub_ln246_48)   --->   "%shl_ln246_44 = shl i32 %in_59_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 2626 'shl' 'shl_ln246_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2627 [1/1] (0.85ns) (out node of the LUT)   --->   "%sub_ln246_48 = sub i32 %shl_ln246_44, i32 %shl_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 2627 'sub' 'sub_ln246_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_49 = sub i32 %sub_ln246_48, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 2628 'sub' 'sub_ln246_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2629 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_50 = sub i32 %sub_ln246_49, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2629 'sub' 'sub_ln246_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2630 [1/1] (0.85ns)   --->   "%add_ln246_707 = add i32 %shl_ln246_39, i32 %shl_ln246_10" [src/IDCT2.cpp:246]   --->   Operation 2630 'add' 'add_ln246_707' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_186 = add i32 %mul_ln246_12, i32 %mul_ln245_18" [src/IDCT2.cpp:246]   --->   Operation 2631 'add' 'add_ln246_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2632 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_187 = add i32 %sub_ln246_45, i32 %mul_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 2632 'add' 'add_ln246_187' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2633 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_188 = add i32 %add_ln246_187, i32 %add_ln246_186" [src/IDCT2.cpp:246]   --->   Operation 2633 'add' 'add_ln246_188' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2634 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_191 = add i32 %add_ln245_18, i32 %sub_ln245_30" [src/IDCT2.cpp:246]   --->   Operation 2634 'add' 'add_ln246_191' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_193 = add i32 %sub_ln245_33, i32 %add_ln245_19" [src/IDCT2.cpp:246]   --->   Operation 2635 'add' 'add_ln246_193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2636 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_195 = add i32 %add_ln246_194, i32 %add_ln246_193" [src/IDCT2.cpp:246]   --->   Operation 2636 'add' 'add_ln246_195' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2637 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_52 = sub i32 %add_ln243_23, i32 %shl_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 2637 'sub' 'sub_ln246_52' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_201 = add i32 %sub_ln243_35, i32 %sub_ln243_36" [src/IDCT2.cpp:246]   --->   Operation 2638 'add' 'add_ln246_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2639 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_203 = add i32 %add_ln246_202, i32 %add_ln246_201" [src/IDCT2.cpp:246]   --->   Operation 2639 'add' 'add_ln246_203' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2640 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_205 = add i32 %sub_ln243_37, i32 %sub_ln244_25" [src/IDCT2.cpp:246]   --->   Operation 2640 'add' 'add_ln246_205' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2641 [1/1] (0.85ns)   --->   "%add_ln246_206 = add i32 %sub_ln244_24, i32 %mul_ln244_18" [src/IDCT2.cpp:246]   --->   Operation 2641 'add' 'add_ln246_206' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_208 = add i32 %sub_ln244_27, i32 %mul_ln244_19" [src/IDCT2.cpp:246]   --->   Operation 2642 'add' 'add_ln246_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2643 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_210 = add i32 %add_ln246_209, i32 %add_ln246_208" [src/IDCT2.cpp:246]   --->   Operation 2643 'add' 'add_ln246_210' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_26 = add i32 %shl_ln243_23, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 2644 'add' 'add_ln243_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2645 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_27 = add i32 %add_ln243_26, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 2645 'add' 'add_ln243_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2646 [1/1] (0.85ns)   --->   "%sub_ln243_38 = sub i32 %shl_ln243_41, i32 %shl_ln243_46" [src/IDCT2.cpp:243]   --->   Operation 2646 'sub' 'sub_ln243_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2647 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_9 = mul i32 %in_7_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 2647 'mul' 'mul_ln243_9' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2648 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_10 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 2648 'mul' 'mul_ln243_10' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2649 [1/1] (0.85ns)   --->   "%sub_ln243_40 = sub i32 %shl_ln243_15, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 2649 'sub' 'sub_ln243_40' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_31 = sub i32 %sub_ln244_30, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 2650 'sub' 'sub_ln244_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2651 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_21 = mul i32 %in_23_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 2651 'mul' 'mul_ln244_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2652 [1/1] (0.85ns)   --->   "%add_ln244_28 = add i32 %shl_ln244_42, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 2652 'add' 'add_ln244_28' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2653 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_29 = add i32 %add_ln244_28, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 2653 'add' 'add_ln244_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2654 [1/1] (0.85ns)   --->   "%sub_ln245_36 = sub i32 %add_ln245_24, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 2654 'sub' 'sub_ln245_36' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2655 [1/1] (0.00ns)   --->   "%shl_ln245_44 = shl i32 %in_35_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 2655 'shl' 'shl_ln245_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_37 = sub i32 %sub_ln245_14, i32 %shl_ln245_44" [src/IDCT2.cpp:245]   --->   Operation 2656 'sub' 'sub_ln245_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_38 = sub i32 %shl_ln245_4, i32 %shl_ln245_19" [src/IDCT2.cpp:245]   --->   Operation 2657 'sub' 'sub_ln245_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2658 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_39 = sub i32 %sub_ln245_38, i32 %shl_ln245_38" [src/IDCT2.cpp:245]   --->   Operation 2658 'sub' 'sub_ln245_39' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2659 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_40 = sub i32 0, i32 %shl_ln245_7" [src/IDCT2.cpp:245]   --->   Operation 2659 'sub' 'sub_ln245_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2660 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_41 = sub i32 %sub_ln245_40, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 2660 'sub' 'sub_ln245_41' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2661 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_19 = mul i32 %in_41_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 2661 'mul' 'mul_ln245_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2662 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_20 = mul i32 %in_45_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 2662 'mul' 'mul_ln245_20' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2663 [1/1] (0.00ns)   --->   "%shl_ln245_45 = shl i32 %in_47_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 2663 'shl' 'shl_ln245_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2664 [1/1] (0.00ns)   --->   "%shl_ln246_45 = shl i32 %in_49_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2664 'shl' 'shl_ln246_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2665 [1/1] (0.85ns)   --->   "%sub_ln246_53 = sub i32 %shl_ln246_33, i32 %shl_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 2665 'sub' 'sub_ln246_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_55 = sub i32 %add_ln246_830, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 2666 'sub' 'sub_ln246_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_56 = sub i32 %shl_ln246_5, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 2667 'sub' 'sub_ln246_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2668 [1/1] (0.85ns)   --->   "%sub_ln246_57 = sub i32 %shl_ln246_7, i32 %shl_ln246_27" [src/IDCT2.cpp:246]   --->   Operation 2668 'sub' 'sub_ln246_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2669 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_14 = mul i32 %in_59_val_read, i32 4294967209" [src/IDCT2.cpp:246]   --->   Operation 2669 'mul' 'mul_ln246_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2670 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_15 = mul i32 %in_61_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 2670 'mul' 'mul_ln246_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2671 [1/1] (0.85ns)   --->   "%add_ln246_214 = add i32 %mul_ln246_14, i32 %mul_ln246_15" [src/IDCT2.cpp:246]   --->   Operation 2671 'add' 'add_ln246_214' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2672 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_215 = add i32 %sub_ln246_57, i32 %sub_ln246_56" [src/IDCT2.cpp:246]   --->   Operation 2672 'add' 'add_ln246_215' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_217 = add i32 %sub_ln246_53, i32 %shl_ln245_45" [src/IDCT2.cpp:246]   --->   Operation 2673 'add' 'add_ln246_217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2674 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_218 = add i32 %sub_ln246_55, i32 %add_ln246_799" [src/IDCT2.cpp:246]   --->   Operation 2674 'add' 'add_ln246_218' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2675 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_219 = add i32 %add_ln246_218, i32 %add_ln246_217" [src/IDCT2.cpp:246]   --->   Operation 2675 'add' 'add_ln246_219' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2676 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_221 = add i32 %sub_ln245_36, i32 %add_ln244_29" [src/IDCT2.cpp:246]   --->   Operation 2676 'add' 'add_ln246_221' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2677 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_222 = add i32 %sub_ln245_39, i32 %sub_ln245_37" [src/IDCT2.cpp:246]   --->   Operation 2677 'add' 'add_ln246_222' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2678 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_224 = add i32 %mul_ln245_19, i32 %sub_ln245_41" [src/IDCT2.cpp:246]   --->   Operation 2678 'add' 'add_ln246_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2679 [1/1] (0.85ns)   --->   "%add_ln246_225 = add i32 %mul_ln245_20, i32 %mul_ln245_10" [src/IDCT2.cpp:246]   --->   Operation 2679 'add' 'add_ln246_225' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2680 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_226 = add i32 %add_ln246_225, i32 %add_ln246_224" [src/IDCT2.cpp:246]   --->   Operation 2680 'add' 'add_ln246_226' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_229 = add i32 %add_ln243_27, i32 %sub_ln243_38" [src/IDCT2.cpp:246]   --->   Operation 2681 'add' 'add_ln246_229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2682 [1/1] (0.85ns)   --->   "%add_ln246_230 = add i32 %add_ln243_25, i32 %mul_ln243_10" [src/IDCT2.cpp:246]   --->   Operation 2682 'add' 'add_ln246_230' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2683 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_231 = add i32 %add_ln246_230, i32 %add_ln246_229" [src/IDCT2.cpp:246]   --->   Operation 2683 'add' 'add_ln246_231' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2684 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_232 = add i32 %mul_ln243_9, i32 %sub_ln243_40" [src/IDCT2.cpp:246]   --->   Operation 2684 'add' 'add_ln246_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2685 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_233 = add i32 %sub_ln243_39, i32 %sub_ln244_31" [src/IDCT2.cpp:246]   --->   Operation 2685 'add' 'add_ln246_233' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2686 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_234 = add i32 %add_ln246_233, i32 %add_ln246_232" [src/IDCT2.cpp:246]   --->   Operation 2686 'add' 'add_ln246_234' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_238 = add i32 %add_ln246_237, i32 %add_ln246_236" [src/IDCT2.cpp:246]   --->   Operation 2687 'add' 'add_ln246_238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_239 = add i32 %mul_ln244_21, i32 %sub_ln244_34" [src/IDCT2.cpp:246]   --->   Operation 2688 'add' 'add_ln246_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2689 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_241 = add i32 %add_ln246_240, i32 %add_ln246_239" [src/IDCT2.cpp:246]   --->   Operation 2689 'add' 'add_ln246_241' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2690 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_242 = add i32 %add_ln246_241, i32 %add_ln246_238" [src/IDCT2.cpp:246]   --->   Operation 2690 'add' 'add_ln246_242' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_41 = sub i32 %add_ln243_25, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2691 'sub' 'sub_ln243_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2692 [1/1] (0.85ns)   --->   "%sub_ln243_42 = sub i32 %shl_ln243_23, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 2692 'sub' 'sub_ln243_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2693 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_11 = mul i32 %in_5_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 2693 'mul' 'mul_ln243_11' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2694 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_12 = mul i32 %in_7_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 2694 'mul' 'mul_ln243_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2695 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_13 = mul i32 %in_9_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 2695 'mul' 'mul_ln243_13' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2696 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_14 = mul i32 %in_11_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 2696 'mul' 'mul_ln243_14' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2697 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_43 = sub i32 %shl_ln243_33, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 2697 'sub' 'sub_ln243_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2698 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_44 = sub i32 %sub_ln243_43, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 2698 'sub' 'sub_ln243_44' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_47 = sub i32 %sub_ln243_46, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2699 'sub' 'sub_ln243_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2700 [1/1] (0.00ns)   --->   "%shl_ln244_43 = shl i32 %in_17_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 2700 'shl' 'shl_ln244_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_35 = sub i32 %shl_ln244, i32 %shl_ln244_43" [src/IDCT2.cpp:244]   --->   Operation 2701 'sub' 'sub_ln244_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2702 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_24 = mul i32 %in_21_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 2702 'mul' 'mul_ln244_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2703 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_25 = mul i32 %in_23_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2703 'mul' 'mul_ln244_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2704 [1/1] (0.85ns)   --->   "%add_ln244_32 = add i32 %add_ln244_17, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 2704 'add' 'add_ln244_32' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_25 = add i32 %shl_ln245_46, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 2705 'add' 'add_ln245_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2706 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_21 = mul i32 %in_35_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2706 'mul' 'mul_ln245_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2707 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_22 = mul i32 %in_37_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 2707 'mul' 'mul_ln245_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2708 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_23 = mul i32 %in_39_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 2708 'mul' 'mul_ln245_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2709 [1/1] (0.85ns)   --->   "%sub_ln245_42 = sub i32 %in_41_val_read, i32 %shl_ln245_10" [src/IDCT2.cpp:245]   --->   Operation 2709 'sub' 'sub_ln245_42' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_43 = sub i32 %shl_ln245_11, i32 %shl_ln245_33" [src/IDCT2.cpp:245]   --->   Operation 2710 'sub' 'sub_ln245_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_27 = add i32 %shl_ln245_24, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 2711 'add' 'add_ln245_27' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2712 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_16 = mul i32 %in_51_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 2712 'mul' 'mul_ln246_16' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2713 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_17 = mul i32 %in_53_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 2713 'mul' 'mul_ln246_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2714 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_18 = mul i32 %in_55_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 2714 'mul' 'mul_ln246_18' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_892 = add i32 %shl_ln246_7, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 2715 'add' 'add_ln246_892' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2716 [1/1] (0.85ns)   --->   "%sub_ln246_60 = sub i32 %add_ln246_461, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2716 'sub' 'sub_ln246_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2717 [1/1] (0.85ns)   --->   "%sub_ln246_62 = sub i32 %sub_ln246_61, i32 %shl_ln246_10" [src/IDCT2.cpp:246]   --->   Operation 2717 'sub' 'sub_ln246_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2718 [1/1] (0.00ns)   --->   "%shl_ln246_48 = shl i32 %in_61_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2718 'shl' 'shl_ln246_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_63 = sub i32 %sub_ln246_62, i32 %shl_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 2719 'sub' 'sub_ln246_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2720 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_245 = add i32 %sub_ln246_60, i32 %sub_ln246_63" [src/IDCT2.cpp:246]   --->   Operation 2720 'add' 'add_ln246_245' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2721 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_246 = add i32 %add_ln246_892, i32 %mul_ln246_18" [src/IDCT2.cpp:246]   --->   Operation 2721 'add' 'add_ln246_246' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2722 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_64 = sub i32 %add_ln245_27, i32 %shl_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 2722 'sub' 'sub_ln246_64' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_249 = add i32 %mul_ln246_17, i32 %mul_ln246_16" [src/IDCT2.cpp:246]   --->   Operation 2723 'add' 'add_ln246_249' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2724 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_250 = add i32 %add_ln246_249, i32 %sub_ln246_64" [src/IDCT2.cpp:246]   --->   Operation 2724 'add' 'add_ln246_250' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2725 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_252 = add i32 %add_ln245_25, i32 %add_ln244_32" [src/IDCT2.cpp:246]   --->   Operation 2725 'add' 'add_ln246_252' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2726 [1/1] (0.85ns)   --->   "%add_ln246_253 = add i32 %mul_ln245_22, i32 %mul_ln245_21" [src/IDCT2.cpp:246]   --->   Operation 2726 'add' 'add_ln246_253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_255 = add i32 %sub_ln245_42, i32 %mul_ln245_23" [src/IDCT2.cpp:246]   --->   Operation 2727 'add' 'add_ln246_255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2728 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_256 = add i32 %add_ln245_26, i32 %sub_ln245_43" [src/IDCT2.cpp:246]   --->   Operation 2728 'add' 'add_ln246_256' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2729 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_257 = add i32 %add_ln246_256, i32 %add_ln246_255" [src/IDCT2.cpp:246]   --->   Operation 2729 'add' 'add_ln246_257' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_260 = add i32 %sub_ln243_42, i32 %mul_ln243_11" [src/IDCT2.cpp:246]   --->   Operation 2730 'add' 'add_ln246_260' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2731 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_261 = add i32 %sub_ln243_41, i32 %mul_ln243_13" [src/IDCT2.cpp:246]   --->   Operation 2731 'add' 'add_ln246_261' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2732 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_262 = add i32 %add_ln246_261, i32 %add_ln246_260" [src/IDCT2.cpp:246]   --->   Operation 2732 'add' 'add_ln246_262' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2733 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_263 = add i32 %mul_ln243_12, i32 %sub_ln243_44" [src/IDCT2.cpp:246]   --->   Operation 2733 'add' 'add_ln246_263' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2734 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_264 = add i32 %mul_ln243_14, i32 %sub_ln244_35" [src/IDCT2.cpp:246]   --->   Operation 2734 'add' 'add_ln246_264' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2735 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_265 = add i32 %add_ln246_264, i32 %add_ln246_263" [src/IDCT2.cpp:246]   --->   Operation 2735 'add' 'add_ln246_265' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2736 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_267 = add i32 %sub_ln243_47, i32 %mul_ln244_24" [src/IDCT2.cpp:246]   --->   Operation 2736 'add' 'add_ln246_267' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2737 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_269 = add i32 %add_ln246_268, i32 %add_ln246_267" [src/IDCT2.cpp:246]   --->   Operation 2737 'add' 'add_ln246_269' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2738 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_270 = add i32 %mul_ln244_25, i32 %add_ln244_31" [src/IDCT2.cpp:246]   --->   Operation 2738 'add' 'add_ln246_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2739 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_272 = add i32 %add_ln246_271, i32 %add_ln246_270" [src/IDCT2.cpp:246]   --->   Operation 2739 'add' 'add_ln246_272' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2740 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_273 = add i32 %add_ln246_272, i32 %add_ln246_269" [src/IDCT2.cpp:246]   --->   Operation 2740 'add' 'add_ln246_273' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2741 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_29 = add i32 %add_ln243_24, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2741 'add' 'add_ln243_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2742 [1/1] (0.85ns)   --->   "%sub_ln243_48 = sub i32 %shl_ln243_39, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 2742 'sub' 'sub_ln243_48' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2743 [1/1] (0.85ns)   --->   "%sub_ln243_49 = sub i32 %shl_ln243_48, i32 %shl_ln243_25" [src/IDCT2.cpp:243]   --->   Operation 2743 'sub' 'sub_ln243_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2744 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_15 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 2744 'mul' 'mul_ln243_15' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2745 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_16 = mul i32 %in_9_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 2745 'mul' 'mul_ln243_16' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_33 = add i32 %add_ln243_32, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 2746 'add' 'add_ln243_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2747 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_26 = mul i32 %in_19_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 2747 'mul' 'mul_ln244_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2748 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_27 = mul i32 %in_21_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 2748 'mul' 'mul_ln244_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_41 = sub i32 %shl_ln244_10, i32 %shl_ln244_11" [src/IDCT2.cpp:244]   --->   Operation 2749 'sub' 'sub_ln244_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2750 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_45 = sub i32 %shl_ln244_26, i32 %shl_ln244_42" [src/IDCT2.cpp:244]   --->   Operation 2750 'sub' 'sub_ln244_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2751 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_24 = mul i32 %in_33_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 2751 'mul' 'mul_ln245_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2752 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_25 = mul i32 %in_35_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 2752 'mul' 'mul_ln245_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2753 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_28 = add i32 %shl_ln245_6, i32 %shl_ln245_20" [src/IDCT2.cpp:245]   --->   Operation 2753 'add' 'add_ln245_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2754 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_46 = sub i32 %add_ln245_28, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2754 'sub' 'sub_ln245_46' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2755 [1/1] (0.85ns)   --->   "%sub_ln245_49 = sub i32 %sub_ln245_48, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 2755 'sub' 'sub_ln245_49' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2756 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_26 = mul i32 %in_47_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 2756 'mul' 'mul_ln245_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2757 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_19 = mul i32 %in_49_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 2757 'mul' 'mul_ln246_19' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_986 = add i32 %shl_ln246_49, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 2758 'add' 'add_ln246_986' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2759 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_66 = sub i32 %add_ln246_182, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 2759 'sub' 'sub_ln246_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_67 = sub i32 %shl_ln246_7, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 2760 'sub' 'sub_ln246_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2761 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_68 = sub i32 %sub_ln246_67, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2761 'sub' 'sub_ln246_68' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2762 [1/1] (0.85ns)   --->   "%sub_ln246_69 = sub i32 0, i32 %shl_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 2762 'sub' 'sub_ln246_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_70 = sub i32 %sub_ln246_69, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2763 'sub' 'sub_ln246_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2764 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_20 = mul i32 %in_61_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 2764 'mul' 'mul_ln246_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2765 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_276 = add i32 %sub_ln246_70, i32 %mul_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 2765 'add' 'add_ln246_276' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2766 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_277 = add i32 %sub_ln246_68, i32 %sub_ln246_66" [src/IDCT2.cpp:246]   --->   Operation 2766 'add' 'add_ln246_277' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_279 = add i32 %mul_ln246_19, i32 %mul_ln245_26" [src/IDCT2.cpp:246]   --->   Operation 2767 'add' 'add_ln246_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2768 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_280 = add i32 %sub_ln246_65, i32 %add_ln246_986" [src/IDCT2.cpp:246]   --->   Operation 2768 'add' 'add_ln246_280' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2769 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_281 = add i32 %add_ln246_280, i32 %add_ln246_279" [src/IDCT2.cpp:246]   --->   Operation 2769 'add' 'add_ln246_281' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2770 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_283 = add i32 %mul_ln245_24, i32 %sub_ln244_45" [src/IDCT2.cpp:246]   --->   Operation 2770 'add' 'add_ln246_283' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2771 [1/1] (0.85ns)   --->   "%sub_ln246_71 = sub i32 %mul_ln245_25, i32 %shl_ln245_31" [src/IDCT2.cpp:246]   --->   Operation 2771 'sub' 'sub_ln246_71' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_286 = add i32 %sub_ln245_49, i32 %sub_ln245_46" [src/IDCT2.cpp:246]   --->   Operation 2772 'add' 'add_ln246_286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2773 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_288 = add i32 %add_ln246_287, i32 %add_ln246_286" [src/IDCT2.cpp:246]   --->   Operation 2773 'add' 'add_ln246_288' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2774 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_291 = add i32 %sub_ln243_48, i32 %sub_ln243_49" [src/IDCT2.cpp:246]   --->   Operation 2774 'add' 'add_ln246_291' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2775 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_292 = add i32 %add_ln243_29, i32 %mul_ln243_16" [src/IDCT2.cpp:246]   --->   Operation 2775 'add' 'add_ln246_292' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2776 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_293 = add i32 %add_ln246_292, i32 %add_ln246_291" [src/IDCT2.cpp:246]   --->   Operation 2776 'add' 'add_ln246_293' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_294 = add i32 %mul_ln243_15, i32 %sub_ln243_11" [src/IDCT2.cpp:246]   --->   Operation 2777 'add' 'add_ln246_294' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2778 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_296 = add i32 %add_ln246_295, i32 %add_ln246_294" [src/IDCT2.cpp:246]   --->   Operation 2778 'add' 'add_ln246_296' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2779 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_298 = add i32 %add_ln243_33, i32 %mul_ln244_27" [src/IDCT2.cpp:246]   --->   Operation 2779 'add' 'add_ln246_298' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2780 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_299 = add i32 %mul_ln244_26, i32 %sub_ln244_41" [src/IDCT2.cpp:246]   --->   Operation 2780 'add' 'add_ln246_299' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_300 = add i32 %add_ln246_299, i32 %add_ln246_298" [src/IDCT2.cpp:246]   --->   Operation 2781 'add' 'add_ln246_300' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2782 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_304 = add i32 %add_ln246_303, i32 %add_ln246_300" [src/IDCT2.cpp:246]   --->   Operation 2782 'add' 'add_ln246_304' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2783 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_17 = mul i32 %in_5_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 2783 'mul' 'mul_ln243_17' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2784 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_18 = mul i32 %in_7_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 2784 'mul' 'mul_ln243_18' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_51 = sub i32 %in_9_val_read, i32 %shl_ln243_9" [src/IDCT2.cpp:243]   --->   Operation 2785 'sub' 'sub_ln243_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_35 = add i32 %add_ln243_34, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 2786 'add' 'add_ln243_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_37 = add i32 %add_ln243_36, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 2787 'add' 'add_ln243_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2788 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_52 = sub i32 %add_ln243_37, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 2788 'sub' 'sub_ln243_52' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2789 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_28 = mul i32 %in_17_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 2789 'mul' 'mul_ln244_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2790 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_29 = mul i32 %in_19_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 2790 'mul' 'mul_ln244_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2791 [1/1] (0.00ns)   --->   "%shl_ln244_48 = shl i32 %in_25_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 2791 'shl' 'shl_ln244_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_49 = sub i32 %sub_ln244_48, i32 %shl_ln244_48" [src/IDCT2.cpp:244]   --->   Operation 2792 'sub' 'sub_ln244_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2793 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_30 = mul i32 %in_31_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 2793 'mul' 'mul_ln244_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2794 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_51 = sub i32 %shl_ln245_18, i32 %shl_ln245_46" [src/IDCT2.cpp:245]   --->   Operation 2794 'sub' 'sub_ln245_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_52 = sub i32 %shl_ln245_2, i32 %shl_ln245_44" [src/IDCT2.cpp:245]   --->   Operation 2795 'sub' 'sub_ln245_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2796 [1/1] (0.85ns)   --->   "%sub_ln245_53 = sub i32 %shl_ln245_42, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 2796 'sub' 'sub_ln245_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2797 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_27 = mul i32 %in_41_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 2797 'mul' 'mul_ln245_27' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_55 = sub i32 %sub_ln245_54, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 2798 'sub' 'sub_ln245_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2799 [1/1] (0.85ns)   --->   "%sub_ln245_56 = sub i32 %shl_ln245_24, i32 %shl_ln245_50" [src/IDCT2.cpp:245]   --->   Operation 2799 'sub' 'sub_ln245_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2800 [1/1] (0.85ns)   --->   "%add_ln246_990 = add i32 %sub_ln246_17, i32 %shl_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 2800 'add' 'add_ln246_990' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2801 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_23 = mul i32 %in_55_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 2801 'mul' 'mul_ln246_23' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2802 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_24 = mul i32 %in_57_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 2802 'mul' 'mul_ln246_24' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2803 [1/1] (0.85ns)   --->   "%sub_ln246_72 = sub i32 %sub_ln246_61, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 2803 'sub' 'sub_ln246_72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_73 = sub i32 %sub_ln246_72, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 2804 'sub' 'sub_ln246_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2805 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_307 = add i32 %sub_ln246_24, i32 %sub_ln246_73" [src/IDCT2.cpp:246]   --->   Operation 2805 'add' 'add_ln246_307' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2806 [1/1] (0.85ns)   --->   "%add_ln246_308 = add i32 %mul_ln246_24, i32 %mul_ln246_23" [src/IDCT2.cpp:246]   --->   Operation 2806 'add' 'add_ln246_308' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2807 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_310 = add i32 %add_ln246_990, i32 %sub_ln245_56" [src/IDCT2.cpp:246]   --->   Operation 2807 'add' 'add_ln246_310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2808 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_312 = add i32 %add_ln246_311, i32 %add_ln246_310" [src/IDCT2.cpp:246]   --->   Operation 2808 'add' 'add_ln246_312' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2809 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_314 = add i32 %sub_ln245_51, i32 %mul_ln244_30" [src/IDCT2.cpp:246]   --->   Operation 2809 'add' 'add_ln246_314' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2810 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_315 = add i32 %sub_ln245_17, i32 %sub_ln245_52" [src/IDCT2.cpp:246]   --->   Operation 2810 'add' 'add_ln246_315' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2811 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_317 = add i32 %mul_ln245_27, i32 %sub_ln245_53" [src/IDCT2.cpp:246]   --->   Operation 2811 'add' 'add_ln246_317' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2812 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_318 = add i32 %sub_ln245_55, i32 %mul_ln245_10" [src/IDCT2.cpp:246]   --->   Operation 2812 'add' 'add_ln246_318' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2813 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_319 = add i32 %add_ln246_318, i32 %add_ln246_317" [src/IDCT2.cpp:246]   --->   Operation 2813 'add' 'add_ln246_319' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2814 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_322 = add i32 %shl_ln243_47, i32 %mul_ln243_17" [src/IDCT2.cpp:246]   --->   Operation 2814 'add' 'add_ln246_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2815 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_323 = add i32 %sub_ln243_50, i32 %sub_ln243_51" [src/IDCT2.cpp:246]   --->   Operation 2815 'add' 'add_ln246_323' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2816 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_324 = add i32 %add_ln246_323, i32 %add_ln246_322" [src/IDCT2.cpp:246]   --->   Operation 2816 'add' 'add_ln246_324' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2817 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_325 = add i32 %mul_ln243_18, i32 %sub_ln243_52" [src/IDCT2.cpp:246]   --->   Operation 2817 'add' 'add_ln246_325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2818 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_326 = add i32 %add_ln243_35, i32 %mul_ln244_28" [src/IDCT2.cpp:246]   --->   Operation 2818 'add' 'add_ln246_326' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2819 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_327 = add i32 %add_ln246_326, i32 %add_ln246_325" [src/IDCT2.cpp:246]   --->   Operation 2819 'add' 'add_ln246_327' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2820 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_330 = add i32 %mul_ln244_29, i32 %sub_ln244_49" [src/IDCT2.cpp:246]   --->   Operation 2820 'add' 'add_ln246_330' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2821 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_331 = add i32 %add_ln246_330, i32 %add_ln246_329" [src/IDCT2.cpp:246]   --->   Operation 2821 'add' 'add_ln246_331' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2822 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_335 = add i32 %add_ln246_334, i32 %add_ln246_331" [src/IDCT2.cpp:246]   --->   Operation 2822 'add' 'add_ln246_335' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2823 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_55 = sub i32 %add_ln243_24, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 2823 'sub' 'sub_ln243_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2824 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_38 = add i32 %sub_ln243_55, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 2824 'add' 'add_ln243_38' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2825 [1/1] (0.00ns)   --->   "%muxLogicI0_to_mul_ln243_19 = muxlogic i32 %in_3_val_read"   --->   Operation 2825 'muxlogic' 'muxLogicI0_to_mul_ln243_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2826 [1/1] (0.00ns)   --->   "%muxLogicI1_to_mul_ln243_19 = muxlogic i32 4294967285"   --->   Operation 2826 'muxlogic' 'muxLogicI1_to_mul_ln243_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2827 [2/2] (2.19ns) (share mux size 300)   --->   "%mul_ln243_19 = mul i32 %in_3_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 2827 'mul' 'mul_ln243_19' <Predicate = true> <Delay = 2.19> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2828 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_20 = muxlogic i32 %in_5_val_read"   --->   Operation 2828 'muxlogic' 'muxLogicI0_to_mul_ln243_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2829 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_20 = muxlogic i32 4294967210"   --->   Operation 2829 'muxlogic' 'muxLogicI1_to_mul_ln243_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2830 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_20 = mul i32 %in_5_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 2830 'mul' 'mul_ln243_20' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2831 [1/1] (0.85ns)   --->   "%sub_ln243_56 = sub i32 %shl_ln243_6, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 2831 'sub' 'sub_ln243_56' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_39 = add i32 %shl_ln243_8, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2832 'add' 'add_ln243_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2833 [1/1] (0.85ns)   --->   "%sub_ln243_57 = sub i32 %sub_ln243_19, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 2833 'sub' 'sub_ln243_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2834 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_21 = mul i32 %in_15_val_read, i32 4294967244" [src/IDCT2.cpp:243]   --->   Operation 2834 'mul' 'mul_ln243_21' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2835 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_31 = mul i32 %in_17_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2835 'mul' 'mul_ln244_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2836 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_52 = sub i32 %shl_ln244_39, i32 %shl_ln244_34" [src/IDCT2.cpp:244]   --->   Operation 2836 'sub' 'sub_ln244_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2837 [1/1] (0.85ns)   --->   "%add_ln244_37 = add i32 %shl_ln244_5, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 2837 'add' 'add_ln244_37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_38 = add i32 %add_ln244_37, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 2838 'add' 'add_ln244_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2839 [1/1] (0.85ns)   --->   "%sub_ln244_53 = sub i32 %add_ln244_39, i32 %in_23_val_read" [src/IDCT2.cpp:244]   --->   Operation 2839 'sub' 'sub_ln244_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2840 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_33 = mul i32 %in_29_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 2840 'mul' 'mul_ln244_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_40 = add i32 %shl_ln244_25, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 2841 'add' 'add_ln244_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2842 [1/1] (0.85ns)   --->   "%sub_ln245_58 = sub i32 %sub_ln245_57, i32 %shl_ln245_18" [src/IDCT2.cpp:245]   --->   Operation 2842 'sub' 'sub_ln245_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_59 = sub i32 %shl_ln245_2, i32 %shl_ln245_28" [src/IDCT2.cpp:245]   --->   Operation 2843 'sub' 'sub_ln245_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2844 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_28 = mul i32 %in_37_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2844 'mul' 'mul_ln245_28' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2845 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_29 = muxlogic i32 %in_39_val_read"   --->   Operation 2845 'muxlogic' 'muxLogicI0_to_mul_ln245_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2846 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_29 = muxlogic i32 4294967205"   --->   Operation 2846 'muxlogic' 'muxLogicI1_to_mul_ln245_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2847 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_29 = mul i32 %in_39_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 2847 'mul' 'mul_ln245_29' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2848 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_30 = muxlogic i32 %in_41_val_read"   --->   Operation 2848 'muxlogic' 'muxLogicI0_to_mul_ln245_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2849 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_30 = muxlogic i32 4294967259"   --->   Operation 2849 'muxlogic' 'muxLogicI1_to_mul_ln245_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2850 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_30 = mul i32 %in_41_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 2850 'mul' 'mul_ln245_30' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2851 [1/1] (0.85ns)   --->   "%sub_ln245_60 = sub i32 %shl_ln245_11, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 2851 'sub' 'sub_ln245_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2852 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_61 = sub i32 %sub_ln245_60, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 2852 'sub' 'sub_ln245_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2853 [1/1] (0.85ns)   --->   "%sub_ln245_62 = sub i32 %sub_ln245_45, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 2853 'sub' 'sub_ln245_62' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_994 = add i32 %shl_ln246_27, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 2854 'add' 'add_ln246_994' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_77 = sub i32 %shl_ln246_9, i32 %shl_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 2855 'sub' 'sub_ln246_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2856 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_338 = add i32 %sub_ln246_77, i32 %mul_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 2856 'add' 'add_ln246_338' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2857 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_339 = add i32 %add_ln246_994, i32 %add_ln246_430" [src/IDCT2.cpp:246]   --->   Operation 2857 'add' 'add_ln246_339' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2858 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_345 = add i32 %sub_ln245_58, i32 %add_ln244_40" [src/IDCT2.cpp:246]   --->   Operation 2858 'add' 'add_ln246_345' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2859 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_346 = add i32 %mul_ln245_28, i32 %sub_ln245_59" [src/IDCT2.cpp:246]   --->   Operation 2859 'add' 'add_ln246_346' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2860 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_349 = add i32 %sub_ln245_62, i32 %sub_ln245_61" [src/IDCT2.cpp:246]   --->   Operation 2860 'add' 'add_ln246_349' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2861 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_354 = add i32 %add_ln243_38, i32 %add_ln243_39" [src/IDCT2.cpp:246]   --->   Operation 2861 'add' 'add_ln246_354' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_356 = add i32 %sub_ln243_56, i32 %sub_ln243_57" [src/IDCT2.cpp:246]   --->   Operation 2862 'add' 'add_ln246_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2863 [1/1] (0.85ns)   --->   "%add_ln246_357 = add i32 %add_ln243_40, i32 %mul_ln244_31" [src/IDCT2.cpp:246]   --->   Operation 2863 'add' 'add_ln246_357' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2864 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_358 = add i32 %add_ln246_357, i32 %add_ln246_356" [src/IDCT2.cpp:246]   --->   Operation 2864 'add' 'add_ln246_358' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2865 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_360 = add i32 %mul_ln243_21, i32 %add_ln244_38" [src/IDCT2.cpp:246]   --->   Operation 2865 'add' 'add_ln246_360' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2866 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_361 = add i32 %sub_ln244_52, i32 %shl_ln244_48" [src/IDCT2.cpp:246]   --->   Operation 2866 'add' 'add_ln246_361' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2867 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_363 = add i32 %sub_ln244_53, i32 %mul_ln244_33" [src/IDCT2.cpp:246]   --->   Operation 2867 'add' 'add_ln246_363' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2868 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_365 = add i32 %add_ln246_364, i32 %add_ln246_363" [src/IDCT2.cpp:246]   --->   Operation 2868 'add' 'add_ln246_365' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2869 [1/1] (0.85ns)   --->   "%sub_ln243_58 = sub i32 %shl_ln243_24, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 2869 'sub' 'sub_ln243_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2870 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_22 = mul i32 %in_5_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 2870 'mul' 'mul_ln243_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2871 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_23 = mul i32 %in_7_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 2871 'mul' 'mul_ln243_23' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_43 = add i32 %shl_ln243_30, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 2872 'add' 'add_ln243_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2873 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_24 = mul i32 %in_13_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 2873 'mul' 'mul_ln243_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2874 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_25 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 2874 'mul' 'mul_ln243_25' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_55 = sub i32 %shl_ln244_3, i32 %shl_ln244_39" [src/IDCT2.cpp:244]   --->   Operation 2875 'sub' 'sub_ln244_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_58 = sub i32 %sub_ln244_57, i32 %shl_ln244_18" [src/IDCT2.cpp:244]   --->   Operation 2876 'sub' 'sub_ln244_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2877 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_34 = mul i32 %in_25_val_read, i32 4294967212" [src/IDCT2.cpp:244]   --->   Operation 2877 'mul' 'mul_ln244_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2878 [1/1] (0.00ns)   --->   "%shl_ln244_52 = shl i32 %in_31_val_read, i32 3" [src/IDCT2.cpp:244]   --->   Operation 2878 'shl' 'shl_ln244_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2879 [1/1] (0.85ns)   --->   "%sub_ln244_61 = sub i32 %sub_ln244_60, i32 %shl_ln244_52" [src/IDCT2.cpp:244]   --->   Operation 2879 'sub' 'sub_ln244_61' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2880 [1/1] (0.00ns)   --->   "%shl_ln244_53 = shl i32 %in_31_val_read, i32 1" [src/IDCT2.cpp:244]   --->   Operation 2880 'shl' 'shl_ln244_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2881 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_41 = add i32 %sub_ln244_61, i32 %shl_ln244_53" [src/IDCT2.cpp:244]   --->   Operation 2881 'add' 'add_ln244_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2882 [1/1] (0.85ns)   --->   "%sub_ln245_64 = sub i32 %shl_ln245_36, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 2882 'sub' 'sub_ln245_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2883 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_31 = mul i32 %in_35_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 2883 'mul' 'mul_ln245_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2884 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_32 = mul i32 %in_37_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 2884 'mul' 'mul_ln245_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2885 [1/1] (0.85ns)   --->   "%add_ln245_30 = add i32 %shl_ln245_42, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2885 'add' 'add_ln245_30' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_65 = sub i32 %sub_ln245_47, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 2886 'sub' 'sub_ln245_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2887 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_66 = sub i32 %sub_ln245_65, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 2887 'sub' 'sub_ln245_66' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_67 = sub i32 %shl_ln245_32, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 2888 'sub' 'sub_ln245_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2889 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_33 = mul i32 %in_45_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 2889 'mul' 'mul_ln245_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2890 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_34 = mul i32 %in_47_val_read, i32 4294967219" [src/IDCT2.cpp:245]   --->   Operation 2890 'mul' 'mul_ln245_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2891 [1/1] (0.85ns)   --->   "%add_ln246_996 = add i32 %shl_ln246_34, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 2891 'add' 'add_ln246_996' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2892 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_998 = add i32 %add_ln246_997, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 2892 'add' 'add_ln246_998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2893 [1/1] (0.00ns)   --->   "%shl_ln246_52 = shl i32 %in_55_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2893 'shl' 'shl_ln246_52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_79 = sub i32 %shl_ln246_52, i32 %shl_ln246_17" [src/IDCT2.cpp:246]   --->   Operation 2894 'sub' 'sub_ln246_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2895 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_27 = mul i32 %in_57_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 2895 'mul' 'mul_ln246_27' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2896 [1/1] (0.00ns)   --->   "%shl_ln246_53 = shl i32 %in_59_val_read, i32 3" [src/IDCT2.cpp:246]   --->   Operation 2896 'shl' 'shl_ln246_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2897 [1/1] (0.85ns)   --->   "%sub_ln246_80 = sub i32 %shl_ln246_53, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2897 'sub' 'sub_ln246_80' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_81 = sub i32 %sub_ln246_62, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 2898 'sub' 'sub_ln246_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2899 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_369 = add i32 %sub_ln246_80, i32 %sub_ln246_81" [src/IDCT2.cpp:246]   --->   Operation 2899 'add' 'add_ln246_369' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2900 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_370 = add i32 %mul_ln246_27, i32 %sub_ln246_79" [src/IDCT2.cpp:246]   --->   Operation 2900 'add' 'add_ln246_370' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2901 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_372 = add i32 %add_ln246_996, i32 %mul_ln245_34" [src/IDCT2.cpp:246]   --->   Operation 2901 'add' 'add_ln246_372' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2902 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_373 = add i32 %add_ln246_998, i32 %add_ln246_799" [src/IDCT2.cpp:246]   --->   Operation 2902 'add' 'add_ln246_373' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2903 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_374 = add i32 %add_ln246_373, i32 %add_ln246_372" [src/IDCT2.cpp:246]   --->   Operation 2903 'add' 'add_ln246_374' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2904 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_376 = add i32 %sub_ln245_64, i32 %add_ln244_41" [src/IDCT2.cpp:246]   --->   Operation 2904 'add' 'add_ln246_376' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2905 [1/1] (0.85ns)   --->   "%add_ln246_377 = add i32 %mul_ln245_32, i32 %mul_ln245_31" [src/IDCT2.cpp:246]   --->   Operation 2905 'add' 'add_ln246_377' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2906 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_379 = add i32 %sub_ln245_66, i32 %add_ln245_30" [src/IDCT2.cpp:246]   --->   Operation 2906 'add' 'add_ln246_379' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2907 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_380 = add i32 %mul_ln245_33, i32 %sub_ln245_67" [src/IDCT2.cpp:246]   --->   Operation 2907 'add' 'add_ln246_380' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2908 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_381 = add i32 %add_ln246_380, i32 %add_ln246_379" [src/IDCT2.cpp:246]   --->   Operation 2908 'add' 'add_ln246_381' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_384 = add i32 %sub_ln243_58, i32 %mul_ln243_22" [src/IDCT2.cpp:246]   --->   Operation 2909 'add' 'add_ln246_384' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2910 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_385 = add i32 %add_ln243_42, i32 %add_ln243_43" [src/IDCT2.cpp:246]   --->   Operation 2910 'add' 'add_ln246_385' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2911 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_386 = add i32 %add_ln246_385, i32 %add_ln246_384" [src/IDCT2.cpp:246]   --->   Operation 2911 'add' 'add_ln246_386' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_387 = add i32 %mul_ln243_23, i32 %mul_ln243_24" [src/IDCT2.cpp:246]   --->   Operation 2912 'add' 'add_ln246_387' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2913 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_389 = add i32 %add_ln246_388, i32 %add_ln246_387" [src/IDCT2.cpp:246]   --->   Operation 2913 'add' 'add_ln246_389' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2914 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_391 = add i32 %mul_ln243_25, i32 %sub_ln244_58" [src/IDCT2.cpp:246]   --->   Operation 2914 'add' 'add_ln246_391' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2915 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_392 = add i32 %sub_ln244_55, i32 %mul_ln244_34" [src/IDCT2.cpp:246]   --->   Operation 2915 'add' 'add_ln246_392' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_393 = add i32 %add_ln246_392, i32 %add_ln246_391" [src/IDCT2.cpp:246]   --->   Operation 2916 'add' 'add_ln246_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2917 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_397 = add i32 %add_ln246_396, i32 %add_ln246_393" [src/IDCT2.cpp:246]   --->   Operation 2917 'add' 'add_ln246_397' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2918 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_26 = mul i32 %in_3_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 2918 'mul' 'mul_ln243_26' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2919 [1/1] (0.85ns)   --->   "%sub_ln243_60 = sub i32 %in_7_val_read, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 2919 'sub' 'sub_ln243_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_61 = sub i32 %sub_ln243_6, i32 %shl_ln243_45" [src/IDCT2.cpp:243]   --->   Operation 2920 'sub' 'sub_ln243_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2921 [1/1] (0.85ns)   --->   "%sub_ln243_63 = sub i32 %shl_ln243_16, i32 %shl_ln243_33" [src/IDCT2.cpp:243]   --->   Operation 2921 'sub' 'sub_ln243_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_64 = sub i32 %sub_ln244_63, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 2922 'sub' 'sub_ln244_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2923 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_36 = mul i32 %in_23_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 2923 'mul' 'mul_ln244_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2924 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_37 = mul i32 %in_25_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 2924 'mul' 'mul_ln244_37' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2925 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_38 = mul i32 %in_31_val_read, i32 4294967285" [src/IDCT2.cpp:244]   --->   Operation 2925 'mul' 'mul_ln244_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2926 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_35 = mul i32 %in_33_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 2926 'mul' 'mul_ln245_35' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2927 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_68 = sub i32 0, i32 %shl_ln245_27" [src/IDCT2.cpp:245]   --->   Operation 2927 'sub' 'sub_ln245_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2928 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_69 = sub i32 %sub_ln245_68, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 2928 'sub' 'sub_ln245_69' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2929 [1/1] (0.85ns)   --->   "%add_ln245_31 = add i32 %shl_ln245_4, i32 %shl_ln245_5" [src/IDCT2.cpp:245]   --->   Operation 2929 'add' 'add_ln245_31' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2930 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_32 = add i32 %add_ln245_31, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 2930 'add' 'add_ln245_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_33 = add i32 %shl_ln245_6, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 2931 'add' 'add_ln245_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2932 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_34 = add i32 %add_ln245_33, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 2932 'add' 'add_ln245_34' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2933 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_36 = mul i32 %in_41_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2933 'mul' 'mul_ln245_36' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_71 = sub i32 %sub_ln245_70, i32 %shl_ln245_50" [src/IDCT2.cpp:245]   --->   Operation 2934 'sub' 'sub_ln245_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2935 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_72 = sub i32 %sub_ln245_71, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 2935 'sub' 'sub_ln245_72' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2936 [1/1] (0.85ns)   --->   "%sub_ln246_83 = sub i32 %sub_ln246_82, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 2936 'sub' 'sub_ln246_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_85 = sub i32 %sub_ln246_84, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 2937 'sub' 'sub_ln246_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2938 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_28 = mul i32 %in_53_val_read, i32 4294967219" [src/IDCT2.cpp:246]   --->   Operation 2938 'mul' 'mul_ln246_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_86 = sub i32 %shl_ln246_42, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 2939 'sub' 'sub_ln246_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_87 = sub i32 %sub_ln246_35, i32 %shl_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 2940 'sub' 'sub_ln246_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2941 [1/1] (0.00ns)   --->   "%shl_ln246_55 = shl i32 %in_57_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 2941 'shl' 'shl_ln246_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2942 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_1001 = add i32 %sub_ln246_87, i32 %shl_ln246_55" [src/IDCT2.cpp:246]   --->   Operation 2942 'add' 'add_ln246_1001' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_88 = sub i32 %shl_ln246_8, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 2943 'sub' 'sub_ln246_88' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2944 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_29 = mul i32 %in_61_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 2944 'mul' 'mul_ln246_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2945 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_400 = add i32 %sub_ln246_88, i32 %mul_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 2945 'add' 'add_ln246_400' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2946 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_401 = add i32 %add_ln246_1001, i32 %sub_ln246_86" [src/IDCT2.cpp:246]   --->   Operation 2946 'add' 'add_ln246_401' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_403 = add i32 %sub_ln246_83, i32 %sub_ln245_72" [src/IDCT2.cpp:246]   --->   Operation 2947 'add' 'add_ln246_403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2948 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_404 = add i32 %mul_ln246_28, i32 %sub_ln246_85" [src/IDCT2.cpp:246]   --->   Operation 2948 'add' 'add_ln246_404' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2949 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_405 = add i32 %add_ln246_404, i32 %add_ln246_403" [src/IDCT2.cpp:246]   --->   Operation 2949 'add' 'add_ln246_405' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2950 [1/1] (0.85ns)   --->   "%add_ln246_407 = add i32 %mul_ln245_35, i32 %mul_ln244_38" [src/IDCT2.cpp:246]   --->   Operation 2950 'add' 'add_ln246_407' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2951 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_408 = add i32 %add_ln245_32, i32 %sub_ln245_69" [src/IDCT2.cpp:246]   --->   Operation 2951 'add' 'add_ln246_408' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2952 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_410 = add i32 %mul_ln245_36, i32 %add_ln245_34" [src/IDCT2.cpp:246]   --->   Operation 2952 'add' 'add_ln246_410' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2953 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_412 = add i32 %sub_ln246_90, i32 %add_ln246_410" [src/IDCT2.cpp:246]   --->   Operation 2953 'add' 'add_ln246_412' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2954 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_415 = add i32 %mul_ln243_26, i32 %mul_ln243_22" [src/IDCT2.cpp:246]   --->   Operation 2954 'add' 'add_ln246_415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2955 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_416 = add i32 %sub_ln243_59, i32 %sub_ln243_61" [src/IDCT2.cpp:246]   --->   Operation 2955 'add' 'add_ln246_416' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2956 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_417 = add i32 %add_ln246_416, i32 %add_ln246_415" [src/IDCT2.cpp:246]   --->   Operation 2956 'add' 'add_ln246_417' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_418 = add i32 %sub_ln243_60, i32 %sub_ln243_63" [src/IDCT2.cpp:246]   --->   Operation 2957 'add' 'add_ln246_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2958 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_420 = add i32 %add_ln246_419, i32 %add_ln246_418" [src/IDCT2.cpp:246]   --->   Operation 2958 'add' 'add_ln246_420' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2959 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_423 = add i32 %sub_ln244_64, i32 %mul_ln244_37" [src/IDCT2.cpp:246]   --->   Operation 2959 'add' 'add_ln246_423' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2960 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_424 = add i32 %add_ln246_423, i32 %add_ln246_422" [src/IDCT2.cpp:246]   --->   Operation 2960 'add' 'add_ln246_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_425 = add i32 %mul_ln244_36, i32 %add_ln244_44" [src/IDCT2.cpp:246]   --->   Operation 2961 'add' 'add_ln246_425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2962 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_427 = add i32 %add_ln246_426, i32 %add_ln246_425" [src/IDCT2.cpp:246]   --->   Operation 2962 'add' 'add_ln246_427' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2963 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_428 = add i32 %add_ln246_427, i32 %add_ln246_424" [src/IDCT2.cpp:246]   --->   Operation 2963 'add' 'add_ln246_428' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2964 [1/1] (0.85ns)   --->   "%sub_ln243_64 = sub i32 %shl_ln243_39, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 2964 'sub' 'sub_ln243_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2965 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_28 = mul i32 %in_5_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 2965 'mul' 'mul_ln243_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2966 [1/1] (0.85ns)   --->   "%sub_ln243_65 = sub i32 %shl_ln243_4, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 2966 'sub' 'sub_ln243_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_48 = add i32 %sub_ln243_6, i32 %shl_ln243_45" [src/IDCT2.cpp:243]   --->   Operation 2967 'add' 'add_ln243_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2968 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_29 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 2968 'mul' 'mul_ln243_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2969 [1/1] (0.85ns)   --->   "%sub_ln243_66 = sub i32 %shl_ln243_19, i32 %shl_ln243_36" [src/IDCT2.cpp:243]   --->   Operation 2969 'sub' 'sub_ln243_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2970 [1/1] (0.85ns)   --->   "%sub_ln244_65 = sub i32 %shl_ln244_3, i32 %shl_ln244_4" [src/IDCT2.cpp:244]   --->   Operation 2970 'sub' 'sub_ln244_65' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_46 = add i32 %sub_ln244_65, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 2971 'add' 'add_ln244_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2972 [1/1] (0.85ns)   --->   "%sub_ln244_66 = sub i32 0, i32 %shl_ln244_5" [src/IDCT2.cpp:244]   --->   Operation 2972 'sub' 'sub_ln244_66' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_67 = sub i32 %sub_ln244_66, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 2973 'sub' 'sub_ln244_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2974 [1/1] (0.85ns)   --->   "%sub_ln244_69 = sub i32 %sub_ln244_68, i32 %shl_ln244_54" [src/IDCT2.cpp:244]   --->   Operation 2974 'sub' 'sub_ln244_69' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2975 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_40 = mul i32 %in_31_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 2975 'mul' 'mul_ln244_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2976 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_73 = sub i32 %in_33_val_read, i32 %shl_ln245_18" [src/IDCT2.cpp:245]   --->   Operation 2976 'sub' 'sub_ln245_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_35 = add i32 %shl_ln245_30, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 2977 'add' 'add_ln245_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2978 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_38 = mul i32 %in_39_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 2978 'mul' 'mul_ln245_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2979 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_39 = muxlogic i32 %in_47_val_read"   --->   Operation 2979 'muxlogic' 'muxLogicI0_to_mul_ln245_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2980 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_39 = muxlogic i32 4294967255"   --->   Operation 2980 'muxlogic' 'muxLogicI1_to_mul_ln245_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2981 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln245_39 = mul i32 %in_47_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 2981 'mul' 'mul_ln245_39' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2982 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_30 = muxlogic i32 %in_49_val_read"   --->   Operation 2982 'muxlogic' 'muxLogicI0_to_mul_ln246_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2983 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_30 = muxlogic i32 4294967210"   --->   Operation 2983 'muxlogic' 'muxLogicI1_to_mul_ln246_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2984 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln246_30 = mul i32 %in_49_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 2984 'mul' 'mul_ln246_30' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_91 = sub i32 %shl_ln246_49, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 2985 'sub' 'sub_ln246_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2986 [1/1] (0.85ns)   --->   "%sub_ln246_94 = sub i32 %shl_ln246_5, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 2986 'sub' 'sub_ln246_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_95 = sub i32 %sub_ln246_94, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 2987 'sub' 'sub_ln246_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2988 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_31 = mul i32 %in_57_val_read, i32 4294967209" [src/IDCT2.cpp:246]   --->   Operation 2988 'mul' 'mul_ln246_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2989 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln246_32 = muxlogic i32 %in_59_val_read"   --->   Operation 2989 'muxlogic' 'muxLogicI0_to_mul_ln246_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2990 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln246_32 = muxlogic i32 4294967259"   --->   Operation 2990 'muxlogic' 'muxLogicI1_to_mul_ln246_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 2991 [2/2] (2.18ns) (share mux size 300)   --->   "%mul_ln246_32 = mul i32 %in_59_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 2991 'mul' 'mul_ln246_32' <Predicate = true> <Delay = 2.18> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2992 [1/1] (0.85ns)   --->   "%add_ln246_1003 = add i32 %shl_ln246_39, i32 %shl_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 2992 'add' 'add_ln246_1003' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2993 [1/1] (0.85ns)   --->   "%sub_ln246_96 = sub i32 %add_ln246_1003, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 2993 'sub' 'sub_ln246_96' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 2994 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_432 = add i32 %mul_ln246_31, i32 %sub_ln246_95" [src/IDCT2.cpp:246]   --->   Operation 2994 'add' 'add_ln246_432' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2995 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_435 = add i32 %sub_ln246_93, i32 %sub_ln246_91" [src/IDCT2.cpp:246]   --->   Operation 2995 'add' 'add_ln246_435' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2996 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_438 = add i32 %sub_ln245_73, i32 %mul_ln244_40" [src/IDCT2.cpp:246]   --->   Operation 2996 'add' 'add_ln246_438' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2997 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_439 = add i32 %add_ln245_35, i32 %sub_ln245_14" [src/IDCT2.cpp:246]   --->   Operation 2997 'add' 'add_ln246_439' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2998 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_440 = add i32 %add_ln246_439, i32 %add_ln246_438" [src/IDCT2.cpp:246]   --->   Operation 2998 'add' 'add_ln246_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 2999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_441 = add i32 %sub_ln245_74, i32 %mul_ln245_38" [src/IDCT2.cpp:246]   --->   Operation 2999 'add' 'add_ln246_441' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3000 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_443 = add i32 %add_ln246_442, i32 %add_ln246_441" [src/IDCT2.cpp:246]   --->   Operation 3000 'add' 'add_ln246_443' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3001 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_444 = add i32 %add_ln246_443, i32 %add_ln246_440" [src/IDCT2.cpp:246]   --->   Operation 3001 'add' 'add_ln246_444' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3002 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_446 = add i32 %sub_ln243_64, i32 %mul_ln243_28" [src/IDCT2.cpp:246]   --->   Operation 3002 'add' 'add_ln246_446' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3003 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_447 = add i32 %add_ln243_47, i32 %add_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 3003 'add' 'add_ln246_447' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3004 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_448 = add i32 %add_ln246_447, i32 %add_ln246_446" [src/IDCT2.cpp:246]   --->   Operation 3004 'add' 'add_ln246_448' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_449 = add i32 %sub_ln243_65, i32 %mul_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 3005 'add' 'add_ln246_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3006 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_451 = add i32 %add_ln246_450, i32 %add_ln246_449" [src/IDCT2.cpp:246]   --->   Operation 3006 'add' 'add_ln246_451' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3007 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_453 = add i32 %sub_ln243_66, i32 %sub_ln244_67" [src/IDCT2.cpp:246]   --->   Operation 3007 'add' 'add_ln246_453' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3008 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_454 = add i32 %add_ln244_46, i32 %sub_ln244_69" [src/IDCT2.cpp:246]   --->   Operation 3008 'add' 'add_ln246_454' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3009 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_30 = mul i32 %in_3_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 3009 'mul' 'mul_ln243_30' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3010 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_31 = mul i32 %in_5_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 3010 'mul' 'mul_ln243_31' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_67 = sub i32 %shl_ln243_28, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 3011 'sub' 'sub_ln243_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3012 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_50 = add i32 %sub_ln243_67, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 3012 'add' 'add_ln243_50' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_52 = add i32 %sub_ln243_68, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 3013 'add' 'add_ln243_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3014 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_32 = mul i32 %in_11_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 3014 'mul' 'mul_ln243_32' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3015 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_33 = mul i32 %in_13_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 3015 'mul' 'mul_ln243_33' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3016 [1/1] (0.85ns)   --->   "%add_ln243_53 = add i32 %shl_ln243_36, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 3016 'add' 'add_ln243_53' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3017 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_54 = add i32 %add_ln243_53, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 3017 'add' 'add_ln243_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3018 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_72 = sub i32 %shl_ln244_35, i32 %shl_ln244_34" [src/IDCT2.cpp:244]   --->   Operation 3018 'sub' 'sub_ln244_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3019 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_41 = mul i32 %in_21_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 3019 'mul' 'mul_ln244_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3020 [1/1] (0.85ns)   --->   "%add_ln244_50 = add i32 %sub_ln244_48, i32 %shl_ln244_48" [src/IDCT2.cpp:244]   --->   Operation 3020 'add' 'add_ln244_50' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3021 [1/1] (0.85ns)   --->   "%sub_ln245_76 = sub i32 %sub_ln245_57, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3021 'sub' 'sub_ln245_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3022 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_77 = sub i32 %sub_ln245_76, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 3022 'sub' 'sub_ln245_77' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_78 = sub i32 %shl_ln245_28, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 3023 'sub' 'sub_ln245_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3024 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_40 = mul i32 %in_37_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 3024 'mul' 'mul_ln245_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3025 [1/1] (0.85ns)   --->   "%sub_ln245_79 = sub i32 %in_39_val_read, i32 %shl_ln245_7" [src/IDCT2.cpp:245]   --->   Operation 3025 'sub' 'sub_ln245_79' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3026 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_80 = sub i32 %shl_ln245_32, i32 %shl_ln245_33" [src/IDCT2.cpp:245]   --->   Operation 3026 'sub' 'sub_ln245_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3027 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_41 = mul i32 %in_45_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 3027 'mul' 'mul_ln245_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3028 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_81 = sub i32 0, i32 %shl_ln245_16" [src/IDCT2.cpp:245]   --->   Operation 3028 'sub' 'sub_ln245_81' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3029 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_82 = sub i32 %sub_ln245_81, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 3029 'sub' 'sub_ln245_82' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3030 [1/1] (0.85ns)   --->   "%sub_ln246_99 = sub i32 %add_ln246_1007, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3030 'sub' 'sub_ln246_99' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3031 [1/1] (0.85ns)   --->   "%sub_ln246_100 = sub i32 %shl_ln246_5, i32 %shl_ln246_17" [src/IDCT2.cpp:246]   --->   Operation 3031 'sub' 'sub_ln246_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1010 = add i32 %add_ln246_676, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 3032 'add' 'add_ln246_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3033 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_101 = sub i32 %shl_ln246_29, i32 %shl_ln246_53" [src/IDCT2.cpp:246]   --->   Operation 3033 'sub' 'sub_ln246_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3034 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_34 = mul i32 %in_61_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 3034 'mul' 'mul_ln246_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3035 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_462 = add i32 %sub_ln246_101, i32 %mul_ln246_34" [src/IDCT2.cpp:246]   --->   Operation 3035 'add' 'add_ln246_462' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3036 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_463 = add i32 %add_ln246_1010, i32 %sub_ln246_100" [src/IDCT2.cpp:246]   --->   Operation 3036 'add' 'add_ln246_463' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_465 = add i32 %sub_ln246_99, i32 %sub_ln245_82" [src/IDCT2.cpp:246]   --->   Operation 3037 'add' 'add_ln246_465' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3038 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_467 = add i32 %add_ln246_466, i32 %add_ln246_465" [src/IDCT2.cpp:246]   --->   Operation 3038 'add' 'add_ln246_467' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3039 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_469 = add i32 %sub_ln245_77, i32 %shl_ln244_53" [src/IDCT2.cpp:246]   --->   Operation 3039 'add' 'add_ln246_469' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3040 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_470 = add i32 %mul_ln245_40, i32 %sub_ln245_78" [src/IDCT2.cpp:246]   --->   Operation 3040 'add' 'add_ln246_470' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3041 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_472 = add i32 %sub_ln245_48, i32 %sub_ln245_79" [src/IDCT2.cpp:246]   --->   Operation 3041 'add' 'add_ln246_472' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3042 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_473 = add i32 %mul_ln245_41, i32 %sub_ln245_80" [src/IDCT2.cpp:246]   --->   Operation 3042 'add' 'add_ln246_473' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3043 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_474 = add i32 %add_ln246_473, i32 %add_ln246_472" [src/IDCT2.cpp:246]   --->   Operation 3043 'add' 'add_ln246_474' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3044 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_477 = add i32 %mul_ln243_30, i32 %mul_ln243_31" [src/IDCT2.cpp:246]   --->   Operation 3044 'add' 'add_ln246_477' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3045 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_478 = add i32 %add_ln243_49, i32 %add_ln243_52" [src/IDCT2.cpp:246]   --->   Operation 3045 'add' 'add_ln246_478' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3046 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_479 = add i32 %add_ln246_478, i32 %add_ln246_477" [src/IDCT2.cpp:246]   --->   Operation 3046 'add' 'add_ln246_479' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_480 = add i32 %add_ln243_50, i32 %mul_ln243_33" [src/IDCT2.cpp:246]   --->   Operation 3047 'add' 'add_ln246_480' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3048 [1/1] (0.85ns)   --->   "%add_ln246_481 = add i32 %mul_ln243_32, i32 %add_ln244_1" [src/IDCT2.cpp:246]   --->   Operation 3048 'add' 'add_ln246_481' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3049 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_482 = add i32 %add_ln246_481, i32 %add_ln246_480" [src/IDCT2.cpp:246]   --->   Operation 3049 'add' 'add_ln246_482' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3050 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_484 = add i32 %add_ln243_54, i32 %mul_ln244_41" [src/IDCT2.cpp:246]   --->   Operation 3050 'add' 'add_ln246_484' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3051 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_485 = add i32 %sub_ln244_72, i32 %add_ln244_50" [src/IDCT2.cpp:246]   --->   Operation 3051 'add' 'add_ln246_485' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3052 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_487 = add i32 %add_ln244_49, i32 %mul_ln244_19" [src/IDCT2.cpp:246]   --->   Operation 3052 'add' 'add_ln246_487' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3053 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_489 = add i32 %add_ln246_488, i32 %add_ln246_487" [src/IDCT2.cpp:246]   --->   Operation 3053 'add' 'add_ln246_489' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3054 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_34 = mul i32 %in_3_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 3054 'mul' 'mul_ln243_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3055 [1/1] (0.85ns)   --->   "%sub_ln243_70 = sub i32 %shl_ln243_41, i32 %shl_ln243_25" [src/IDCT2.cpp:243]   --->   Operation 3055 'sub' 'sub_ln243_70' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3056 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_43 = mul i32 %in_19_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 3056 'mul' 'mul_ln244_43' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3057 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_73 = sub i32 %shl_ln244_27, i32 %shl_ln244_50" [src/IDCT2.cpp:244]   --->   Operation 3057 'sub' 'sub_ln244_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3058 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_76 = sub i32 %shl_ln244_36, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 3058 'sub' 'sub_ln244_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3059 [1/1] (0.85ns)   --->   "%sub_ln244_78 = sub i32 %sub_ln244_60, i32 %shl_ln244_26" [src/IDCT2.cpp:244]   --->   Operation 3059 'sub' 'sub_ln244_78' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3060 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_79 = sub i32 %sub_ln244_78, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3060 'sub' 'sub_ln244_79' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3061 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_42 = mul i32 %in_35_val_read, i32 4294967206" [src/IDCT2.cpp:245]   --->   Operation 3061 'mul' 'mul_ln245_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3062 [1/1] (0.85ns)   --->   "%sub_ln245_83 = sub i32 %shl_ln245_19, i32 %shl_ln245_38" [src/IDCT2.cpp:245]   --->   Operation 3062 'sub' 'sub_ln245_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3063 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_84 = sub i32 %sub_ln245_83, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3063 'sub' 'sub_ln245_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3064 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_85 = sub i32 0, i32 %shl_ln245_10" [src/IDCT2.cpp:245]   --->   Operation 3064 'sub' 'sub_ln245_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3065 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_86 = sub i32 %sub_ln245_85, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3065 'sub' 'sub_ln245_86' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3066 [1/1] (0.85ns)   --->   "%add_ln245_38 = add i32 %add_ln245_6, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 3066 'add' 'add_ln245_38' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3067 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_35 = mul i32 %in_49_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 3067 'mul' 'mul_ln246_35' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3068 [1/1] (0.85ns)   --->   "%sub_ln246_105 = sub i32 %add_ln246_182, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 3068 'sub' 'sub_ln246_105' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3069 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1012 = add i32 %sub_ln246_105, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3069 'add' 'add_ln246_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3070 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_37 = mul i32 %in_57_val_read, i32 4294967244" [src/IDCT2.cpp:246]   --->   Operation 3070 'mul' 'mul_ln246_37' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3071 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_38 = mul i32 %in_59_val_read, i32 4294967225" [src/IDCT2.cpp:246]   --->   Operation 3071 'mul' 'mul_ln246_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3072 [1/1] (0.85ns)   --->   "%sub_ln246_106 = sub i32 %shl_ln246_39, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3072 'sub' 'sub_ln246_106' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3073 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_107 = sub i32 %sub_ln246_106, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3073 'sub' 'sub_ln246_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3074 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_493 = add i32 %mul_ln246_38, i32 %sub_ln246_107" [src/IDCT2.cpp:246]   --->   Operation 3074 'add' 'add_ln246_493' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3075 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_494 = add i32 %mul_ln246_37, i32 %add_ln246_1012" [src/IDCT2.cpp:246]   --->   Operation 3075 'add' 'add_ln246_494' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_496 = add i32 %mul_ln246_35, i32 %add_ln245_38" [src/IDCT2.cpp:246]   --->   Operation 3076 'add' 'add_ln246_496' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3077 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_498 = add i32 %add_ln246_497, i32 %add_ln246_496" [src/IDCT2.cpp:246]   --->   Operation 3077 'add' 'add_ln246_498' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3078 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_108 = sub i32 %sub_ln244_79, i32 %shl_ln245_1" [src/IDCT2.cpp:246]   --->   Operation 3078 'sub' 'sub_ln246_108' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3079 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_501 = add i32 %sub_ln245_84, i32 %mul_ln245_42" [src/IDCT2.cpp:246]   --->   Operation 3079 'add' 'add_ln246_501' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3080 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_503 = add i32 %sub_ln245_86, i32 %add_ln245_19" [src/IDCT2.cpp:246]   --->   Operation 3080 'add' 'add_ln246_503' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3081 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_505 = add i32 %add_ln246_504, i32 %add_ln246_503" [src/IDCT2.cpp:246]   --->   Operation 3081 'add' 'add_ln246_505' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3082 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_508 = add i32 %mul_ln243_34, i32 %sub_ln243_70" [src/IDCT2.cpp:246]   --->   Operation 3082 'add' 'add_ln246_508' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3083 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_510 = add i32 %add_ln246_509, i32 %add_ln246_508" [src/IDCT2.cpp:246]   --->   Operation 3083 'add' 'add_ln246_510' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3084 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_515 = add i32 %sub_ln243_72, i32 %sub_ln244_73" [src/IDCT2.cpp:246]   --->   Operation 3084 'add' 'add_ln246_515' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3085 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_516 = add i32 %mul_ln244_43, i32 %sub_ln244_76" [src/IDCT2.cpp:246]   --->   Operation 3085 'add' 'add_ln246_516' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3086 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_517 = add i32 %add_ln246_516, i32 %add_ln246_515" [src/IDCT2.cpp:246]   --->   Operation 3086 'add' 'add_ln246_517' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3087 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_521 = add i32 %add_ln246_520, i32 %add_ln246_517" [src/IDCT2.cpp:246]   --->   Operation 3087 'add' 'add_ln246_521' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3088 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_37 = mul i32 %in_3_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 3088 'mul' 'mul_ln243_37' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3089 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_38 = mul i32 %in_5_val_read, i32 4294967259" [src/IDCT2.cpp:243]   --->   Operation 3089 'mul' 'mul_ln243_38' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3090 [1/1] (0.85ns)   --->   "%sub_ln243_75 = sub i32 %sub_ln243_4, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 3090 'sub' 'sub_ln243_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3091 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_39 = mul i32 %in_11_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 3091 'mul' 'mul_ln243_39' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3092 [1/1] (0.85ns)   --->   "%sub_ln243_78 = sub i32 %shl_ln243_34, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3092 'sub' 'sub_ln243_78' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3093 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_44 = mul i32 %in_17_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 3093 'mul' 'mul_ln244_44' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3094 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_45 = mul i32 %in_19_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 3094 'mul' 'mul_ln244_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3095 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_80 = sub i32 %shl_ln244_5, i32 %shl_ln244_18" [src/IDCT2.cpp:244]   --->   Operation 3095 'sub' 'sub_ln244_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3096 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_46 = mul i32 %in_25_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 3096 'mul' 'mul_ln244_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3097 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_84 = sub i32 %shl_ln244_52, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3097 'sub' 'sub_ln244_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3098 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_39 = add i32 %shl_ln245_37, i32 %shl_ln245_3" [src/IDCT2.cpp:245]   --->   Operation 3098 'add' 'add_ln245_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3099 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_44 = mul i32 %in_39_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 3099 'mul' 'mul_ln245_44' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3100 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_45 = mul i32 %in_41_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 3100 'mul' 'mul_ln245_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3101 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_46 = mul i32 %in_47_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 3101 'mul' 'mul_ln245_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3102 [1/1] (0.85ns)   --->   "%sub_ln246_109 = sub i32 %shl_ln246_51, i32 %shl_ln246" [src/IDCT2.cpp:246]   --->   Operation 3102 'sub' 'sub_ln246_109' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_110 = sub i32 %shl_ln246_38, i32 %shl_ln246_43" [src/IDCT2.cpp:246]   --->   Operation 3103 'sub' 'sub_ln246_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3104 [1/1] (0.85ns)   --->   "%sub_ln246_111 = sub i32 %add_ln246_1015, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 3104 'sub' 'sub_ln246_111' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_112 = sub i32 %shl_ln246_20, i32 %shl_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 3105 'sub' 'sub_ln246_112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3106 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_524 = add i32 %sub_ln246_111, i32 %sub_ln246_112" [src/IDCT2.cpp:246]   --->   Operation 3106 'add' 'add_ln246_524' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3107 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_525 = add i32 %sub_ln246_110, i32 %mul_ln246_23" [src/IDCT2.cpp:246]   --->   Operation 3107 'add' 'add_ln246_525' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3108 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_527 = add i32 %sub_ln246_109, i32 %mul_ln245_46" [src/IDCT2.cpp:246]   --->   Operation 3108 'add' 'add_ln246_527' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3109 [1/1] (0.85ns)   --->   "%add_ln246_528 = add i32 %shl_ln246_56, i32 %add_ln246_799" [src/IDCT2.cpp:246]   --->   Operation 3109 'add' 'add_ln246_528' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3110 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_529 = add i32 %add_ln246_528, i32 %add_ln246_527" [src/IDCT2.cpp:246]   --->   Operation 3110 'add' 'add_ln246_529' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3111 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_531 = add i32 %mul_ln245_35, i32 %sub_ln244_84" [src/IDCT2.cpp:246]   --->   Operation 3111 'add' 'add_ln246_531' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3112 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_532 = add i32 %add_ln245_41, i32 %add_ln245_39" [src/IDCT2.cpp:246]   --->   Operation 3112 'add' 'add_ln246_532' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_533 = add i32 %add_ln246_532, i32 %add_ln246_531" [src/IDCT2.cpp:246]   --->   Operation 3113 'add' 'add_ln246_533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_534 = add i32 %mul_ln245_45, i32 %mul_ln245_44" [src/IDCT2.cpp:246]   --->   Operation 3114 'add' 'add_ln246_534' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3115 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_536 = add i32 %add_ln246_535, i32 %add_ln246_534" [src/IDCT2.cpp:246]   --->   Operation 3115 'add' 'add_ln246_536' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3116 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_537 = add i32 %add_ln246_536, i32 %add_ln246_533" [src/IDCT2.cpp:246]   --->   Operation 3116 'add' 'add_ln246_537' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_539 = add i32 %mul_ln243_37, i32 %mul_ln243_38" [src/IDCT2.cpp:246]   --->   Operation 3117 'add' 'add_ln246_539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3118 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_541 = add i32 %add_ln246_540, i32 %add_ln246_539" [src/IDCT2.cpp:246]   --->   Operation 3118 'add' 'add_ln246_541' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_542 = add i32 %sub_ln243_75, i32 %sub_ln243_78" [src/IDCT2.cpp:246]   --->   Operation 3119 'add' 'add_ln246_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3120 [1/1] (0.85ns)   --->   "%add_ln246_543 = add i32 %mul_ln243_39, i32 %mul_ln244_44" [src/IDCT2.cpp:246]   --->   Operation 3120 'add' 'add_ln246_543' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3121 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_544 = add i32 %add_ln246_543, i32 %add_ln246_542" [src/IDCT2.cpp:246]   --->   Operation 3121 'add' 'add_ln246_544' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3122 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_546 = add i32 %sub_ln243_80, i32 %sub_ln244_80" [src/IDCT2.cpp:246]   --->   Operation 3122 'add' 'add_ln246_546' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3123 [1/1] (0.85ns)   --->   "%add_ln246_547 = add i32 %mul_ln244_45, i32 %mul_ln244_46" [src/IDCT2.cpp:246]   --->   Operation 3123 'add' 'add_ln246_547' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_548 = add i32 %add_ln246_547, i32 %add_ln246_546" [src/IDCT2.cpp:246]   --->   Operation 3124 'add' 'add_ln246_548' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3125 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_552 = add i32 %add_ln246_551, i32 %add_ln246_548" [src/IDCT2.cpp:246]   --->   Operation 3125 'add' 'add_ln246_552' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3126 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_40 = mul i32 %in_3_val_read, i32 4294967213" [src/IDCT2.cpp:243]   --->   Operation 3126 'mul' 'mul_ln243_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3127 [1/1] (0.85ns)   --->   "%sub_ln243_82 = sub i32 %in_5_val_read, i32 %shl_ln243_26" [src/IDCT2.cpp:243]   --->   Operation 3127 'sub' 'sub_ln243_82' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3128 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_41 = mul i32 %in_11_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 3128 'mul' 'mul_ln243_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3129 [1/1] (0.85ns)   --->   "%add_ln243_57 = add i32 %shl_ln243_33, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3129 'add' 'add_ln243_57' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_85 = sub i32 %sub_ln243_84, i32 %shl_ln243_19" [src/IDCT2.cpp:243]   --->   Operation 3130 'sub' 'sub_ln243_85' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3131 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_47 = mul i32 %in_17_val_read, i32 4294967209" [src/IDCT2.cpp:244]   --->   Operation 3131 'mul' 'mul_ln244_47' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3132 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_48 = mul i32 %in_23_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 3132 'mul' 'mul_ln244_48' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3133 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_49 = mul i32 %in_25_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 3133 'mul' 'mul_ln244_49' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3134 [1/1] (0.85ns)   --->   "%sub_ln245_89 = sub i32 %shl_ln245_36, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3134 'sub' 'sub_ln245_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_90 = sub i32 %sub_ln245_89, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 3135 'sub' 'sub_ln245_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_44 = add i32 %shl_ln245_2, i32 %shl_ln245_37" [src/IDCT2.cpp:245]   --->   Operation 3136 'add' 'add_ln245_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3137 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_45 = add i32 %add_ln245_44, i32 %shl_ln245_3" [src/IDCT2.cpp:245]   --->   Operation 3137 'add' 'add_ln245_45' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3138 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_47 = mul i32 %in_37_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 3138 'mul' 'mul_ln245_47' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3139 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_48 = mul i32 %in_39_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 3139 'mul' 'mul_ln245_48' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3140 [1/1] (0.85ns)   --->   "%add_ln245_46 = add i32 %add_ln245_20, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 3140 'add' 'add_ln245_46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3141 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_47 = add i32 %shl_ln245_12, i32 %shl_ln245_13" [src/IDCT2.cpp:245]   --->   Operation 3141 'add' 'add_ln245_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3142 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_49 = mul i32 %in_45_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 3142 'mul' 'mul_ln245_49' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3143 [1/1] (0.85ns)   --->   "%sub_ln245_91 = sub i32 %shl_ln245_16, i32 %shl_ln245_50" [src/IDCT2.cpp:245]   --->   Operation 3143 'sub' 'sub_ln245_91' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3144 [1/1] (0.85ns)   --->   "%sub_ln246_113 = sub i32 %add_ln246_1006, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3144 'sub' 'sub_ln246_113' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3145 [1/1] (0.00ns)   --->   "%shl_ln246_57 = shl i32 %in_55_val_read, i32 7" [src/IDCT2.cpp:246]   --->   Operation 3145 'shl' 'shl_ln246_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_116 = sub i32 %shl_ln246_57, i32 %shl_ln246_42" [src/IDCT2.cpp:246]   --->   Operation 3146 'sub' 'sub_ln246_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3147 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_117 = sub i32 %sub_ln246_116, i32 %shl_ln246_18" [src/IDCT2.cpp:246]   --->   Operation 3147 'sub' 'sub_ln246_117' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_118 = sub i32 %sub_ln246_117, i32 %shl_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 3148 'sub' 'sub_ln246_118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3149 [1/1] (0.85ns)   --->   "%sub_ln246_119 = sub i32 %shl_ln246_43, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 3149 'sub' 'sub_ln246_119' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3150 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_40 = mul i32 %in_59_val_read, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 3150 'mul' 'mul_ln246_40' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3151 [1/1] (0.85ns)   --->   "%add_ln246_1017 = add i32 %shl_ln246_30, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3151 'add' 'add_ln246_1017' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3152 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1018 = add i32 %add_ln246_1017, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3152 'add' 'add_ln246_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3153 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_555 = add i32 %mul_ln246_40, i32 %add_ln246_1018" [src/IDCT2.cpp:246]   --->   Operation 3153 'add' 'add_ln246_555' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3154 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_556 = add i32 %sub_ln246_119, i32 %sub_ln246_118" [src/IDCT2.cpp:246]   --->   Operation 3154 'add' 'add_ln246_556' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_558 = add i32 %sub_ln246_113, i32 %sub_ln245_91" [src/IDCT2.cpp:246]   --->   Operation 3155 'add' 'add_ln246_558' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3156 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_560 = add i32 %add_ln246_559, i32 %add_ln246_558" [src/IDCT2.cpp:246]   --->   Operation 3156 'add' 'add_ln246_560' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3157 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_562 = add i32 %sub_ln245_90, i32 %mul_ln244_40" [src/IDCT2.cpp:246]   --->   Operation 3157 'add' 'add_ln246_562' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3158 [1/1] (0.85ns)   --->   "%add_ln246_563 = add i32 %mul_ln245_47, i32 %add_ln245_45" [src/IDCT2.cpp:246]   --->   Operation 3158 'add' 'add_ln246_563' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_565 = add i32 %add_ln245_46, i32 %mul_ln245_48" [src/IDCT2.cpp:246]   --->   Operation 3159 'add' 'add_ln246_565' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3160 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_566 = add i32 %mul_ln245_49, i32 %add_ln245_47" [src/IDCT2.cpp:246]   --->   Operation 3160 'add' 'add_ln246_566' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3161 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_567 = add i32 %add_ln246_566, i32 %add_ln246_565" [src/IDCT2.cpp:246]   --->   Operation 3161 'add' 'add_ln246_567' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_570 = add i32 %mul_ln243_40, i32 %sub_ln243_82" [src/IDCT2.cpp:246]   --->   Operation 3162 'add' 'add_ln246_570' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3163 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_572 = add i32 %add_ln246_571, i32 %add_ln246_570" [src/IDCT2.cpp:246]   --->   Operation 3163 'add' 'add_ln246_572' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_573 = add i32 %add_ln243, i32 %add_ln243_57" [src/IDCT2.cpp:246]   --->   Operation 3164 'add' 'add_ln246_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3165 [1/1] (0.85ns)   --->   "%add_ln246_574 = add i32 %mul_ln243_41, i32 %mul_ln244_47" [src/IDCT2.cpp:246]   --->   Operation 3165 'add' 'add_ln246_574' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3166 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_575 = add i32 %add_ln246_574, i32 %add_ln246_573" [src/IDCT2.cpp:246]   --->   Operation 3166 'add' 'add_ln246_575' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3167 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_577 = add i32 %sub_ln243_85, i32 %sub_ln244_57" [src/IDCT2.cpp:246]   --->   Operation 3167 'add' 'add_ln246_577' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3168 [1/1] (0.85ns)   --->   "%sub_ln246_121 = sub i32 %mul_ln244_49, i32 %shl_ln244_21" [src/IDCT2.cpp:246]   --->   Operation 3168 'sub' 'sub_ln246_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_579 = add i32 %sub_ln246_121, i32 %add_ln246_577" [src/IDCT2.cpp:246]   --->   Operation 3169 'add' 'add_ln246_579' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_580 = add i32 %mul_ln244_48, i32 %add_ln244_53" [src/IDCT2.cpp:246]   --->   Operation 3170 'add' 'add_ln246_580' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3171 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_582 = add i32 %add_ln246_581, i32 %add_ln246_580" [src/IDCT2.cpp:246]   --->   Operation 3171 'add' 'add_ln246_582' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3172 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_583 = add i32 %add_ln246_582, i32 %add_ln246_579" [src/IDCT2.cpp:246]   --->   Operation 3172 'add' 'add_ln246_583' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3173 [1/1] (0.85ns)   --->   "%add_ln243_58 = add i32 %sub_ln243_86, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 3173 'add' 'add_ln243_58' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3174 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_42 = mul i32 %in_3_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 3174 'mul' 'mul_ln243_42' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3175 [1/1] (0.85ns)   --->   "%sub_ln243_87 = sub i32 %shl_ln243_41, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3175 'sub' 'sub_ln243_87' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_59 = add i32 %add_ln243_6, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 3176 'add' 'add_ln243_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3177 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_88 = sub i32 %add_ln243_59, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 3177 'sub' 'sub_ln243_88' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3178 [1/1] (0.85ns)   --->   "%sub_ln243_89 = sub i32 %shl_ln243_45, i32 %shl_ln243_30" [src/IDCT2.cpp:243]   --->   Operation 3178 'sub' 'sub_ln243_89' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3179 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_50 = mul i32 %in_17_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 3179 'mul' 'mul_ln244_50' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3180 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_86 = sub i32 %shl_ln244_50, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 3180 'sub' 'sub_ln244_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3181 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_51 = mul i32 %in_23_val_read, i32 4294967205" [src/IDCT2.cpp:244]   --->   Operation 3181 'mul' 'mul_ln244_51' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3182 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_52 = mul i32 %in_29_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 3182 'mul' 'mul_ln244_52' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3183 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_50 = mul i32 %in_35_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 3183 'mul' 'mul_ln245_50' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3184 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_51 = mul i32 %in_37_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 3184 'mul' 'mul_ln245_51' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3185 [1/1] (0.00ns)   --->   "%shl_ln245_54 = shl i32 %in_41_val_read, i32 1" [src/IDCT2.cpp:245]   --->   Operation 3185 'shl' 'shl_ln245_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3186 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_41 = mul i32 %in_49_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 3186 'mul' 'mul_ln246_41' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3187 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1021 = add i32 %add_ln246_987, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 3187 'add' 'add_ln246_1021' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_124 = sub i32 0, i32 %shl_ln246_17" [src/IDCT2.cpp:246]   --->   Operation 3188 'sub' 'sub_ln246_124' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3189 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_125 = sub i32 %sub_ln246_124, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3189 'sub' 'sub_ln246_125' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3190 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_42 = mul i32 %in_57_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 3190 'mul' 'mul_ln246_42' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_126 = sub i32 %shl_ln246_10, i32 %shl_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 3191 'sub' 'sub_ln246_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node p_sub1028)   --->   "%empty_263 = shl i32 %tmp6, i32 7" [src/IDCT2.cpp:202]   --->   Operation 3192 'shl' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3193 [1/1] (0.00ns) (grouped into LUT with out node p_sub1028)   --->   "%empty_264 = shl i32 %tmp6, i32 5" [src/IDCT2.cpp:202]   --->   Operation 3193 'shl' 'empty_264' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3194 [1/1] (0.85ns) (out node of the LUT)   --->   "%p_sub1028 = sub i32 %empty_263, i32 %empty_264" [src/IDCT2.cpp:202]   --->   Operation 3194 'sub' 'p_sub1028' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3195 [1/1] (0.00ns)   --->   "%empty_265 = shl i32 %tmp6, i32 3" [src/IDCT2.cpp:202]   --->   Operation 3195 'shl' 'empty_265' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub1030 = sub i32 %p_sub1028, i32 %empty_265" [src/IDCT2.cpp:202]   --->   Operation 3196 'sub' 'p_sub1030' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3197 [1/1] (0.00ns)   --->   "%empty_266 = shl i32 %tmp6, i32 1" [src/IDCT2.cpp:202]   --->   Operation 3197 'shl' 'empty_266' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3198 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %p_sub1030, i32 %empty_266" [src/IDCT2.cpp:202]   --->   Operation 3198 'add' 'tmp7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3199 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_586 = add i32 %sub_ln246_126, i32 %mul_ln246_42" [src/IDCT2.cpp:246]   --->   Operation 3199 'add' 'add_ln246_586' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_588 = add i32 %sub_ln246_125, i32 %mul_ln246_41" [src/IDCT2.cpp:246]   --->   Operation 3200 'add' 'add_ln246_588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3201 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_589 = add i32 %sub_ln245_93, i32 %add_ln246_1021" [src/IDCT2.cpp:246]   --->   Operation 3201 'add' 'add_ln246_589' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3202 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_590 = add i32 %add_ln246_589, i32 %add_ln246_588" [src/IDCT2.cpp:246]   --->   Operation 3202 'add' 'add_ln246_590' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3203 [1/1] (0.85ns)   --->   "%add_ln246_593 = add i32 %mul_ln245_51, i32 %mul_ln245_50" [src/IDCT2.cpp:246]   --->   Operation 3203 'add' 'add_ln246_593' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_594 = add i32 %add_ln246_593, i32 %add_ln246_592" [src/IDCT2.cpp:246]   --->   Operation 3204 'add' 'add_ln246_594' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_595 = add i32 %shl_ln245_54, i32 %add_ln245_11" [src/IDCT2.cpp:246]   --->   Operation 3205 'add' 'add_ln246_595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3206 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_597 = add i32 %add_ln246_596, i32 %add_ln246_595" [src/IDCT2.cpp:246]   --->   Operation 3206 'add' 'add_ln246_597' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3207 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_598 = add i32 %add_ln246_597, i32 %add_ln246_594" [src/IDCT2.cpp:246]   --->   Operation 3207 'add' 'add_ln246_598' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_600 = add i32 %sub_ln243_87, i32 %add_ln243_58" [src/IDCT2.cpp:246]   --->   Operation 3208 'add' 'add_ln246_600' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3209 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_601 = add i32 %add_ln246_600, i32 %mul_ln243_42" [src/IDCT2.cpp:246]   --->   Operation 3209 'add' 'add_ln246_601' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_602 = add i32 %sub_ln243_89, i32 %sub_ln243_88" [src/IDCT2.cpp:246]   --->   Operation 3210 'add' 'add_ln246_602' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3211 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_604 = add i32 %add_ln246_603, i32 %add_ln246_602" [src/IDCT2.cpp:246]   --->   Operation 3211 'add' 'add_ln246_604' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3212 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_606 = add i32 %mul_ln244_50, i32 %sub_ln244_86" [src/IDCT2.cpp:246]   --->   Operation 3212 'add' 'add_ln246_606' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_608 = add i32 %add_ln246_607, i32 %add_ln246_606" [src/IDCT2.cpp:246]   --->   Operation 3213 'add' 'add_ln246_608' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_609 = add i32 %mul_ln244_51, i32 %mul_ln244_52" [src/IDCT2.cpp:246]   --->   Operation 3214 'add' 'add_ln246_609' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3215 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_611 = add i32 %add_ln246_610, i32 %add_ln246_609" [src/IDCT2.cpp:246]   --->   Operation 3215 'add' 'add_ln246_611' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3216 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_612 = add i32 %add_ln246_611, i32 %add_ln246_608" [src/IDCT2.cpp:246]   --->   Operation 3216 'add' 'add_ln246_612' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3217 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_44 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:243]   --->   Operation 3217 'mul' 'mul_ln243_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3218 [1/1] (0.85ns)   --->   "%sub_ln243_92 = sub i32 %shl_ln243_46, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 3218 'sub' 'sub_ln243_92' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3219 [1/1] (0.85ns)   --->   "%add_ln243_60 = add i32 %shl_ln243_28, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 3219 'add' 'add_ln243_60' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3220 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_45 = mul i32 %in_9_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 3220 'mul' 'mul_ln243_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3221 [1/1] (0.85ns)   --->   "%sub_ln243_94 = sub i32 %add_ln243_36, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3221 'sub' 'sub_ln243_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3222 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_46 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 3222 'mul' 'mul_ln243_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3223 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_53 = mul i32 %in_21_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 3223 'mul' 'mul_ln244_53' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3224 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_54 = mul i32 %in_23_val_read, i32 4294967259" [src/IDCT2.cpp:244]   --->   Operation 3224 'mul' 'mul_ln244_54' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_91 = sub i32 %sub_ln244_90, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 3225 'sub' 'sub_ln244_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3226 [1/1] (0.85ns)   --->   "%sub_ln245_94 = sub i32 0, i32 %shl_ln245_36" [src/IDCT2.cpp:245]   --->   Operation 3226 'sub' 'sub_ln245_94' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_95 = sub i32 %sub_ln245_94, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3227 'sub' 'sub_ln245_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3228 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_53 = mul i32 %in_35_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 3228 'mul' 'mul_ln245_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_48 = add i32 %add_ln245_40, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3229 'add' 'add_ln245_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3230 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_54 = mul i32 %in_41_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 3230 'mul' 'mul_ln245_54' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3231 [1/1] (0.85ns)   --->   "%add_ln246_1023 = add i32 %sub_ln246_82, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3231 'add' 'add_ln246_1023' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_128 = sub i32 %sub_ln246_127, i32 %shl_ln246_2" [src/IDCT2.cpp:246]   --->   Operation 3232 'sub' 'sub_ln246_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1024 = add i32 %shl_ln246_42, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3233 'add' 'add_ln246_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3234 [1/1] (0.85ns)   --->   "%sub_ln246_129 = sub i32 %shl_ln246_27, i32 %shl_ln246_55" [src/IDCT2.cpp:246]   --->   Operation 3234 'sub' 'sub_ln246_129' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3235 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_44 = mul i32 %in_59_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 3235 'mul' 'mul_ln246_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3236 [1/1] (0.85ns)   --->   "%sub_ln246_130 = sub i32 %shl_ln246_20, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3236 'sub' 'sub_ln246_130' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_131 = sub i32 %sub_ln246_130, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3237 'sub' 'sub_ln246_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3238 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_615 = add i32 %mul_ln246_44, i32 %sub_ln246_131" [src/IDCT2.cpp:246]   --->   Operation 3238 'add' 'add_ln246_615' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3239 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_616 = add i32 %sub_ln246_129, i32 %add_ln246_1024" [src/IDCT2.cpp:246]   --->   Operation 3239 'add' 'add_ln246_616' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_618 = add i32 %add_ln246_1023, i32 %mul_ln245_26" [src/IDCT2.cpp:246]   --->   Operation 3240 'add' 'add_ln246_618' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3241 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_619 = add i32 %mul_ln246_17, i32 %sub_ln246_128" [src/IDCT2.cpp:246]   --->   Operation 3241 'add' 'add_ln246_619' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3242 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_620 = add i32 %add_ln246_619, i32 %add_ln246_618" [src/IDCT2.cpp:246]   --->   Operation 3242 'add' 'add_ln246_620' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3243 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_622 = add i32 %sub_ln245_95, i32 %sub_ln244_61" [src/IDCT2.cpp:246]   --->   Operation 3243 'add' 'add_ln246_622' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3244 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_623 = add i32 %add_ln245_48, i32 %mul_ln245_53" [src/IDCT2.cpp:246]   --->   Operation 3244 'add' 'add_ln246_623' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_625 = add i32 %mul_ln245_54, i32 %shl_ln245_39" [src/IDCT2.cpp:246]   --->   Operation 3245 'add' 'add_ln246_625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3246 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_627 = add i32 %add_ln246_626, i32 %add_ln246_625" [src/IDCT2.cpp:246]   --->   Operation 3246 'add' 'add_ln246_627' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_630 = add i32 %mul_ln243_44, i32 %sub_ln243_92" [src/IDCT2.cpp:246]   --->   Operation 3247 'add' 'add_ln246_630' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3248 [1/1] (0.85ns)   --->   "%add_ln246_631 = add i32 %sub_ln243_86, i32 %mul_ln243_45" [src/IDCT2.cpp:246]   --->   Operation 3248 'add' 'add_ln246_631' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3249 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_632 = add i32 %add_ln246_631, i32 %add_ln246_630" [src/IDCT2.cpp:246]   --->   Operation 3249 'add' 'add_ln246_632' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_633 = add i32 %add_ln243_60, i32 %sub_ln243_94" [src/IDCT2.cpp:246]   --->   Operation 3250 'add' 'add_ln246_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3251 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_635 = add i32 %add_ln246_634, i32 %add_ln246_633" [src/IDCT2.cpp:246]   --->   Operation 3251 'add' 'add_ln246_635' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3252 [1/1] (0.85ns)   --->   "%add_ln246_637 = add i32 %mul_ln243_46, i32 %mul_ln244_53" [src/IDCT2.cpp:246]   --->   Operation 3252 'add' 'add_ln246_637' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3253 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_638 = add i32 %sub_ln244_89, i32 %sub_ln244_91" [src/IDCT2.cpp:246]   --->   Operation 3253 'add' 'add_ln246_638' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_639 = add i32 %add_ln246_638, i32 %add_ln246_637" [src/IDCT2.cpp:246]   --->   Operation 3254 'add' 'add_ln246_639' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_640 = add i32 %mul_ln244_54, i32 %sub_ln244_92" [src/IDCT2.cpp:246]   --->   Operation 3255 'add' 'add_ln246_640' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3256 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_642 = add i32 %add_ln246_641, i32 %add_ln246_640" [src/IDCT2.cpp:246]   --->   Operation 3256 'add' 'add_ln246_642' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3257 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_643 = add i32 %add_ln246_642, i32 %add_ln246_639" [src/IDCT2.cpp:246]   --->   Operation 3257 'add' 'add_ln246_643' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_95 = sub i32 %sub_ln243_86, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 3258 'sub' 'sub_ln243_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3259 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_47 = mul i32 %in_3_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 3259 'mul' 'mul_ln243_47' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_61 = add i32 %shl_ln243_4, i32 %shl_ln243_5" [src/IDCT2.cpp:243]   --->   Operation 3260 'add' 'add_ln243_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3261 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_62 = add i32 %add_ln243_61, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 3261 'add' 'add_ln243_62' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3262 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_64 = add i32 %shl_ln243_14, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 3262 'add' 'add_ln243_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3263 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_65 = add i32 %add_ln243_64, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3263 'add' 'add_ln243_65' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3264 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_58 = add i32 %shl_ln244_34, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 3264 'add' 'add_ln244_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3265 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_56 = mul i32 %in_21_val_read, i32 4294967206" [src/IDCT2.cpp:244]   --->   Operation 3265 'mul' 'mul_ln244_56' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_98 = sub i32 %shl_ln244_42, i32 %shl_ln244_52" [src/IDCT2.cpp:244]   --->   Operation 3266 'sub' 'sub_ln244_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3267 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_55 = mul i32 %in_33_val_read, i32 4294967209" [src/IDCT2.cpp:245]   --->   Operation 3267 'mul' 'mul_ln245_55' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_51 = add i32 %shl_ln245_2, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 3268 'add' 'add_ln245_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3269 [1/1] (0.85ns)   --->   "%add_ln245_52 = add i32 %shl_ln245_19, i32 %shl_ln245_38" [src/IDCT2.cpp:245]   --->   Operation 3269 'add' 'add_ln245_52' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3270 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_56 = mul i32 %in_39_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 3270 'mul' 'mul_ln245_56' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_53 = add i32 %shl_ln245_9, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3271 'add' 'add_ln245_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3272 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_54 = add i32 %add_ln245_53, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 3272 'add' 'add_ln245_54' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_97 = sub i32 %shl_ln245_12, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 3273 'sub' 'sub_ln245_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3274 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_57 = mul i32 %in_45_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 3274 'mul' 'mul_ln245_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3275 [1/1] (0.85ns)   --->   "%sub_ln245_98 = sub i32 %add_ln245_55, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 3275 'sub' 'sub_ln245_98' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_133 = sub i32 %shl_ln246_34, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3276 'sub' 'sub_ln246_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3277 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_134 = sub i32 %sub_ln246_133, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3277 'sub' 'sub_ln246_134' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3278 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_45 = mul i32 %in_51_val_read, i32 4294967213" [src/IDCT2.cpp:246]   --->   Operation 3278 'mul' 'mul_ln246_45' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1028 = add i32 %add_ln246_830, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 3279 'add' 'add_ln246_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_135 = sub i32 %shl_ln246_18, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3280 'sub' 'sub_ln246_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3281 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_46 = mul i32 %in_57_val_read, i32 4294967215" [src/IDCT2.cpp:246]   --->   Operation 3281 'mul' 'mul_ln246_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3282 [1/1] (0.85ns)   --->   "%sub_ln246_136 = sub i32 %add_ln246_461, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 3282 'sub' 'sub_ln246_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1029 = add i32 %sub_ln246_136, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 3283 'add' 'add_ln246_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3284 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_646 = add i32 %add_ln246_1029, i32 %shl_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 3284 'add' 'add_ln246_646' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3285 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_647 = add i32 %mul_ln246_46, i32 %sub_ln246_135" [src/IDCT2.cpp:246]   --->   Operation 3285 'add' 'add_ln246_647' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_649 = add i32 %sub_ln246_134, i32 %sub_ln245_98" [src/IDCT2.cpp:246]   --->   Operation 3286 'add' 'add_ln246_649' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3287 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_650 = add i32 %add_ln246_1028, i32 %mul_ln246_45" [src/IDCT2.cpp:246]   --->   Operation 3287 'add' 'add_ln246_650' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3288 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_651 = add i32 %add_ln246_650, i32 %add_ln246_649" [src/IDCT2.cpp:246]   --->   Operation 3288 'add' 'add_ln246_651' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3289 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_653 = add i32 %mul_ln245_55, i32 %sub_ln244_98" [src/IDCT2.cpp:246]   --->   Operation 3289 'add' 'add_ln246_653' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3290 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_654 = add i32 %add_ln245_52, i32 %add_ln245_51" [src/IDCT2.cpp:246]   --->   Operation 3290 'add' 'add_ln246_654' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3291 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_656 = add i32 %add_ln245_54, i32 %mul_ln245_56" [src/IDCT2.cpp:246]   --->   Operation 3291 'add' 'add_ln246_656' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3292 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_657 = add i32 %mul_ln245_57, i32 %sub_ln245_97" [src/IDCT2.cpp:246]   --->   Operation 3292 'add' 'add_ln246_657' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3293 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_658 = add i32 %add_ln246_657, i32 %add_ln246_656" [src/IDCT2.cpp:246]   --->   Operation 3293 'add' 'add_ln246_658' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3294 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_661 = add i32 %mul_ln243_47, i32 %sub_ln243_96" [src/IDCT2.cpp:246]   --->   Operation 3294 'add' 'add_ln246_661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3295 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_662 = add i32 %sub_ln243_95, i32 %mul_ln243_10" [src/IDCT2.cpp:246]   --->   Operation 3295 'add' 'add_ln246_662' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3296 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_663 = add i32 %add_ln246_662, i32 %add_ln246_661" [src/IDCT2.cpp:246]   --->   Operation 3296 'add' 'add_ln246_663' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3297 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_664 = add i32 %add_ln243_62, i32 %add_ln243_65" [src/IDCT2.cpp:246]   --->   Operation 3297 'add' 'add_ln246_664' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3298 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_666 = add i32 %add_ln246_665, i32 %add_ln246_664" [src/IDCT2.cpp:246]   --->   Operation 3298 'add' 'add_ln246_666' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3299 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_48 = mul i32 %add_ln246_668, i32 4294967206" [src/IDCT2.cpp:246]   --->   Operation 3299 'mul' 'mul_ln246_48' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3300 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_669 = add i32 %add_ln244_58, i32 %sub_ln244_96" [src/IDCT2.cpp:246]   --->   Operation 3300 'add' 'add_ln246_669' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_670 = add i32 %add_ln246_669, i32 %mul_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 3301 'add' 'add_ln246_670' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3302 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_674 = add i32 %add_ln246_673, i32 %add_ln246_670" [src/IDCT2.cpp:246]   --->   Operation 3302 'add' 'add_ln246_674' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_67 = add i32 %add_ln243_66, i32 %in_1_val_read" [src/IDCT2.cpp:243]   --->   Operation 3303 'add' 'add_ln243_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3304 [1/1] (0.85ns)   --->   "%add_ln243_68 = add i32 %shl_ln243_25, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3304 'add' 'add_ln243_68' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_97 = sub i32 %shl_ln243_29, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 3305 'sub' 'sub_ln243_97' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3306 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_98 = sub i32 %sub_ln243_97, i32 %in_7_val_read" [src/IDCT2.cpp:243]   --->   Operation 3306 'sub' 'sub_ln243_98' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3307 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_48 = mul i32 %in_9_val_read, i32 4294967217" [src/IDCT2.cpp:243]   --->   Operation 3307 'mul' 'mul_ln243_48' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3308 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_100 = sub i32 0, i32 %shl_ln243_34" [src/IDCT2.cpp:243]   --->   Operation 3308 'sub' 'sub_ln243_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3309 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_101 = sub i32 %sub_ln243_100, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 3309 'sub' 'sub_ln243_101' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3310 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_49 = mul i32 %in_15_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 3310 'mul' 'mul_ln243_49' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_59 = add i32 %sub_ln244_99, i32 %shl_ln244_43" [src/IDCT2.cpp:244]   --->   Operation 3311 'add' 'add_ln244_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_100 = sub i32 %shl_ln244_4, i32 %shl_ln244_3" [src/IDCT2.cpp:244]   --->   Operation 3312 'sub' 'sub_ln244_100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_102 = sub i32 %sub_ln244_101, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 3313 'sub' 'sub_ln244_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3314 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_58 = mul i32 %in_25_val_read, i32 4294967225" [src/IDCT2.cpp:244]   --->   Operation 3314 'mul' 'mul_ln244_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3315 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_59 = mul i32 %in_31_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 3315 'mul' 'mul_ln244_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_99 = sub i32 %shl_ln245_46, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3316 'sub' 'sub_ln245_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3317 [1/1] (0.85ns)   --->   "%sub_ln245_100 = sub i32 %shl_ln245_2, i32 %shl_ln245_37" [src/IDCT2.cpp:245]   --->   Operation 3317 'sub' 'sub_ln245_100' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_56 = add i32 %sub_ln245_100, i32 %shl_ln245_3" [src/IDCT2.cpp:245]   --->   Operation 3318 'add' 'add_ln245_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3319 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_58 = mul i32 %in_37_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 3319 'mul' 'mul_ln245_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3320 [1/1] (0.85ns)   --->   "%sub_ln245_101 = sub i32 %shl_ln245_6, i32 %shl_ln245_20" [src/IDCT2.cpp:245]   --->   Operation 3320 'sub' 'sub_ln245_101' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3321 [1/1] (0.85ns)   --->   "%sub_ln245_102 = sub i32 %shl_ln245_21, i32 %shl_ln245_40" [src/IDCT2.cpp:245]   --->   Operation 3321 'sub' 'sub_ln245_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3322 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_59 = mul i32 %in_43_val_read, i32 4294967212" [src/IDCT2.cpp:245]   --->   Operation 3322 'mul' 'mul_ln245_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_57 = add i32 %sub_ln245_103, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 3323 'add' 'add_ln245_57' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3324 [1/1] (0.85ns)   --->   "%sub_ln245_104 = sub i32 %in_47_val_read, i32 %shl_ln245_50" [src/IDCT2.cpp:245]   --->   Operation 3324 'sub' 'sub_ln245_104' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3325 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_49 = mul i32 %in_49_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 3325 'mul' 'mul_ln246_49' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3326 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_50 = mul i32 %in_53_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 3326 'mul' 'mul_ln246_50' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3327 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_51 = mul i32 %in_55_val_read, i32 4294967252" [src/IDCT2.cpp:246]   --->   Operation 3327 'mul' 'mul_ln246_51' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3328 [1/1] (0.00ns)   --->   "%shl_ln246_58 = shl i32 %in_59_val_read, i32 1" [src/IDCT2.cpp:246]   --->   Operation 3328 'shl' 'shl_ln246_58' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3329 [1/1] (0.85ns)   --->   "%sub_ln246_137 = sub i32 %shl_ln246_58, i32 %shl_ln246_29" [src/IDCT2.cpp:246]   --->   Operation 3329 'sub' 'sub_ln246_137' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_138 = sub i32 %in_61_val_read, i32 %shl_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 3330 'sub' 'sub_ln246_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3331 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_677 = add i32 %sub_ln246_137, i32 %sub_ln246_138" [src/IDCT2.cpp:246]   --->   Operation 3331 'add' 'add_ln246_677' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3332 [1/1] (0.85ns)   --->   "%add_ln246_678 = add i32 %add_ln246_1001, i32 %mul_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3332 'add' 'add_ln246_678' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_680 = add i32 %mul_ln246_49, i32 %sub_ln245_104" [src/IDCT2.cpp:246]   --->   Operation 3333 'add' 'add_ln246_680' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3334 [1/1] (0.85ns)   --->   "%add_ln246_681 = add i32 %mul_ln246_50, i32 %sub_ln246_54" [src/IDCT2.cpp:246]   --->   Operation 3334 'add' 'add_ln246_681' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3335 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_682 = add i32 %add_ln246_681, i32 %add_ln246_680" [src/IDCT2.cpp:246]   --->   Operation 3335 'add' 'add_ln246_682' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3336 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_684 = add i32 %sub_ln245_99, i32 %mul_ln244_59" [src/IDCT2.cpp:246]   --->   Operation 3336 'add' 'add_ln246_684' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3337 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_685 = add i32 %mul_ln245_58, i32 %add_ln245_56" [src/IDCT2.cpp:246]   --->   Operation 3337 'add' 'add_ln246_685' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_687 = add i32 %sub_ln245_102, i32 %sub_ln245_101" [src/IDCT2.cpp:246]   --->   Operation 3338 'add' 'add_ln246_687' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3339 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_688 = add i32 %add_ln245_57, i32 %mul_ln245_59" [src/IDCT2.cpp:246]   --->   Operation 3339 'add' 'add_ln246_688' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3340 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_689 = add i32 %add_ln246_688, i32 %add_ln246_687" [src/IDCT2.cpp:246]   --->   Operation 3340 'add' 'add_ln246_689' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_692 = add i32 %mul_ln243_44, i32 %add_ln243_68" [src/IDCT2.cpp:246]   --->   Operation 3341 'add' 'add_ln246_692' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3342 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_693 = add i32 %add_ln243_67, i32 %mul_ln243_48" [src/IDCT2.cpp:246]   --->   Operation 3342 'add' 'add_ln246_693' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3343 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_694 = add i32 %add_ln246_693, i32 %add_ln246_692" [src/IDCT2.cpp:246]   --->   Operation 3343 'add' 'add_ln246_694' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_695 = add i32 %sub_ln243_98, i32 %sub_ln243_101" [src/IDCT2.cpp:246]   --->   Operation 3344 'add' 'add_ln246_695' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3345 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_696 = add i32 %sub_ln243_99, i32 %add_ln244_59" [src/IDCT2.cpp:246]   --->   Operation 3345 'add' 'add_ln246_696' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3346 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_697 = add i32 %add_ln246_696, i32 %add_ln246_695" [src/IDCT2.cpp:246]   --->   Operation 3346 'add' 'add_ln246_697' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3347 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_699 = add i32 %mul_ln243_49, i32 %sub_ln244_102" [src/IDCT2.cpp:246]   --->   Operation 3347 'add' 'add_ln246_699' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3348 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_700 = add i32 %sub_ln244_100, i32 %mul_ln244_58" [src/IDCT2.cpp:246]   --->   Operation 3348 'add' 'add_ln246_700' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_701 = add i32 %add_ln246_700, i32 %add_ln246_699" [src/IDCT2.cpp:246]   --->   Operation 3349 'add' 'add_ln246_701' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3350 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_702 = add i32 %sub_ln244_103, i32 %add_ln244_61" [src/IDCT2.cpp:246]   --->   Operation 3350 'add' 'add_ln246_702' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3351 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_704 = add i32 %sub_ln246_139, i32 %add_ln246_702" [src/IDCT2.cpp:246]   --->   Operation 3351 'add' 'add_ln246_704' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3352 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_705 = add i32 %add_ln246_704, i32 %add_ln246_701" [src/IDCT2.cpp:246]   --->   Operation 3352 'add' 'add_ln246_705' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3353 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_50 = mul i32 %in_3_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 3353 'mul' 'mul_ln243_50' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3354 [1/1] (0.85ns)   --->   "%sub_ln243_102 = sub i32 %add_ln243_4, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3354 'sub' 'sub_ln243_102' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_103 = sub i32 0, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 3355 'sub' 'sub_ln243_103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3356 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_104 = sub i32 %sub_ln243_103, i32 %shl_ln243_42" [src/IDCT2.cpp:243]   --->   Operation 3356 'sub' 'sub_ln243_104' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3357 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_52 = mul i32 %in_13_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 3357 'mul' 'mul_ln243_52' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3358 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_62 = add i32 %shl_ln244, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 3358 'add' 'add_ln244_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3359 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_60 = mul i32 %in_25_val_read, i32 4294967219" [src/IDCT2.cpp:244]   --->   Operation 3359 'mul' 'mul_ln244_60' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3360 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_108 = sub i32 %sub_ln244_107, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3360 'sub' 'sub_ln244_108' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3361 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_60 = mul i32 %in_35_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 3361 'mul' 'mul_ln245_60' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_105 = sub i32 %shl_ln245_30, i32 %shl_ln245_5" [src/IDCT2.cpp:245]   --->   Operation 3362 'sub' 'sub_ln245_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3363 [1/1] (0.85ns)   --->   "%sub_ln245_108 = sub i32 %shl_ln245_45, i32 %shl_ln245_24" [src/IDCT2.cpp:245]   --->   Operation 3363 'sub' 'sub_ln245_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_140 = sub i32 %sub_ln246_16, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3364 'sub' 'sub_ln246_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3365 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_141 = sub i32 %sub_ln246_140, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3365 'sub' 'sub_ln246_141' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3366 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_52 = mul i32 %in_51_val_read, i32 4294967237" [src/IDCT2.cpp:246]   --->   Operation 3366 'mul' 'mul_ln246_52' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3367 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_53 = mul i32 %in_53_val_read, i32 4294967285" [src/IDCT2.cpp:246]   --->   Operation 3367 'mul' 'mul_ln246_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3368 [1/1] (0.85ns)   --->   "%add_ln246_1033 = add i32 %shl_ln246_17, i32 %shl_ln246_18" [src/IDCT2.cpp:246]   --->   Operation 3368 'add' 'add_ln246_1033' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1034 = add i32 %add_ln246_1033, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3369 'add' 'add_ln246_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3370 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_54 = mul i32 %in_57_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 3370 'mul' 'mul_ln246_54' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3371 [1/1] (0.85ns)   --->   "%sub_ln246_142 = sub i32 %sub_ln246_24, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 3371 'sub' 'sub_ln246_142' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3372 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_143 = sub i32 %shl_ln246_30, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3372 'sub' 'sub_ln246_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3373 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_708 = add i32 %sub_ln246_142, i32 %sub_ln246_143" [src/IDCT2.cpp:246]   --->   Operation 3373 'add' 'add_ln246_708' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3374 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_709 = add i32 %mul_ln246_54, i32 %add_ln246_1034" [src/IDCT2.cpp:246]   --->   Operation 3374 'add' 'add_ln246_709' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_711 = add i32 %sub_ln246_141, i32 %sub_ln245_108" [src/IDCT2.cpp:246]   --->   Operation 3375 'add' 'add_ln246_711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3376 [1/1] (0.85ns)   --->   "%add_ln246_712 = add i32 %mul_ln246_53, i32 %mul_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 3376 'add' 'add_ln246_712' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3377 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_713 = add i32 %add_ln246_712, i32 %add_ln246_711" [src/IDCT2.cpp:246]   --->   Operation 3377 'add' 'add_ln246_713' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3378 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_715 = add i32 %add_ln245_24, i32 %sub_ln244_108" [src/IDCT2.cpp:246]   --->   Operation 3378 'add' 'add_ln246_715' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3379 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_716 = add i32 %sub_ln245_105, i32 %mul_ln245_60" [src/IDCT2.cpp:246]   --->   Operation 3379 'add' 'add_ln246_716' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3380 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_717 = add i32 %add_ln246_716, i32 %add_ln246_715" [src/IDCT2.cpp:246]   --->   Operation 3380 'add' 'add_ln246_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_718 = add i32 %mul_ln245_4, i32 %sub_ln245_4" [src/IDCT2.cpp:246]   --->   Operation 3381 'add' 'add_ln246_718' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3382 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_720 = add i32 %add_ln246_719, i32 %add_ln246_718" [src/IDCT2.cpp:246]   --->   Operation 3382 'add' 'add_ln246_720' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3383 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_721 = add i32 %add_ln246_720, i32 %add_ln246_717" [src/IDCT2.cpp:246]   --->   Operation 3383 'add' 'add_ln246_721' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_723 = add i32 %mul_ln243_50, i32 %sub_ln243_102" [src/IDCT2.cpp:246]   --->   Operation 3384 'add' 'add_ln246_723' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3385 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_725 = add i32 %add_ln246_724, i32 %add_ln246_723" [src/IDCT2.cpp:246]   --->   Operation 3385 'add' 'add_ln246_725' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_726 = add i32 %sub_ln243_104, i32 %mul_ln243_52" [src/IDCT2.cpp:246]   --->   Operation 3386 'add' 'add_ln246_726' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3387 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_727 = add i32 %add_ln243_40, i32 %add_ln244_62" [src/IDCT2.cpp:246]   --->   Operation 3387 'add' 'add_ln246_727' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3388 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_728 = add i32 %add_ln246_727, i32 %add_ln246_726" [src/IDCT2.cpp:246]   --->   Operation 3388 'add' 'add_ln246_728' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3389 [1/1] (0.85ns)   --->   "%add_ln246_731 = add i32 %mul_ln244_11, i32 %mul_ln244_60" [src/IDCT2.cpp:246]   --->   Operation 3389 'add' 'add_ln246_731' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_732 = add i32 %add_ln246_731, i32 %add_ln246_730" [src/IDCT2.cpp:246]   --->   Operation 3390 'add' 'add_ln246_732' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3391 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_736 = add i32 %add_ln246_735, i32 %add_ln246_732" [src/IDCT2.cpp:246]   --->   Operation 3391 'add' 'add_ln246_736' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3392 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_53 = mul i32 %in_3_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 3392 'mul' 'mul_ln243_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3393 [1/1] (0.85ns)   --->   "%sub_ln243_107 = sub i32 %sub_ln243_106, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3393 'sub' 'sub_ln243_107' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3394 [1/1] (0.85ns)   --->   "%sub_ln243_108 = sub i32 %shl_ln243_29, i32 %shl_ln243_28" [src/IDCT2.cpp:243]   --->   Operation 3394 'sub' 'sub_ln243_108' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_110 = sub i32 %add_ln243_34, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 3395 'sub' 'sub_ln243_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3396 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_62 = mul i32 %in_19_val_read, i32 4294967237" [src/IDCT2.cpp:244]   --->   Operation 3396 'mul' 'mul_ln244_62' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_63 = add i32 %sub_ln244_57, i32 %shl_ln244_18" [src/IDCT2.cpp:244]   --->   Operation 3397 'add' 'add_ln244_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3398 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_63 = mul i32 %in_23_val_read, i32 4294967223" [src/IDCT2.cpp:244]   --->   Operation 3398 'mul' 'mul_ln244_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_64 = add i32 %shl_ln244_36, i32 %shl_ln244_54" [src/IDCT2.cpp:244]   --->   Operation 3399 'add' 'add_ln244_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3400 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_64 = mul i32 %in_29_val_read, i32 4294967210" [src/IDCT2.cpp:244]   --->   Operation 3400 'mul' 'mul_ln244_64' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3401 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_110 = sub i32 %add_ln244_32, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3401 'sub' 'sub_ln244_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3402 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_61 = mul i32 %in_33_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 3402 'mul' 'mul_ln245_61' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_109 = sub i32 %shl_ln245_3, i32 %shl_ln245_27" [src/IDCT2.cpp:245]   --->   Operation 3403 'sub' 'sub_ln245_109' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3404 [1/1] (0.85ns)   --->   "%sub_ln245_110 = sub i32 %add_ln245_40, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3404 'sub' 'sub_ln245_110' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3405 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_62 = mul i32 %in_39_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 3405 'mul' 'mul_ln245_62' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3406 [1/1] (0.85ns)   --->   "%add_ln245_59 = add i32 %sub_ln245_5, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3406 'add' 'add_ln245_59' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_113 = sub i32 %sub_ln245_70, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 3407 'sub' 'sub_ln245_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3408 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_114 = sub i32 %sub_ln245_113, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 3408 'sub' 'sub_ln245_114' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3409 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_144 = sub i32 0, i32 %shl_ln246_33" [src/IDCT2.cpp:246]   --->   Operation 3409 'sub' 'sub_ln246_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3410 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_145 = sub i32 %sub_ln246_144, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3410 'sub' 'sub_ln246_145' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1036 = add i32 %shl_ln246_27, i32 %shl_ln246_7" [src/IDCT2.cpp:246]   --->   Operation 3411 'add' 'add_ln246_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3412 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_148 = sub i32 %add_ln246_1036, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 3412 'sub' 'sub_ln246_148' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1037 = add i32 %sub_ln246_148, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 3413 'add' 'add_ln246_1037' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3414 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_149 = sub i32 %shl_ln246_53, i32 %shl_ln246_19" [src/IDCT2.cpp:246]   --->   Operation 3414 'sub' 'sub_ln246_149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3415 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_56 = mul i32 %in_61_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 3415 'mul' 'mul_ln246_56' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3416 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_739 = add i32 %sub_ln246_149, i32 %mul_ln246_56" [src/IDCT2.cpp:246]   --->   Operation 3416 'add' 'add_ln246_739' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3417 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_740 = add i32 %add_ln246_1037, i32 %mul_ln246_23" [src/IDCT2.cpp:246]   --->   Operation 3417 'add' 'add_ln246_740' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_742 = add i32 %sub_ln246_145, i32 %sub_ln245_114" [src/IDCT2.cpp:246]   --->   Operation 3418 'add' 'add_ln246_742' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3419 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_744 = add i32 %add_ln246_743, i32 %add_ln246_742" [src/IDCT2.cpp:246]   --->   Operation 3419 'add' 'add_ln246_744' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3420 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_746 = add i32 %mul_ln245_61, i32 %sub_ln244_110" [src/IDCT2.cpp:246]   --->   Operation 3420 'add' 'add_ln246_746' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3421 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_747 = add i32 %sub_ln245_110, i32 %sub_ln245_109" [src/IDCT2.cpp:246]   --->   Operation 3421 'add' 'add_ln246_747' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3422 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_749 = add i32 %add_ln245_59, i32 %mul_ln245_62" [src/IDCT2.cpp:246]   --->   Operation 3422 'add' 'add_ln246_749' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3423 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_751 = add i32 %add_ln246_750, i32 %add_ln246_749" [src/IDCT2.cpp:246]   --->   Operation 3423 'add' 'add_ln246_751' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_754 = add i32 %mul_ln243_53, i32 %sub_ln243_107" [src/IDCT2.cpp:246]   --->   Operation 3424 'add' 'add_ln246_754' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3425 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_756 = add i32 %add_ln246_755, i32 %add_ln246_754" [src/IDCT2.cpp:246]   --->   Operation 3425 'add' 'add_ln246_756' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_757 = add i32 %sub_ln243_108, i32 %mul_ln243_29" [src/IDCT2.cpp:246]   --->   Operation 3426 'add' 'add_ln246_757' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3427 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln246_150 = sub i32 %sub_ln243_110, i32 %shl_ln244_43" [src/IDCT2.cpp:246]   --->   Operation 3427 'sub' 'sub_ln246_150' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3428 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_759 = add i32 %sub_ln246_150, i32 %add_ln246_757" [src/IDCT2.cpp:246]   --->   Operation 3428 'add' 'add_ln246_759' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3429 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_761 = add i32 %sub_ln243_111, i32 %add_ln244_63" [src/IDCT2.cpp:246]   --->   Operation 3429 'add' 'add_ln246_761' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3430 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_762 = add i32 %mul_ln244_62, i32 %add_ln244_64" [src/IDCT2.cpp:246]   --->   Operation 3430 'add' 'add_ln246_762' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_763 = add i32 %add_ln246_762, i32 %add_ln246_761" [src/IDCT2.cpp:246]   --->   Operation 3431 'add' 'add_ln246_763' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3432 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_764 = add i32 %mul_ln244_63, i32 %mul_ln244_64" [src/IDCT2.cpp:246]   --->   Operation 3432 'add' 'add_ln246_764' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3433 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_766 = add i32 %add_ln246_765, i32 %add_ln246_764" [src/IDCT2.cpp:246]   --->   Operation 3433 'add' 'add_ln246_766' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3434 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_767 = add i32 %add_ln246_766, i32 %add_ln246_763" [src/IDCT2.cpp:246]   --->   Operation 3434 'add' 'add_ln246_767' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3435 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_54 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:243]   --->   Operation 3435 'mul' 'mul_ln243_54' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3436 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_113 = sub i32 %sub_ln243_105, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 3436 'sub' 'sub_ln243_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3437 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_114 = sub i32 %sub_ln243_113, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3437 'sub' 'sub_ln243_114' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3438 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_55 = muxlogic i32 %in_7_val_read"   --->   Operation 3438 'muxlogic' 'muxLogicI0_to_mul_ln243_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3439 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_55 = muxlogic i32 4294967225"   --->   Operation 3439 'muxlogic' 'muxLogicI1_to_mul_ln243_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3440 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_55 = mul i32 %in_7_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 3440 'mul' 'mul_ln243_55' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3441 [1/1] (0.85ns)   --->   "%add_ln243_73 = add i32 %shl_ln243_11, i32 %in_11_val_read" [src/IDCT2.cpp:243]   --->   Operation 3441 'add' 'add_ln243_73' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3442 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln243_56 = muxlogic i32 %in_13_val_read"   --->   Operation 3442 'muxlogic' 'muxLogicI0_to_mul_ln243_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3443 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln243_56 = muxlogic i32 4294967219"   --->   Operation 3443 'muxlogic' 'muxLogicI1_to_mul_ln243_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3444 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln243_56 = mul i32 %in_13_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 3444 'mul' 'mul_ln243_56' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3445 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_65 = mul i32 %in_17_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 3445 'mul' 'mul_ln244_65' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3446 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_65 = add i32 %shl_ln244_4, i32 %shl_ln244_35" [src/IDCT2.cpp:244]   --->   Operation 3446 'add' 'add_ln244_65' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3447 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_66 = mul i32 %in_23_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 3447 'mul' 'mul_ln244_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_68 = add i32 %shl_ln244_42, i32 %shl_ln244_52" [src/IDCT2.cpp:244]   --->   Operation 3448 'add' 'add_ln244_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3449 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln244_69 = add i32 %add_ln244_68, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3449 'add' 'add_ln244_69' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3450 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI0_to_mul_ln245_64 = muxlogic i32 %in_33_val_read"   --->   Operation 3450 'muxlogic' 'muxLogicI0_to_mul_ln245_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3451 [1/2] (0.00ns) (share mux size 300)   --->   "%muxLogicI1_to_mul_ln245_64 = muxlogic i32 4294967215"   --->   Operation 3451 'muxlogic' 'muxLogicI1_to_mul_ln245_64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3452 [2/2] (2.15ns) (share mux size 300)   --->   "%mul_ln245_64 = mul i32 %in_33_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 3452 'mul' 'mul_ln245_64' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3453 [1/1] (0.85ns)   --->   "%sub_ln245_115 = sub i32 %shl_ln245_31, i32 %shl_ln245_4" [src/IDCT2.cpp:245]   --->   Operation 3453 'sub' 'sub_ln245_115' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_116 = sub i32 %shl_ln245_7, i32 %shl_ln245_8" [src/IDCT2.cpp:245]   --->   Operation 3454 'sub' 'sub_ln245_116' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3455 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_117 = sub i32 %sub_ln245_116, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 3455 'sub' 'sub_ln245_117' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3456 [1/1] (0.85ns)   --->   "%sub_ln245_118 = sub i32 %sub_ln245_5, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3456 'sub' 'sub_ln245_118' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3457 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_65 = mul i32 %in_43_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 3457 'mul' 'mul_ln245_65' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3458 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_66 = mul i32 %in_47_val_read, i32 4294967237" [src/IDCT2.cpp:245]   --->   Operation 3458 'mul' 'mul_ln245_66' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3459 [1/1] (0.85ns)   --->   "%sub_ln246_151 = sub i32 %shl_ln246_24, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3459 'sub' 'sub_ln246_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3460 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_57 = mul i32 %in_53_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 3460 'mul' 'mul_ln246_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3461 [1/1] (0.85ns)   --->   "%sub_ln246_152 = sub i32 %sub_ln246_117, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3461 'sub' 'sub_ln246_152' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3462 [1/1] (0.85ns)   --->   "%sub_ln246_153 = sub i32 %shl_ln246_43, i32 %shl_ln246_27" [src/IDCT2.cpp:246]   --->   Operation 3462 'sub' 'sub_ln246_153' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3463 [1/1] (0.85ns)   --->   "%sub_ln246_154 = sub i32 %shl_ln246_39, i32 %shl_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 3463 'sub' 'sub_ln246_154' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3464 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1040 = add i32 %sub_ln246_154, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3464 'add' 'add_ln246_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3465 [1/1] (0.00ns)   --->   "%empty_267 = shl i32 %tmp8, i32 7" [src/IDCT2.cpp:202]   --->   Operation 3465 'shl' 'empty_267' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3466 [1/1] (0.00ns)   --->   "%empty_268 = shl i32 %tmp8, i32 5" [src/IDCT2.cpp:202]   --->   Operation 3466 'shl' 'empty_268' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub561 = sub i32 %empty_267, i32 %empty_268" [src/IDCT2.cpp:202]   --->   Operation 3467 'sub' 'p_sub561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3468 [1/1] (0.00ns)   --->   "%empty_269 = shl i32 %tmp8, i32 3" [src/IDCT2.cpp:202]   --->   Operation 3468 'shl' 'empty_269' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3469 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%p_sub563 = sub i32 %p_sub561, i32 %empty_269" [src/IDCT2.cpp:202]   --->   Operation 3469 'sub' 'p_sub563' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3470 [1/1] (0.00ns)   --->   "%empty_270 = shl i32 %tmp8, i32 1" [src/IDCT2.cpp:202]   --->   Operation 3470 'shl' 'empty_270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 3471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i32 %p_sub563, i32 %empty_270" [src/IDCT2.cpp:202]   --->   Operation 3471 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3472 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_770 = add i32 %add_ln246_1040, i32 %sub_ln246_153" [src/IDCT2.cpp:246]   --->   Operation 3472 'add' 'add_ln246_770' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3473 [1/1] (0.85ns)   --->   "%add_ln246_773 = add i32 %mul_ln245_66, i32 %mul_ln246_57" [src/IDCT2.cpp:246]   --->   Operation 3473 'add' 'add_ln246_773' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3474 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_777 = add i32 %sub_ln245_115, i32 %tmp9" [src/IDCT2.cpp:246]   --->   Operation 3474 'add' 'add_ln246_777' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_779 = add i32 %sub_ln245_118, i32 %sub_ln245_117" [src/IDCT2.cpp:246]   --->   Operation 3475 'add' 'add_ln246_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3476 [1/1] (0.85ns)   --->   "%add_ln246_780 = add i32 %sub_ln245_45, i32 %mul_ln245_65" [src/IDCT2.cpp:246]   --->   Operation 3476 'add' 'add_ln246_780' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3477 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_781 = add i32 %add_ln246_780, i32 %add_ln246_779" [src/IDCT2.cpp:246]   --->   Operation 3477 'add' 'add_ln246_781' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_784 = add i32 %mul_ln243_54, i32 %sub_ln243_114" [src/IDCT2.cpp:246]   --->   Operation 3478 'add' 'add_ln246_784' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3479 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_786 = add i32 %add_ln246_785, i32 %add_ln246_784" [src/IDCT2.cpp:246]   --->   Operation 3479 'add' 'add_ln246_786' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3480 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_788 = add i32 %add_ln243_73, i32 %add_ln244_65" [src/IDCT2.cpp:246]   --->   Operation 3480 'add' 'add_ln246_788' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3481 [1/1] (0.85ns)   --->   "%add_ln246_791 = add i32 %mul_ln244_65, i32 %mul_ln244_66" [src/IDCT2.cpp:246]   --->   Operation 3481 'add' 'add_ln246_791' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_794 = add i32 %add_ln244_50, i32 %add_ln244_69" [src/IDCT2.cpp:246]   --->   Operation 3482 'add' 'add_ln246_794' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3483 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_796 = add i32 %add_ln246_795, i32 %add_ln246_794" [src/IDCT2.cpp:246]   --->   Operation 3483 'add' 'add_ln246_796' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_117 = sub i32 0, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 3484 'sub' 'sub_ln243_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3485 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_118 = sub i32 %sub_ln243_117, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 3485 'sub' 'sub_ln243_118' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3486 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_57 = mul i32 %in_7_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 3486 'mul' 'mul_ln243_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3487 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_121 = sub i32 %in_11_val_read, i32 %shl_ln243_43" [src/IDCT2.cpp:243]   --->   Operation 3487 'sub' 'sub_ln243_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_122 = sub i32 0, i32 %shl_ln243_14" [src/IDCT2.cpp:243]   --->   Operation 3488 'sub' 'sub_ln243_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3489 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_123 = sub i32 %sub_ln243_122, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3489 'sub' 'sub_ln243_123' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_72 = add i32 %add_ln244_71, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 3490 'add' 'add_ln244_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3491 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_69 = mul i32 %in_31_val_read, i32 4294967217" [src/IDCT2.cpp:244]   --->   Operation 3491 'mul' 'mul_ln244_69' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_119 = sub i32 %sub_ln245_23, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3492 'sub' 'sub_ln245_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_120 = sub i32 %shl_ln245_19, i32 %shl_ln245_4" [src/IDCT2.cpp:245]   --->   Operation 3493 'sub' 'sub_ln245_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3494 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_68 = mul i32 %in_47_val_read, i32 4294967285" [src/IDCT2.cpp:245]   --->   Operation 3494 'mul' 'mul_ln245_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3495 [1/1] (0.85ns)   --->   "%sub_ln246_155 = sub i32 %shl_ln246_33, i32 %shl_ln246_24" [src/IDCT2.cpp:246]   --->   Operation 3495 'sub' 'sub_ln246_155' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3496 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_59 = mul i32 %in_51_val_read, i32 4294967212" [src/IDCT2.cpp:246]   --->   Operation 3496 'mul' 'mul_ln246_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3497 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1042 = add i32 %sub_ln246_23, i32 %shl_ln246_56" [src/IDCT2.cpp:246]   --->   Operation 3497 'add' 'add_ln246_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3498 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_60 = mul i32 %in_55_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 3498 'mul' 'mul_ln246_60' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3499 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_156 = sub i32 %shl_ln246_38, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 3499 'sub' 'sub_ln246_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1043 = add i32 %shl_ln246_8, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 3500 'add' 'add_ln246_1043' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3501 [1/1] (0.85ns)   --->   "%sub_ln246_157 = sub i32 %shl_ln246_48, i32 %shl_ln246_39" [src/IDCT2.cpp:246]   --->   Operation 3501 'sub' 'sub_ln246_157' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3502 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_800 = add i32 %add_ln246_1043, i32 %sub_ln246_157" [src/IDCT2.cpp:246]   --->   Operation 3502 'add' 'add_ln246_800' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3503 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_801 = add i32 %sub_ln246_156, i32 %mul_ln246_60" [src/IDCT2.cpp:246]   --->   Operation 3503 'add' 'add_ln246_801' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_803 = add i32 %sub_ln246_155, i32 %mul_ln245_68" [src/IDCT2.cpp:246]   --->   Operation 3504 'add' 'add_ln246_803' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3505 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_804 = add i32 %add_ln246_1042, i32 %mul_ln246_59" [src/IDCT2.cpp:246]   --->   Operation 3505 'add' 'add_ln246_804' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3506 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_805 = add i32 %add_ln246_804, i32 %add_ln246_803" [src/IDCT2.cpp:246]   --->   Operation 3506 'add' 'add_ln246_805' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3507 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_807 = add i32 %sub_ln245_119, i32 %mul_ln244_69" [src/IDCT2.cpp:246]   --->   Operation 3507 'add' 'add_ln246_807' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3508 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_808 = add i32 %sub_ln245_120, i32 %shl_ln245_44" [src/IDCT2.cpp:246]   --->   Operation 3508 'add' 'add_ln246_808' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_809 = add i32 %add_ln246_808, i32 %add_ln246_807" [src/IDCT2.cpp:246]   --->   Operation 3509 'add' 'add_ln246_809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_810 = add i32 %mul_ln245_4, i32 %add_ln245_60" [src/IDCT2.cpp:246]   --->   Operation 3510 'add' 'add_ln246_810' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3511 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_812 = add i32 %add_ln246_811, i32 %add_ln246_810" [src/IDCT2.cpp:246]   --->   Operation 3511 'add' 'add_ln246_812' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3512 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_813 = add i32 %add_ln246_812, i32 %add_ln246_809" [src/IDCT2.cpp:246]   --->   Operation 3512 'add' 'add_ln246_813' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_815 = add i32 %sub_ln243_118, i32 %sub_ln243_106" [src/IDCT2.cpp:246]   --->   Operation 3513 'add' 'add_ln246_815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3514 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_817 = add i32 %add_ln246_816, i32 %add_ln246_815" [src/IDCT2.cpp:246]   --->   Operation 3514 'add' 'add_ln246_817' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_818 = add i32 %mul_ln243_57, i32 %sub_ln243_123" [src/IDCT2.cpp:246]   --->   Operation 3515 'add' 'add_ln246_818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3516 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_819 = add i32 %sub_ln243_121, i32 %mul_ln244_31" [src/IDCT2.cpp:246]   --->   Operation 3516 'add' 'add_ln246_819' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3517 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_820 = add i32 %add_ln246_819, i32 %add_ln246_818" [src/IDCT2.cpp:246]   --->   Operation 3517 'add' 'add_ln246_820' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3518 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_823 = add i32 %sub_ln244_114, i32 %add_ln244_72" [src/IDCT2.cpp:246]   --->   Operation 3518 'add' 'add_ln246_823' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_824 = add i32 %add_ln246_823, i32 %add_ln246_822" [src/IDCT2.cpp:246]   --->   Operation 3519 'add' 'add_ln246_824' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3520 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_825 = add i32 %sub_ln244_115, i32 %sub_ln244_117" [src/IDCT2.cpp:246]   --->   Operation 3520 'add' 'add_ln246_825' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3521 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_827 = add i32 %add_ln246_826, i32 %add_ln246_825" [src/IDCT2.cpp:246]   --->   Operation 3521 'add' 'add_ln246_827' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3522 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_828 = add i32 %add_ln246_827, i32 %add_ln246_824" [src/IDCT2.cpp:246]   --->   Operation 3522 'add' 'add_ln246_828' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_75 = add i32 %shl_ln243_50, i32 %shl_ln243_2" [src/IDCT2.cpp:243]   --->   Operation 3523 'add' 'add_ln243_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3524 [1/1] (0.85ns)   --->   "%sub_ln243_125 = sub i32 %shl_ln243_24, i32 %shl_ln243_38" [src/IDCT2.cpp:243]   --->   Operation 3524 'sub' 'sub_ln243_125' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3525 [1/1] (0.85ns)   --->   "%add_ln243_76 = add i32 %add_ln243_4, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3525 'add' 'add_ln243_76' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3526 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_58 = mul i32 %in_7_val_read, i32 4294967205" [src/IDCT2.cpp:243]   --->   Operation 3526 'mul' 'mul_ln243_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3527 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_59 = mul i32 %in_11_val_read, i32 4294967237" [src/IDCT2.cpp:243]   --->   Operation 3527 'mul' 'mul_ln243_59' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3528 [1/1] (0.85ns)   --->   "%sub_ln243_127 = sub i32 %shl_ln243_14, i32 %shl_ln243_15" [src/IDCT2.cpp:243]   --->   Operation 3528 'sub' 'sub_ln243_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_128 = sub i32 %shl_ln243_18, i32 %in_15_val_read" [src/IDCT2.cpp:243]   --->   Operation 3529 'sub' 'sub_ln243_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3530 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_70 = mul i32 %in_17_val_read, i32 4294967244" [src/IDCT2.cpp:244]   --->   Operation 3530 'mul' 'mul_ln244_70' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3531 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_119 = sub i32 %shl_ln244_48, i32 %shl_ln244_10" [src/IDCT2.cpp:244]   --->   Operation 3531 'sub' 'sub_ln244_119' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3532 [1/1] (0.85ns)   --->   "%sub_ln244_123 = sub i32 %shl_ln244_25, i32 %shl_ln244_16" [src/IDCT2.cpp:244]   --->   Operation 3532 'sub' 'sub_ln244_123' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3533 [1/1] (0.85ns)   --->   "%sub_ln245_121 = sub i32 %add_ln245_23, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3533 'sub' 'sub_ln245_121' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3534 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_62 = add i32 %sub_ln245_121, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 3534 'add' 'add_ln245_62' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_122 = sub i32 %sub_ln245_17, i32 %shl_ln245_31" [src/IDCT2.cpp:245]   --->   Operation 3535 'sub' 'sub_ln245_122' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3536 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_123 = sub i32 0, i32 %shl_ln245_6" [src/IDCT2.cpp:245]   --->   Operation 3536 'sub' 'sub_ln245_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3537 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_124 = sub i32 %sub_ln245_123, i32 %in_39_val_read" [src/IDCT2.cpp:245]   --->   Operation 3537 'sub' 'sub_ln245_124' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3538 [1/1] (0.85ns)   --->   "%add_ln245_63 = add i32 %shl_ln245_21, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 3538 'add' 'add_ln245_63' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_125 = sub i32 %shl_ln245_33, i32 %in_43_val_read" [src/IDCT2.cpp:245]   --->   Operation 3539 'sub' 'sub_ln245_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3540 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_69 = mul i32 %in_45_val_read, i32 4294967252" [src/IDCT2.cpp:245]   --->   Operation 3540 'mul' 'mul_ln245_69' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3541 [1/1] (0.85ns)   --->   "%add_ln245_64 = add i32 %add_ln245_55, i32 %in_47_val_read" [src/IDCT2.cpp:245]   --->   Operation 3541 'add' 'add_ln245_64' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_161 = sub i32 %sub_ln246_54, i32 %in_51_val_read" [src/IDCT2.cpp:246]   --->   Operation 3542 'sub' 'sub_ln246_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3543 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_61 = mul i32 %in_53_val_read, i32 4294967227" [src/IDCT2.cpp:246]   --->   Operation 3543 'mul' 'mul_ln246_61' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3544 [1/1] (0.85ns)   --->   "%add_ln246_1045 = add i32 %shl_ln246_42, i32 %shl_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 3544 'add' 'add_ln246_1045' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1046 = add i32 %add_ln246_1045, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3545 'add' 'add_ln246_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3546 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_62 = mul i32 %in_59_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 3546 'mul' 'mul_ln246_62' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3547 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_162 = sub i32 %add_ln246_707, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3547 'sub' 'sub_ln246_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3548 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_831 = add i32 %mul_ln246_62, i32 %sub_ln246_162" [src/IDCT2.cpp:246]   --->   Operation 3548 'add' 'add_ln246_831' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3549 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_832 = add i32 %shl_ln246_55, i32 %add_ln246_1046" [src/IDCT2.cpp:246]   --->   Operation 3549 'add' 'add_ln246_832' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_834 = add i32 %mul_ln246_12, i32 %add_ln245_64" [src/IDCT2.cpp:246]   --->   Operation 3550 'add' 'add_ln246_834' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3551 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_835 = add i32 %mul_ln246_61, i32 %sub_ln246_161" [src/IDCT2.cpp:246]   --->   Operation 3551 'add' 'add_ln246_835' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3552 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_836 = add i32 %add_ln246_835, i32 %add_ln246_834" [src/IDCT2.cpp:246]   --->   Operation 3552 'add' 'add_ln246_836' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3553 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_838 = add i32 %add_ln245_62, i32 %sub_ln244_123" [src/IDCT2.cpp:246]   --->   Operation 3553 'add' 'add_ln246_838' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3554 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_839 = add i32 %sub_ln245_122, i32 %mul_ln245_42" [src/IDCT2.cpp:246]   --->   Operation 3554 'add' 'add_ln246_839' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3555 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_841 = add i32 %add_ln245_63, i32 %sub_ln245_124" [src/IDCT2.cpp:246]   --->   Operation 3555 'add' 'add_ln246_841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3556 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_842 = add i32 %mul_ln245_69, i32 %sub_ln245_125" [src/IDCT2.cpp:246]   --->   Operation 3556 'add' 'add_ln246_842' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3557 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_843 = add i32 %add_ln246_842, i32 %add_ln246_841" [src/IDCT2.cpp:246]   --->   Operation 3557 'add' 'add_ln246_843' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_846 = add i32 %sub_ln243_125, i32 %add_ln243_76" [src/IDCT2.cpp:246]   --->   Operation 3558 'add' 'add_ln246_846' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3559 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_847 = add i32 %add_ln243_75, i32 %sub_ln243_126" [src/IDCT2.cpp:246]   --->   Operation 3559 'add' 'add_ln246_847' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3560 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_848 = add i32 %add_ln246_847, i32 %add_ln246_846" [src/IDCT2.cpp:246]   --->   Operation 3560 'add' 'add_ln246_848' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3561 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_849 = add i32 %mul_ln243_58, i32 %sub_ln243_127" [src/IDCT2.cpp:246]   --->   Operation 3561 'add' 'add_ln246_849' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3562 [1/1] (0.85ns)   --->   "%add_ln246_850 = add i32 %mul_ln243_59, i32 %mul_ln244_70" [src/IDCT2.cpp:246]   --->   Operation 3562 'add' 'add_ln246_850' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3563 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_851 = add i32 %add_ln246_850, i32 %add_ln246_849" [src/IDCT2.cpp:246]   --->   Operation 3563 'add' 'add_ln246_851' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3564 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_853 = add i32 %sub_ln243_128, i32 %mul_ln244_56" [src/IDCT2.cpp:246]   --->   Operation 3564 'add' 'add_ln246_853' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3565 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_854 = add i32 %sub_ln244_118, i32 %sub_ln244_119" [src/IDCT2.cpp:246]   --->   Operation 3565 'add' 'add_ln246_854' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3566 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_855 = add i32 %add_ln246_854, i32 %add_ln246_853" [src/IDCT2.cpp:246]   --->   Operation 3566 'add' 'add_ln246_855' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_856 = add i32 %add_ln244_39, i32 %sub_ln244_122" [src/IDCT2.cpp:246]   --->   Operation 3567 'add' 'add_ln246_856' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3568 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_858 = add i32 %add_ln246_857, i32 %add_ln246_856" [src/IDCT2.cpp:246]   --->   Operation 3568 'add' 'add_ln246_858' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3569 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_859 = add i32 %add_ln246_858, i32 %add_ln246_855" [src/IDCT2.cpp:246]   --->   Operation 3569 'add' 'add_ln246_859' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3570 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_60 = mul i32 %in_3_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 3570 'mul' 'mul_ln243_60' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3571 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln243_78 = add i32 %shl_ln243_25, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 3571 'add' 'add_ln243_78' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3572 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln243_79 = add i32 %add_ln243_78, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3572 'add' 'add_ln243_79' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3573 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_61 = mul i32 %in_7_val_read, i32 4294967212" [src/IDCT2.cpp:243]   --->   Operation 3573 'mul' 'mul_ln243_61' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_131 = sub i32 %sub_ln243_130, i32 %in_9_val_read" [src/IDCT2.cpp:243]   --->   Operation 3574 'sub' 'sub_ln243_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3575 [1/1] (0.85ns)   --->   "%sub_ln243_132 = sub i32 %add_ln243_80, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3575 'sub' 'sub_ln243_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3576 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_133 = sub i32 %shl_ln243_18, i32 %shl_ln243_17" [src/IDCT2.cpp:243]   --->   Operation 3576 'sub' 'sub_ln243_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_125 = sub i32 %sub_ln244_124, i32 %in_19_val_read" [src/IDCT2.cpp:244]   --->   Operation 3577 'sub' 'sub_ln244_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3578 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_71 = mul i32 %in_21_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 3578 'mul' 'mul_ln244_71' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3579 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_72 = mul i32 %in_25_val_read, i32 4294967213" [src/IDCT2.cpp:244]   --->   Operation 3579 'mul' 'mul_ln244_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3580 [1/1] (0.85ns)   --->   "%add_ln244_75 = add i32 %shl_ln244_16, i32 %shl_ln244_52" [src/IDCT2.cpp:244]   --->   Operation 3580 'add' 'add_ln244_75' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3581 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_76 = add i32 %add_ln244_75, i32 %in_31_val_read" [src/IDCT2.cpp:244]   --->   Operation 3581 'add' 'add_ln244_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3582 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_70 = mul i32 %in_33_val_read, i32 4294967244" [src/IDCT2.cpp:245]   --->   Operation 3582 'mul' 'mul_ln245_70' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_126 = sub i32 %shl_ln245_27, i32 %shl_ln245_28" [src/IDCT2.cpp:245]   --->   Operation 3583 'sub' 'sub_ln245_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3584 [1/1] (0.85ns)   --->   "%sub_ln245_127 = sub i32 %shl_ln245_5, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3584 'sub' 'sub_ln245_127' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3585 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_71 = mul i32 %in_39_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 3585 'mul' 'mul_ln245_71' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3586 [1/1] (0.85ns)   --->   "%sub_ln245_128 = sub i32 %shl_ln245_9, i32 %shl_ln245_54" [src/IDCT2.cpp:245]   --->   Operation 3586 'sub' 'sub_ln245_128' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3587 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_72 = mul i32 %in_43_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 3587 'mul' 'mul_ln245_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3588 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_73 = mul i32 %in_47_val_read, i32 4294967208" [src/IDCT2.cpp:245]   --->   Operation 3588 'mul' 'mul_ln245_73' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_163 = sub i32 %add_ln246_1006, i32 %shl_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3589 'sub' 'sub_ln246_163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3590 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_1048 = add i32 %sub_ln246_163, i32 %in_49_val_read" [src/IDCT2.cpp:246]   --->   Operation 3590 'add' 'add_ln246_1048' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3591 [1/1] (0.85ns)   --->   "%sub_ln246_166 = sub i32 0, i32 %shl_ln246_38" [src/IDCT2.cpp:246]   --->   Operation 3591 'sub' 'sub_ln246_166' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_167 = sub i32 %sub_ln246_166, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 3592 'sub' 'sub_ln246_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3593 [1/1] (0.85ns)   --->   "%sub_ln246_168 = sub i32 %shl_ln246_29, i32 %shl_ln246_9" [src/IDCT2.cpp:246]   --->   Operation 3593 'sub' 'sub_ln246_168' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_169 = sub i32 %sub_ln246_168, i32 %in_59_val_read" [src/IDCT2.cpp:246]   --->   Operation 3594 'sub' 'sub_ln246_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3595 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_64 = mul i32 %in_61_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 3595 'mul' 'mul_ln246_64' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3596 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_862 = add i32 %sub_ln246_169, i32 %mul_ln246_64" [src/IDCT2.cpp:246]   --->   Operation 3596 'add' 'add_ln246_862' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3597 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_863 = add i32 %sub_ln246_167, i32 %shl_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 3597 'add' 'add_ln246_863' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3598 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_865 = add i32 %add_ln246_1048, i32 %mul_ln245_73" [src/IDCT2.cpp:246]   --->   Operation 3598 'add' 'add_ln246_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3599 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_867 = add i32 %add_ln246_866, i32 %add_ln246_865" [src/IDCT2.cpp:246]   --->   Operation 3599 'add' 'add_ln246_867' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3600 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_869 = add i32 %mul_ln245_70, i32 %add_ln244_76" [src/IDCT2.cpp:246]   --->   Operation 3600 'add' 'add_ln246_869' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3601 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_870 = add i32 %sub_ln245_127, i32 %sub_ln245_126" [src/IDCT2.cpp:246]   --->   Operation 3601 'add' 'add_ln246_870' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_872 = add i32 %sub_ln245_128, i32 %mul_ln245_71" [src/IDCT2.cpp:246]   --->   Operation 3602 'add' 'add_ln246_872' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3603 [1/1] (0.85ns)   --->   "%add_ln246_873 = add i32 %add_ln245_26, i32 %mul_ln245_72" [src/IDCT2.cpp:246]   --->   Operation 3603 'add' 'add_ln246_873' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3604 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_874 = add i32 %add_ln246_873, i32 %add_ln246_872" [src/IDCT2.cpp:246]   --->   Operation 3604 'add' 'add_ln246_874' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3605 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_877 = add i32 %mul_ln243_60, i32 %add_ln243_79" [src/IDCT2.cpp:246]   --->   Operation 3605 'add' 'add_ln246_877' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3606 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_878 = add i32 %sub_ln243_129, i32 %sub_ln243_131" [src/IDCT2.cpp:246]   --->   Operation 3606 'add' 'add_ln246_878' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3607 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_879 = add i32 %add_ln246_878, i32 %add_ln246_877" [src/IDCT2.cpp:246]   --->   Operation 3607 'add' 'add_ln246_879' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3608 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_880 = add i32 %mul_ln243_61, i32 %sub_ln243_132" [src/IDCT2.cpp:246]   --->   Operation 3608 'add' 'add_ln246_880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3609 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_882 = add i32 %add_ln246_881, i32 %add_ln246_880" [src/IDCT2.cpp:246]   --->   Operation 3609 'add' 'add_ln246_882' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3610 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_884 = add i32 %sub_ln243_133, i32 %mul_ln244_71" [src/IDCT2.cpp:246]   --->   Operation 3610 'add' 'add_ln246_884' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3611 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_885 = add i32 %sub_ln244_125, i32 %mul_ln244_72" [src/IDCT2.cpp:246]   --->   Operation 3611 'add' 'add_ln246_885' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_886 = add i32 %add_ln246_885, i32 %add_ln246_884" [src/IDCT2.cpp:246]   --->   Operation 3612 'add' 'add_ln246_886' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3613 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_890 = add i32 %add_ln246_889, i32 %add_ln246_886" [src/IDCT2.cpp:246]   --->   Operation 3613 'add' 'add_ln246_890' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_136 = sub i32 0, i32 %shl_ln243_23" [src/IDCT2.cpp:243]   --->   Operation 3614 'sub' 'sub_ln243_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3615 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_137 = sub i32 %sub_ln243_136, i32 %in_3_val_read" [src/IDCT2.cpp:243]   --->   Operation 3615 'sub' 'sub_ln243_137' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3616 [1/1] (0.85ns)   --->   "%add_ln243_81 = add i32 %sub_ln243_96, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 3616 'add' 'add_ln243_81' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3617 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_63 = mul i32 %in_7_val_read, i32 4294967227" [src/IDCT2.cpp:243]   --->   Operation 3617 'mul' 'mul_ln243_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3618 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_64 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:243]   --->   Operation 3618 'mul' 'mul_ln243_64' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_138 = sub i32 %sub_ln243_10, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 3619 'sub' 'sub_ln243_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3620 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_139 = sub i32 %sub_ln243_138, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3620 'sub' 'sub_ln243_139' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3621 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_65 = mul i32 %in_15_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 3621 'mul' 'mul_ln243_65' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_126 = sub i32 %add_ln244, i32 %in_17_val_read" [src/IDCT2.cpp:244]   --->   Operation 3622 'sub' 'sub_ln244_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_133 = sub i32 %shl_ln244_16, i32 %shl_ln244_52" [src/IDCT2.cpp:244]   --->   Operation 3623 'sub' 'sub_ln244_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3624 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_74 = mul i32 %in_33_val_read, i32 4294967225" [src/IDCT2.cpp:245]   --->   Operation 3624 'mul' 'mul_ln245_74' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3625 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_129 = sub i32 %add_ln245_45, i32 %in_35_val_read" [src/IDCT2.cpp:245]   --->   Operation 3625 'sub' 'sub_ln245_129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3626 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_75 = mul i32 %in_41_val_read, i32 4294967210" [src/IDCT2.cpp:245]   --->   Operation 3626 'mul' 'mul_ln245_75' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3627 [1/1] (0.85ns)   --->   "%sub_ln245_132 = sub i32 %sub_ln245_93, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 3627 'sub' 'sub_ln245_132' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3628 [1/1] (0.85ns)   --->   "%sub_ln246_172 = sub i32 %shl_ln246_24, i32 %shl_ln246" [src/IDCT2.cpp:246]   --->   Operation 3628 'sub' 'sub_ln246_172' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3629 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_65 = mul i32 %in_55_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 3629 'mul' 'mul_ln246_65' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3630 [1/1] (0.85ns)   --->   "%sub_ln246_173 = sub i32 %shl_ln246_27, i32 %shl_ln246_28" [src/IDCT2.cpp:246]   --->   Operation 3630 'sub' 'sub_ln246_173' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_174 = sub i32 %sub_ln246_173, i32 %in_57_val_read" [src/IDCT2.cpp:246]   --->   Operation 3631 'sub' 'sub_ln246_174' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3632 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_66 = mul i32 %in_59_val_read, i32 4294967223" [src/IDCT2.cpp:246]   --->   Operation 3632 'mul' 'mul_ln246_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1053 = add i32 %add_ln246_1003, i32 %shl_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3633 'add' 'add_ln246_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3634 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_893 = add i32 %mul_ln246_66, i32 %add_ln246_1053" [src/IDCT2.cpp:246]   --->   Operation 3634 'add' 'add_ln246_893' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3635 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_894 = add i32 %sub_ln246_174, i32 %mul_ln246_65" [src/IDCT2.cpp:246]   --->   Operation 3635 'add' 'add_ln246_894' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_896 = add i32 %sub_ln246_172, i32 %sub_ln245_132" [src/IDCT2.cpp:246]   --->   Operation 3636 'add' 'add_ln246_896' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3637 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_898 = add i32 %add_ln246_897, i32 %add_ln246_896" [src/IDCT2.cpp:246]   --->   Operation 3637 'add' 'add_ln246_898' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3638 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_900 = add i32 %mul_ln245_74, i32 %sub_ln244_133" [src/IDCT2.cpp:246]   --->   Operation 3638 'add' 'add_ln246_900' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3639 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_901 = add i32 %mul_ln245_40, i32 %sub_ln245_129" [src/IDCT2.cpp:246]   --->   Operation 3639 'add' 'add_ln246_901' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3640 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_903 = add i32 %mul_ln245_75, i32 %add_ln245_19" [src/IDCT2.cpp:246]   --->   Operation 3640 'add' 'add_ln246_903' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3641 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_905 = add i32 %add_ln246_904, i32 %add_ln246_903" [src/IDCT2.cpp:246]   --->   Operation 3641 'add' 'add_ln246_905' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_908 = add i32 %sub_ln243_137, i32 %add_ln243_81" [src/IDCT2.cpp:246]   --->   Operation 3642 'add' 'add_ln246_908' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3643 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_910 = add i32 %add_ln246_909, i32 %add_ln246_908" [src/IDCT2.cpp:246]   --->   Operation 3643 'add' 'add_ln246_910' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_911 = add i32 %mul_ln243_63, i32 %sub_ln243_139" [src/IDCT2.cpp:246]   --->   Operation 3644 'add' 'add_ln246_911' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3645 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_912 = add i32 %mul_ln243_64, i32 %sub_ln244_126" [src/IDCT2.cpp:246]   --->   Operation 3645 'add' 'add_ln246_912' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3646 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_913 = add i32 %add_ln246_912, i32 %add_ln246_911" [src/IDCT2.cpp:246]   --->   Operation 3646 'add' 'add_ln246_913' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3647 [1/1] (0.85ns)   --->   "%add_ln246_915 = add i32 %mul_ln243_65, i32 %sub_ln244_129" [src/IDCT2.cpp:246]   --->   Operation 3647 'add' 'add_ln246_915' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3648 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_917 = add i32 %add_ln246_916, i32 %add_ln246_915" [src/IDCT2.cpp:246]   --->   Operation 3648 'add' 'add_ln246_917' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3649 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_921 = add i32 %add_ln246_920, i32 %add_ln246_917" [src/IDCT2.cpp:246]   --->   Operation 3649 'add' 'add_ln246_921' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_141 = sub i32 0, i32 %shl_ln243_39" [src/IDCT2.cpp:243]   --->   Operation 3650 'sub' 'sub_ln243_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3651 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_142 = sub i32 %sub_ln243_141, i32 %shl_ln243_40" [src/IDCT2.cpp:243]   --->   Operation 3651 'sub' 'sub_ln243_142' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3652 [1/1] (0.85ns)   --->   "%add_ln243_83 = add i32 %shl_ln243_46, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3652 'add' 'add_ln243_83' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3653 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln243_66 = mul i32 %in_7_val_read, i32 4294967252" [src/IDCT2.cpp:243]   --->   Operation 3653 'mul' 'mul_ln243_66' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3654 [1/1] (0.85ns)   --->   "%add_ln243_84 = add i32 %add_ln243_80, i32 %in_13_val_read" [src/IDCT2.cpp:243]   --->   Operation 3654 'add' 'add_ln243_84' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3655 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_67 = mul i32 %in_15_val_read, i32 4294967215" [src/IDCT2.cpp:243]   --->   Operation 3655 'mul' 'mul_ln243_67' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_134 = sub i32 %sub_ln244_99, i32 %shl_ln244_43" [src/IDCT2.cpp:244]   --->   Operation 3656 'sub' 'sub_ln244_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_136 = sub i32 %sub_ln244_135, i32 %in_21_val_read" [src/IDCT2.cpp:244]   --->   Operation 3657 'sub' 'sub_ln244_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_137 = sub i32 %sub_ln244_48, i32 %in_25_val_read" [src/IDCT2.cpp:244]   --->   Operation 3658 'sub' 'sub_ln244_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3659 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_76 = mul i32 %in_31_val_read, i32 4294967227" [src/IDCT2.cpp:244]   --->   Operation 3659 'mul' 'mul_ln244_76' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3660 [1/1] (0.85ns)   --->   "%sub_ln245_133 = sub i32 %shl_ln245, i32 %shl_ln245_43" [src/IDCT2.cpp:245]   --->   Operation 3660 'sub' 'sub_ln245_133' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_134 = sub i32 %sub_ln245_133, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 3661 'sub' 'sub_ln245_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3662 [1/1] (0.85ns)   --->   "%sub_ln245_135 = sub i32 %shl_ln245_37, i32 %shl_ln245_2" [src/IDCT2.cpp:245]   --->   Operation 3662 'sub' 'sub_ln245_135' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3663 [1/1] (0.85ns)   --->   "%add_ln245_67 = add i32 %shl_ln245_30, i32 %shl_ln245_38" [src/IDCT2.cpp:245]   --->   Operation 3663 'add' 'add_ln245_67' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3664 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_68 = add i32 %add_ln245_67, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3664 'add' 'add_ln245_68' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3665 [1/1] (0.85ns)   --->   "%sub_ln245_136 = sub i32 %shl_ln245_20, i32 %shl_ln245_42" [src/IDCT2.cpp:245]   --->   Operation 3665 'sub' 'sub_ln245_136' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_137 = sub i32 %shl_ln245_10, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3666 'sub' 'sub_ln245_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3667 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln245_138 = sub i32 %sub_ln245_137, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 3667 'sub' 'sub_ln245_138' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3668 [1/1] (0.85ns)   --->   "%sub_ln245_140 = sub i32 %shl_ln245_16, i32 %shl_ln245_17" [src/IDCT2.cpp:245]   --->   Operation 3668 'sub' 'sub_ln245_140' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3669 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_68 = mul i32 %in_49_val_read, i32 4294967255" [src/IDCT2.cpp:246]   --->   Operation 3669 'mul' 'mul_ln246_68' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3670 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_176 = sub i32 %add_ln246_1033, i32 %in_55_val_read" [src/IDCT2.cpp:246]   --->   Operation 3670 'sub' 'sub_ln246_176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3671 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_69 = mul i32 %in_57_val_read, i32 4294967217" [src/IDCT2.cpp:246]   --->   Operation 3671 'mul' 'mul_ln246_69' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3672 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_70 = mul i32 %in_61_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 3672 'mul' 'mul_ln246_70' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3673 [1/1] (0.85ns)   --->   "%add_ln246_924 = add i32 %add_ln246_1015, i32 %mul_ln246_70" [src/IDCT2.cpp:246]   --->   Operation 3673 'add' 'add_ln246_924' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3674 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_925 = add i32 %mul_ln246_69, i32 %sub_ln246_176" [src/IDCT2.cpp:246]   --->   Operation 3674 'add' 'add_ln246_925' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3675 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_927 = add i32 %mul_ln246_68, i32 %sub_ln245_140" [src/IDCT2.cpp:246]   --->   Operation 3675 'add' 'add_ln246_927' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3676 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_929 = add i32 %add_ln246_928, i32 %add_ln246_927" [src/IDCT2.cpp:246]   --->   Operation 3676 'add' 'add_ln246_929' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3677 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_931 = add i32 %sub_ln245_134, i32 %mul_ln244_76" [src/IDCT2.cpp:246]   --->   Operation 3677 'add' 'add_ln246_931' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3678 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_932 = add i32 %add_ln245_68, i32 %sub_ln245_135" [src/IDCT2.cpp:246]   --->   Operation 3678 'add' 'add_ln246_932' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_934 = add i32 %sub_ln245_138, i32 %sub_ln245_136" [src/IDCT2.cpp:246]   --->   Operation 3679 'add' 'add_ln246_934' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3680 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_936 = add i32 %add_ln246_935, i32 %add_ln246_934" [src/IDCT2.cpp:246]   --->   Operation 3680 'add' 'add_ln246_936' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_939 = add i32 %sub_ln243_142, i32 %add_ln243_83" [src/IDCT2.cpp:246]   --->   Operation 3681 'add' 'add_ln246_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3682 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_941 = add i32 %add_ln246_940, i32 %add_ln246_939" [src/IDCT2.cpp:246]   --->   Operation 3682 'add' 'add_ln246_941' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_942 = add i32 %mul_ln243_66, i32 %add_ln243_84" [src/IDCT2.cpp:246]   --->   Operation 3683 'add' 'add_ln246_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3684 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_943 = add i32 %sub_ln243_145, i32 %sub_ln244_134" [src/IDCT2.cpp:246]   --->   Operation 3684 'add' 'add_ln246_943' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3685 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_944 = add i32 %add_ln246_943, i32 %add_ln246_942" [src/IDCT2.cpp:246]   --->   Operation 3685 'add' 'add_ln246_944' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3686 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_946 = add i32 %mul_ln243_67, i32 %sub_ln244_136" [src/IDCT2.cpp:246]   --->   Operation 3686 'add' 'add_ln246_946' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3687 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_947 = add i32 %mul_ln244_11, i32 %sub_ln244_137" [src/IDCT2.cpp:246]   --->   Operation 3687 'add' 'add_ln246_947' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3688 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_948 = add i32 %add_ln246_947, i32 %add_ln246_946" [src/IDCT2.cpp:246]   --->   Operation 3688 'add' 'add_ln246_948' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_949 = add i32 %mul_ln244_25, i32 %add_ln244_77" [src/IDCT2.cpp:246]   --->   Operation 3689 'add' 'add_ln246_949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3690 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_951 = add i32 %add_ln246_950, i32 %add_ln246_949" [src/IDCT2.cpp:246]   --->   Operation 3690 'add' 'add_ln246_951' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3691 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_952 = add i32 %add_ln246_951, i32 %add_ln246_948" [src/IDCT2.cpp:246]   --->   Operation 3691 'add' 'add_ln246_952' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3692 [1/1] (0.85ns)   --->   "%sub_ln243_146 = sub i32 %in_3_val_read, i32 %shl_ln243_24" [src/IDCT2.cpp:243]   --->   Operation 3692 'sub' 'sub_ln243_146' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3693 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln243_147 = sub i32 %shl_ln243_26, i32 %shl_ln243_27" [src/IDCT2.cpp:243]   --->   Operation 3693 'sub' 'sub_ln243_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3694 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%sub_ln243_148 = sub i32 %sub_ln243_147, i32 %in_5_val_read" [src/IDCT2.cpp:243]   --->   Operation 3694 'sub' 'sub_ln243_148' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3695 [1/1] (0.85ns)   --->   "%sub_ln243_149 = sub i32 %in_7_val_read, i32 %shl_ln243_29" [src/IDCT2.cpp:243]   --->   Operation 3695 'sub' 'sub_ln243_149' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3696 [1/1] (0.85ns)   --->   "%sub_ln243_151 = sub i32 %shl_ln243_14, i32 %shl_ln243_35" [src/IDCT2.cpp:243]   --->   Operation 3696 'sub' 'sub_ln243_151' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3697 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln244_77 = mul i32 %in_19_val_read, i32 4294967255" [src/IDCT2.cpp:244]   --->   Operation 3697 'mul' 'mul_ln244_77' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln244_139 = sub i32 %sub_ln244_129, i32 %shl_ln244_40" [src/IDCT2.cpp:244]   --->   Operation 3698 'sub' 'sub_ln244_139' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln244_80 = add i32 %sub_ln244_68, i32 %shl_ln244_54" [src/IDCT2.cpp:244]   --->   Operation 3699 'add' 'add_ln244_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3700 [1/1] (0.85ns)   --->   "%sub_ln244_144 = sub i32 %shl_ln244_53, i32 %shl_ln244_16" [src/IDCT2.cpp:244]   --->   Operation 3700 'sub' 'sub_ln244_144' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_69 = add i32 %shl_ln245, i32 %in_33_val_read" [src/IDCT2.cpp:245]   --->   Operation 3701 'add' 'add_ln245_69' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3702 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_76 = mul i32 %in_35_val_read, i32 4294967227" [src/IDCT2.cpp:245]   --->   Operation 3702 'mul' 'mul_ln245_76' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3703 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_141 = sub i32 %add_ln245_31, i32 %in_37_val_read" [src/IDCT2.cpp:245]   --->   Operation 3703 'sub' 'sub_ln245_141' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3704 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_77 = mul i32 %in_39_val_read, i32 4294967223" [src/IDCT2.cpp:245]   --->   Operation 3704 'mul' 'mul_ln245_77' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln245_142 = sub i32 %add_ln245_20, i32 %shl_ln245_22" [src/IDCT2.cpp:245]   --->   Operation 3705 'sub' 'sub_ln245_142' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3706 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln245_70 = add i32 %sub_ln245_142, i32 %in_41_val_read" [src/IDCT2.cpp:245]   --->   Operation 3706 'add' 'add_ln245_70' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3707 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_78 = mul i32 %in_43_val_read, i32 4294967217" [src/IDCT2.cpp:245]   --->   Operation 3707 'mul' 'mul_ln245_78' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln245_71 = add i32 %add_ln245_16, i32 %in_45_val_read" [src/IDCT2.cpp:245]   --->   Operation 3708 'add' 'add_ln245_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3709 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_79 = mul i32 %in_47_val_read, i32 4294967213" [src/IDCT2.cpp:245]   --->   Operation 3709 'mul' 'mul_ln245_79' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3710 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_71 = mul i32 %in_51_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 3710 'mul' 'mul_ln246_71' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3711 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_177 = sub i32 %sub_ln246_23, i32 %in_53_val_read" [src/IDCT2.cpp:246]   --->   Operation 3711 'sub' 'sub_ln246_177' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3712 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_72 = mul i32 %in_55_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 3712 'mul' 'mul_ln246_72' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1057 = add i32 %sub_ln246_62, i32 %shl_ln246_48" [src/IDCT2.cpp:246]   --->   Operation 3713 'add' 'add_ln246_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3714 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_955 = add i32 %mul_ln246_40, i32 %add_ln246_1057" [src/IDCT2.cpp:246]   --->   Operation 3714 'add' 'add_ln246_955' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3715 [1/1] (0.85ns)   --->   "%add_ln246_956 = add i32 %add_ln246_1001, i32 %mul_ln246_72" [src/IDCT2.cpp:246]   --->   Operation 3715 'add' 'add_ln246_956' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 3716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_958 = add i32 %add_ln246_1007, i32 %mul_ln245_79" [src/IDCT2.cpp:246]   --->   Operation 3716 'add' 'add_ln246_958' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3717 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_959 = add i32 %sub_ln246_177, i32 %mul_ln246_71" [src/IDCT2.cpp:246]   --->   Operation 3717 'add' 'add_ln246_959' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3718 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_960 = add i32 %add_ln246_959, i32 %add_ln246_958" [src/IDCT2.cpp:246]   --->   Operation 3718 'add' 'add_ln246_960' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3719 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_962 = add i32 %add_ln245_69, i32 %sub_ln244_144" [src/IDCT2.cpp:246]   --->   Operation 3719 'add' 'add_ln246_962' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3720 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_963 = add i32 %sub_ln245_141, i32 %mul_ln245_76" [src/IDCT2.cpp:246]   --->   Operation 3720 'add' 'add_ln246_963' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3721 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_965 = add i32 %add_ln245_70, i32 %mul_ln245_77" [src/IDCT2.cpp:246]   --->   Operation 3721 'add' 'add_ln246_965' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3722 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_966 = add i32 %add_ln245_71, i32 %mul_ln245_78" [src/IDCT2.cpp:246]   --->   Operation 3722 'add' 'add_ln246_966' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3723 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_967 = add i32 %add_ln246_966, i32 %add_ln246_965" [src/IDCT2.cpp:246]   --->   Operation 3723 'add' 'add_ln246_967' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3724 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_970 = add i32 %sub_ln243_146, i32 %sub_ln243_148" [src/IDCT2.cpp:246]   --->   Operation 3724 'add' 'add_ln246_970' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3725 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_972 = add i32 %add_ln246_971, i32 %add_ln246_970" [src/IDCT2.cpp:246]   --->   Operation 3725 'add' 'add_ln246_972' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_973 = add i32 %sub_ln243_149, i32 %sub_ln243_151" [src/IDCT2.cpp:246]   --->   Operation 3726 'add' 'add_ln246_973' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3727 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_975 = add i32 %add_ln246_974, i32 %add_ln246_973" [src/IDCT2.cpp:246]   --->   Operation 3727 'add' 'add_ln246_975' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3728 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_977 = add i32 %sub_ln243_153, i32 %sub_ln244_139" [src/IDCT2.cpp:246]   --->   Operation 3728 'add' 'add_ln246_977' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3729 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_978 = add i32 %mul_ln244_77, i32 %add_ln244_80" [src/IDCT2.cpp:246]   --->   Operation 3729 'add' 'add_ln246_978' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_979 = add i32 %add_ln246_978, i32 %add_ln246_977" [src/IDCT2.cpp:246]   --->   Operation 3730 'add' 'add_ln246_979' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 3731 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_983 = add i32 %add_ln246_982, i32 %add_ln246_979" [src/IDCT2.cpp:246]   --->   Operation 3731 'add' 'add_ln246_983' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.41>
ST_5 : Operation 3732 [1/5] (1.90ns)   --->   "%call_ret = call i1024 @IDCT2B32, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i32 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read, i26 %in_32_val_read, i32 %in_34_val_read, i32 %in_36_val_read, i32 %in_38_val_read, i32 %in_40_val_read, i32 %in_42_val_read, i32 %in_44_val_read, i32 %in_46_val_read, i32 %in_48_val_read, i32 %in_50_val_read, i32 %in_52_val_read, i32 %in_54_val_read, i32 %in_56_val_read, i32 %in_58_val_read, i32 %in_60_val_read, i32 %in_62_val_read" [src/IDCT2.cpp:239]   --->   Operation 3732 'call' 'call_ret' <Predicate = true> <Delay = 1.90> <CoreType = "Generic">   --->   Generic Core
ST_5 : Operation 3733 [1/1] (0.00ns)   --->   "%evens = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3733 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3734 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3734 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3735 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3735 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3736 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3736 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3737 [1/1] (0.00ns)   --->   "%evens_4 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3737 'extractvalue' 'evens_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3738 [1/1] (0.00ns)   --->   "%evens_5 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3738 'extractvalue' 'evens_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3739 [1/1] (0.00ns)   --->   "%evens_6 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3739 'extractvalue' 'evens_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3740 [1/1] (0.00ns)   --->   "%evens_7 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3740 'extractvalue' 'evens_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3741 [1/1] (0.00ns)   --->   "%evens_8 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3741 'extractvalue' 'evens_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3742 [1/1] (0.00ns)   --->   "%evens_9 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3742 'extractvalue' 'evens_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3743 [1/1] (0.00ns)   --->   "%evens_10 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3743 'extractvalue' 'evens_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3744 [1/1] (0.00ns)   --->   "%evens_11 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3744 'extractvalue' 'evens_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3745 [1/1] (0.00ns)   --->   "%evens_12 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3745 'extractvalue' 'evens_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3746 [1/1] (0.00ns)   --->   "%evens_13 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3746 'extractvalue' 'evens_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3747 [1/1] (0.00ns)   --->   "%evens_14 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3747 'extractvalue' 'evens_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3748 [1/1] (0.00ns)   --->   "%evens_15 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3748 'extractvalue' 'evens_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3749 [1/1] (0.00ns)   --->   "%evens_16 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3749 'extractvalue' 'evens_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3750 [1/1] (0.00ns)   --->   "%evens_17 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3750 'extractvalue' 'evens_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3751 [1/1] (0.00ns)   --->   "%evens_18 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3751 'extractvalue' 'evens_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3752 [1/1] (0.00ns)   --->   "%evens_19 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3752 'extractvalue' 'evens_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3753 [1/1] (0.00ns)   --->   "%evens_20 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3753 'extractvalue' 'evens_20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3754 [1/1] (0.00ns)   --->   "%evens_21 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3754 'extractvalue' 'evens_21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3755 [1/1] (0.00ns)   --->   "%evens_22 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3755 'extractvalue' 'evens_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3756 [1/1] (0.00ns)   --->   "%evens_23 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3756 'extractvalue' 'evens_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3757 [1/1] (0.00ns)   --->   "%evens_24 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3757 'extractvalue' 'evens_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3758 [1/1] (0.00ns)   --->   "%evens_25 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3758 'extractvalue' 'evens_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3759 [1/1] (0.00ns)   --->   "%evens_26 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3759 'extractvalue' 'evens_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3760 [1/1] (0.00ns)   --->   "%evens_27 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3760 'extractvalue' 'evens_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3761 [1/1] (0.00ns)   --->   "%evens_28 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3761 'extractvalue' 'evens_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3762 [1/1] (0.00ns)   --->   "%evens_29 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3762 'extractvalue' 'evens_29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3763 [1/1] (0.00ns)   --->   "%evens_30 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3763 'extractvalue' 'evens_30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3764 [1/1] (0.00ns)   --->   "%evens_31 = extractvalue i1024 %call_ret" [src/IDCT2.cpp:239]   --->   Operation 3764 'extractvalue' 'evens_31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 3765 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1 = add i32 %add_ln246, i32 %sub_ln246_4" [src/IDCT2.cpp:246]   --->   Operation 3765 'add' 'add_ln246_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3766 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_5 = add i32 %add_ln246_4, i32 %add_ln246_1" [src/IDCT2.cpp:246]   --->   Operation 3766 'add' 'add_ln246_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_8 = add i32 %add_ln246_7, i32 %add_ln246_6" [src/IDCT2.cpp:246]   --->   Operation 3767 'add' 'add_ln246_8' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3768 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_12 = add i32 %add_ln246_11, i32 %add_ln246_8" [src/IDCT2.cpp:246]   --->   Operation 3768 'add' 'add_ln246_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_17 = add i32 %sub_ln243_6, i32 %add_ln243_2" [src/IDCT2.cpp:246]   --->   Operation 3769 'add' 'add_ln246_17' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3770 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_19 = add i32 %add_ln246_18, i32 %add_ln246_17" [src/IDCT2.cpp:246]   --->   Operation 3770 'add' 'add_ln246_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_20 = add i32 %add_ln246_19, i32 %add_ln246_16" [src/IDCT2.cpp:246]   --->   Operation 3771 'add' 'add_ln246_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3772 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_23 = add i32 %add_ln246_22, i32 %add_ln246_21" [src/IDCT2.cpp:246]   --->   Operation 3772 'add' 'add_ln246_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3773 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_27 = add i32 %add_ln246_26, i32 %add_ln246_23" [src/IDCT2.cpp:246]   --->   Operation 3773 'add' 'add_ln246_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3774 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_28 = add i32 %add_ln246_27, i32 %add_ln246_20" [src/IDCT2.cpp:246]   --->   Operation 3774 'add' 'add_ln246_28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3775 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_32 = add i32 %add_ln246_31, i32 %add_ln246_30" [src/IDCT2.cpp:246]   --->   Operation 3775 'add' 'add_ln246_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3776 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_36 = add i32 %add_ln246_35, i32 %add_ln246_32" [src/IDCT2.cpp:246]   --->   Operation 3776 'add' 'add_ln246_36' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_44 = add i32 %add_ln246_43, i32 %add_ln246_36" [src/IDCT2.cpp:246]   --->   Operation 3777 'add' 'add_ln246_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3778 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_51 = add i32 %add_ln246_50, i32 %add_ln246_47" [src/IDCT2.cpp:246]   --->   Operation 3778 'add' 'add_ln246_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3779 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_59 = add i32 %add_ln246_58, i32 %add_ln246_51" [src/IDCT2.cpp:246]   --->   Operation 3779 'add' 'add_ln246_59' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3780 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_1 = add i32 %add_ln246_59, i32 %add_ln246_44" [src/IDCT2.cpp:246]   --->   Operation 3780 'add' 'odds_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3781 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_63 = add i32 %add_ln246_62, i32 %add_ln246_61" [src/IDCT2.cpp:246]   --->   Operation 3781 'add' 'add_ln246_63' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3782 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_67 = add i32 %add_ln246_66, i32 %add_ln246_63" [src/IDCT2.cpp:246]   --->   Operation 3782 'add' 'add_ln246_67' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3783 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_70 = add i32 %add_ln246_69, i32 %add_ln246_68" [src/IDCT2.cpp:246]   --->   Operation 3783 'add' 'add_ln246_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3784 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_74 = add i32 %add_ln246_73, i32 %add_ln246_70" [src/IDCT2.cpp:246]   --->   Operation 3784 'add' 'add_ln246_74' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_75 = add i32 %add_ln246_74, i32 %add_ln246_67" [src/IDCT2.cpp:246]   --->   Operation 3785 'add' 'add_ln246_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3786 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_82 = add i32 %add_ln246_81, i32 %add_ln246_78" [src/IDCT2.cpp:246]   --->   Operation 3786 'add' 'add_ln246_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3787 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_90 = add i32 %add_ln246_89, i32 %add_ln246_82" [src/IDCT2.cpp:246]   --->   Operation 3787 'add' 'add_ln246_90' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3788 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_2 = add i32 %add_ln246_90, i32 %add_ln246_75" [src/IDCT2.cpp:246]   --->   Operation 3788 'add' 'odds_2' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3789 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_101 = add i32 %add_ln246_100, i32 %add_ln246_99" [src/IDCT2.cpp:246]   --->   Operation 3789 'add' 'add_ln246_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3790 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_105 = add i32 %add_ln246_104, i32 %add_ln246_101" [src/IDCT2.cpp:246]   --->   Operation 3790 'add' 'add_ln246_105' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_106 = add i32 %add_ln246_105, i32 %add_ln246_98" [src/IDCT2.cpp:246]   --->   Operation 3791 'add' 'add_ln246_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_113 = add i32 %add_ln246_112, i32 %add_ln246_109" [src/IDCT2.cpp:246]   --->   Operation 3792 'add' 'add_ln246_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3793 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_121 = add i32 %add_ln246_120, i32 %add_ln246_113" [src/IDCT2.cpp:246]   --->   Operation 3793 'add' 'add_ln246_121' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3794 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_3 = add i32 %add_ln246_121, i32 %add_ln246_106" [src/IDCT2.cpp:246]   --->   Operation 3794 'add' 'odds_3' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_125 = add i32 %add_ln246_124, i32 %add_ln246_123" [src/IDCT2.cpp:246]   --->   Operation 3795 'add' 'add_ln246_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3796 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_129 = add i32 %add_ln246_128, i32 %add_ln246_125" [src/IDCT2.cpp:246]   --->   Operation 3796 'add' 'add_ln246_129' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_132 = add i32 %add_ln246_131, i32 %add_ln246_130" [src/IDCT2.cpp:246]   --->   Operation 3797 'add' 'add_ln246_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3798 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_136 = add i32 %add_ln246_135, i32 %add_ln246_132" [src/IDCT2.cpp:246]   --->   Operation 3798 'add' 'add_ln246_136' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3799 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_137 = add i32 %add_ln246_136, i32 %add_ln246_129" [src/IDCT2.cpp:246]   --->   Operation 3799 'add' 'add_ln246_137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3800 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_144 = add i32 %add_ln246_143, i32 %add_ln246_140" [src/IDCT2.cpp:246]   --->   Operation 3800 'add' 'add_ln246_144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3801 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_152 = add i32 %add_ln246_151, i32 %add_ln246_144" [src/IDCT2.cpp:246]   --->   Operation 3801 'add' 'add_ln246_152' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3802 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_4 = add i32 %add_ln246_152, i32 %add_ln246_137" [src/IDCT2.cpp:246]   --->   Operation 3802 'add' 'odds_4' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3803 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_11 = mul i32 %in_59_val_read, i32 4294967208" [src/IDCT2.cpp:246]   --->   Operation 3803 'mul' 'mul_ln246_11' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3804 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_155 = add i32 %add_ln246_154, i32 %mul_ln246_11" [src/IDCT2.cpp:246]   --->   Operation 3804 'add' 'add_ln246_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3805 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_159 = add i32 %add_ln246_158, i32 %add_ln246_155" [src/IDCT2.cpp:246]   --->   Operation 3805 'add' 'add_ln246_159' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3806 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_162 = add i32 %add_ln246_161, i32 %add_ln246_160" [src/IDCT2.cpp:246]   --->   Operation 3806 'add' 'add_ln246_162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3807 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_166 = add i32 %add_ln246_165, i32 %add_ln246_162" [src/IDCT2.cpp:246]   --->   Operation 3807 'add' 'add_ln246_166' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3808 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_167 = add i32 %add_ln246_166, i32 %add_ln246_159" [src/IDCT2.cpp:246]   --->   Operation 3808 'add' 'add_ln246_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_173 = add i32 %add_ln246_172, i32 %add_ln246_169" [src/IDCT2.cpp:246]   --->   Operation 3809 'add' 'add_ln246_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3810 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_181 = add i32 %add_ln246_180, i32 %add_ln246_173" [src/IDCT2.cpp:246]   --->   Operation 3810 'add' 'add_ln246_181' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3811 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_5 = add i32 %add_ln246_181, i32 %add_ln246_167" [src/IDCT2.cpp:246]   --->   Operation 3811 'add' 'odds_5' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3812 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_7 = mul i32 %in_9_val_read, i32 4294967209" [src/IDCT2.cpp:243]   --->   Operation 3812 'mul' 'mul_ln243_7' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3813 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln244_20 = mul i32 %in_31_val_read, i32 4294967215" [src/IDCT2.cpp:244]   --->   Operation 3813 'mul' 'mul_ln244_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3814 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_17 = mul i32 %in_33_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 3814 'mul' 'mul_ln245_17' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3815 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln246_46 = sub i32 %shl_ln246_42, i32 %shl_ln246_18" [src/IDCT2.cpp:246]   --->   Operation 3815 'sub' 'sub_ln246_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3816 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_738 = add i32 %add_ln246_707, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3816 'add' 'add_ln246_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3817 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_183 = add i32 %sub_ln246_50, i32 %add_ln246_738" [src/IDCT2.cpp:246]   --->   Operation 3817 'add' 'add_ln246_183' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3818 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_184 = add i32 %sub_ln246_47, i32 %sub_ln246_46" [src/IDCT2.cpp:246]   --->   Operation 3818 'add' 'add_ln246_184' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3819 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_185 = add i32 %add_ln246_184, i32 %add_ln246_183" [src/IDCT2.cpp:246]   --->   Operation 3819 'add' 'add_ln246_185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3820 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_189 = add i32 %add_ln246_188, i32 %add_ln246_185" [src/IDCT2.cpp:246]   --->   Operation 3820 'add' 'add_ln246_189' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3821 [1/1] (0.85ns)   --->   "%add_ln246_190 = add i32 %mul_ln245_17, i32 %mul_ln244_20" [src/IDCT2.cpp:246]   --->   Operation 3821 'add' 'add_ln246_190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3822 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_192 = add i32 %add_ln246_191, i32 %add_ln246_190" [src/IDCT2.cpp:246]   --->   Operation 3822 'add' 'add_ln246_192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3823 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_196 = add i32 %add_ln246_195, i32 %add_ln246_192" [src/IDCT2.cpp:246]   --->   Operation 3823 'add' 'add_ln246_196' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3824 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_199 = add i32 %sub_ln243_33, i32 %mul_ln243_7" [src/IDCT2.cpp:246]   --->   Operation 3824 'add' 'add_ln246_199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3825 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_200 = add i32 %add_ln246_199, i32 %sub_ln246_52" [src/IDCT2.cpp:246]   --->   Operation 3825 'add' 'add_ln246_200' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3826 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_204 = add i32 %add_ln246_203, i32 %add_ln246_200" [src/IDCT2.cpp:246]   --->   Operation 3826 'add' 'add_ln246_204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_207 = add i32 %add_ln246_206, i32 %add_ln246_205" [src/IDCT2.cpp:246]   --->   Operation 3827 'add' 'add_ln246_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3828 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_211 = add i32 %add_ln246_210, i32 %add_ln246_207" [src/IDCT2.cpp:246]   --->   Operation 3828 'add' 'add_ln246_211' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3829 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_212 = add i32 %add_ln246_211, i32 %add_ln246_204" [src/IDCT2.cpp:246]   --->   Operation 3829 'add' 'add_ln246_212' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_216 = add i32 %add_ln246_215, i32 %add_ln246_214" [src/IDCT2.cpp:246]   --->   Operation 3830 'add' 'add_ln246_216' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3831 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_220 = add i32 %add_ln246_219, i32 %add_ln246_216" [src/IDCT2.cpp:246]   --->   Operation 3831 'add' 'add_ln246_220' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_223 = add i32 %add_ln246_222, i32 %add_ln246_221" [src/IDCT2.cpp:246]   --->   Operation 3832 'add' 'add_ln246_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3833 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_227 = add i32 %add_ln246_226, i32 %add_ln246_223" [src/IDCT2.cpp:246]   --->   Operation 3833 'add' 'add_ln246_227' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_228 = add i32 %add_ln246_227, i32 %add_ln246_220" [src/IDCT2.cpp:246]   --->   Operation 3834 'add' 'add_ln246_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3835 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_235 = add i32 %add_ln246_234, i32 %add_ln246_231" [src/IDCT2.cpp:246]   --->   Operation 3835 'add' 'add_ln246_235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3836 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_243 = add i32 %add_ln246_242, i32 %add_ln246_235" [src/IDCT2.cpp:246]   --->   Operation 3836 'add' 'add_ln246_243' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3837 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_7 = add i32 %add_ln246_243, i32 %add_ln246_228" [src/IDCT2.cpp:246]   --->   Operation 3837 'add' 'odds_7' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_247 = add i32 %add_ln246_246, i32 %add_ln246_245" [src/IDCT2.cpp:246]   --->   Operation 3838 'add' 'add_ln246_247' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3839 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_251 = add i32 %add_ln246_250, i32 %add_ln246_247" [src/IDCT2.cpp:246]   --->   Operation 3839 'add' 'add_ln246_251' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3840 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_254 = add i32 %add_ln246_253, i32 %add_ln246_252" [src/IDCT2.cpp:246]   --->   Operation 3840 'add' 'add_ln246_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3841 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_258 = add i32 %add_ln246_257, i32 %add_ln246_254" [src/IDCT2.cpp:246]   --->   Operation 3841 'add' 'add_ln246_258' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3842 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_259 = add i32 %add_ln246_258, i32 %add_ln246_251" [src/IDCT2.cpp:246]   --->   Operation 3842 'add' 'add_ln246_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3843 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_266 = add i32 %add_ln246_265, i32 %add_ln246_262" [src/IDCT2.cpp:246]   --->   Operation 3843 'add' 'add_ln246_266' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3844 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_274 = add i32 %add_ln246_273, i32 %add_ln246_266" [src/IDCT2.cpp:246]   --->   Operation 3844 'add' 'add_ln246_274' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3845 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_8 = add i32 %add_ln246_274, i32 %add_ln246_259" [src/IDCT2.cpp:246]   --->   Operation 3845 'add' 'odds_8' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_278 = add i32 %add_ln246_277, i32 %add_ln246_276" [src/IDCT2.cpp:246]   --->   Operation 3846 'add' 'add_ln246_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3847 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_282 = add i32 %add_ln246_281, i32 %add_ln246_278" [src/IDCT2.cpp:246]   --->   Operation 3847 'add' 'add_ln246_282' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_285 = add i32 %sub_ln246_71, i32 %add_ln246_283" [src/IDCT2.cpp:246]   --->   Operation 3848 'add' 'add_ln246_285' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3849 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_289 = add i32 %add_ln246_288, i32 %add_ln246_285" [src/IDCT2.cpp:246]   --->   Operation 3849 'add' 'add_ln246_289' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_290 = add i32 %add_ln246_289, i32 %add_ln246_282" [src/IDCT2.cpp:246]   --->   Operation 3850 'add' 'add_ln246_290' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3851 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_297 = add i32 %add_ln246_296, i32 %add_ln246_293" [src/IDCT2.cpp:246]   --->   Operation 3851 'add' 'add_ln246_297' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3852 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_305 = add i32 %add_ln246_304, i32 %add_ln246_297" [src/IDCT2.cpp:246]   --->   Operation 3852 'add' 'add_ln246_305' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3853 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_9 = add i32 %add_ln246_305, i32 %add_ln246_290" [src/IDCT2.cpp:246]   --->   Operation 3853 'add' 'odds_9' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_309 = add i32 %add_ln246_308, i32 %add_ln246_307" [src/IDCT2.cpp:246]   --->   Operation 3854 'add' 'add_ln246_309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3855 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_313 = add i32 %add_ln246_312, i32 %add_ln246_309" [src/IDCT2.cpp:246]   --->   Operation 3855 'add' 'add_ln246_313' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3856 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_316 = add i32 %add_ln246_315, i32 %add_ln246_314" [src/IDCT2.cpp:246]   --->   Operation 3856 'add' 'add_ln246_316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3857 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_320 = add i32 %add_ln246_319, i32 %add_ln246_316" [src/IDCT2.cpp:246]   --->   Operation 3857 'add' 'add_ln246_320' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3858 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_321 = add i32 %add_ln246_320, i32 %add_ln246_313" [src/IDCT2.cpp:246]   --->   Operation 3858 'add' 'add_ln246_321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_328 = add i32 %add_ln246_327, i32 %add_ln246_324" [src/IDCT2.cpp:246]   --->   Operation 3859 'add' 'add_ln246_328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3860 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_336 = add i32 %add_ln246_335, i32 %add_ln246_328" [src/IDCT2.cpp:246]   --->   Operation 3860 'add' 'add_ln246_336' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3861 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_10 = add i32 %add_ln246_336, i32 %add_ln246_321" [src/IDCT2.cpp:246]   --->   Operation 3861 'add' 'odds_10' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3862 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_19 = mul i32 %in_3_val_read, i32 4294967285" [src/IDCT2.cpp:243]   --->   Operation 3862 'mul' 'mul_ln243_19' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.19> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3863 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_20 = mul i32 %in_5_val_read, i32 4294967210" [src/IDCT2.cpp:243]   --->   Operation 3863 'mul' 'mul_ln243_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3864 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_29 = mul i32 %in_39_val_read, i32 4294967205" [src/IDCT2.cpp:245]   --->   Operation 3864 'mul' 'mul_ln245_29' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3865 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_30 = mul i32 %in_41_val_read, i32 4294967259" [src/IDCT2.cpp:245]   --->   Operation 3865 'mul' 'mul_ln245_30' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3866 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_340 = add i32 %add_ln246_339, i32 %add_ln246_338" [src/IDCT2.cpp:246]   --->   Operation 3866 'add' 'add_ln246_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3867 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_344 = add i32 %add_ln246_343, i32 %add_ln246_340" [src/IDCT2.cpp:246]   --->   Operation 3867 'add' 'add_ln246_344' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3868 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_347 = add i32 %add_ln246_346, i32 %add_ln246_345" [src/IDCT2.cpp:246]   --->   Operation 3868 'add' 'add_ln246_347' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3869 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_348 = add i32 %mul_ln245_30, i32 %mul_ln245_29" [src/IDCT2.cpp:246]   --->   Operation 3869 'add' 'add_ln246_348' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3870 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_350 = add i32 %add_ln246_349, i32 %add_ln246_348" [src/IDCT2.cpp:246]   --->   Operation 3870 'add' 'add_ln246_350' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3871 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_351 = add i32 %add_ln246_350, i32 %add_ln246_347" [src/IDCT2.cpp:246]   --->   Operation 3871 'add' 'add_ln246_351' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3872 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_353 = add i32 %mul_ln243_19, i32 %mul_ln243_20" [src/IDCT2.cpp:246]   --->   Operation 3872 'add' 'add_ln246_353' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3873 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_355 = add i32 %add_ln246_354, i32 %add_ln246_353" [src/IDCT2.cpp:246]   --->   Operation 3873 'add' 'add_ln246_355' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_359 = add i32 %add_ln246_358, i32 %add_ln246_355" [src/IDCT2.cpp:246]   --->   Operation 3874 'add' 'add_ln246_359' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_362 = add i32 %add_ln246_361, i32 %add_ln246_360" [src/IDCT2.cpp:246]   --->   Operation 3875 'add' 'add_ln246_362' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3876 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_366 = add i32 %add_ln246_365, i32 %add_ln246_362" [src/IDCT2.cpp:246]   --->   Operation 3876 'add' 'add_ln246_366' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3877 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_367 = add i32 %add_ln246_366, i32 %add_ln246_359" [src/IDCT2.cpp:246]   --->   Operation 3877 'add' 'add_ln246_367' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3878 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_371 = add i32 %add_ln246_370, i32 %add_ln246_369" [src/IDCT2.cpp:246]   --->   Operation 3878 'add' 'add_ln246_371' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3879 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_375 = add i32 %add_ln246_374, i32 %add_ln246_371" [src/IDCT2.cpp:246]   --->   Operation 3879 'add' 'add_ln246_375' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_378 = add i32 %add_ln246_377, i32 %add_ln246_376" [src/IDCT2.cpp:246]   --->   Operation 3880 'add' 'add_ln246_378' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3881 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_382 = add i32 %add_ln246_381, i32 %add_ln246_378" [src/IDCT2.cpp:246]   --->   Operation 3881 'add' 'add_ln246_382' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3882 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_383 = add i32 %add_ln246_382, i32 %add_ln246_375" [src/IDCT2.cpp:246]   --->   Operation 3882 'add' 'add_ln246_383' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3883 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_390 = add i32 %add_ln246_389, i32 %add_ln246_386" [src/IDCT2.cpp:246]   --->   Operation 3883 'add' 'add_ln246_390' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3884 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_398 = add i32 %add_ln246_397, i32 %add_ln246_390" [src/IDCT2.cpp:246]   --->   Operation 3884 'add' 'add_ln246_398' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3885 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_12 = add i32 %add_ln246_398, i32 %add_ln246_383" [src/IDCT2.cpp:246]   --->   Operation 3885 'add' 'odds_12' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_402 = add i32 %add_ln246_401, i32 %add_ln246_400" [src/IDCT2.cpp:246]   --->   Operation 3886 'add' 'add_ln246_402' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3887 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_406 = add i32 %add_ln246_405, i32 %add_ln246_402" [src/IDCT2.cpp:246]   --->   Operation 3887 'add' 'add_ln246_406' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3888 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_409 = add i32 %add_ln246_408, i32 %add_ln246_407" [src/IDCT2.cpp:246]   --->   Operation 3888 'add' 'add_ln246_409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3889 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_413 = add i32 %add_ln246_412, i32 %add_ln246_409" [src/IDCT2.cpp:246]   --->   Operation 3889 'add' 'add_ln246_413' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_414 = add i32 %add_ln246_413, i32 %add_ln246_406" [src/IDCT2.cpp:246]   --->   Operation 3890 'add' 'add_ln246_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_421 = add i32 %add_ln246_420, i32 %add_ln246_417" [src/IDCT2.cpp:246]   --->   Operation 3891 'add' 'add_ln246_421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3892 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_429 = add i32 %add_ln246_428, i32 %add_ln246_421" [src/IDCT2.cpp:246]   --->   Operation 3892 'add' 'add_ln246_429' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3893 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_13 = add i32 %add_ln246_429, i32 %add_ln246_414" [src/IDCT2.cpp:246]   --->   Operation 3893 'add' 'odds_13' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3894 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln245_39 = mul i32 %in_47_val_read, i32 4294967255" [src/IDCT2.cpp:245]   --->   Operation 3894 'mul' 'mul_ln245_39' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3895 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln246_30 = mul i32 %in_49_val_read, i32 4294967210" [src/IDCT2.cpp:246]   --->   Operation 3895 'mul' 'mul_ln246_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3896 [1/2] (0.28ns) (share mux size 300)   --->   "%mul_ln246_32 = mul i32 %in_59_val_read, i32 4294967259" [src/IDCT2.cpp:246]   --->   Operation 3896 'mul' 'mul_ln246_32' <Predicate = true> <Delay = 0.28> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3897 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_1004 = add i32 %sub_ln246_96, i32 %in_61_val_read" [src/IDCT2.cpp:246]   --->   Operation 3897 'add' 'add_ln246_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3898 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_431 = add i32 %mul_ln246_32, i32 %add_ln246_1004" [src/IDCT2.cpp:246]   --->   Operation 3898 'add' 'add_ln246_431' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3899 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_433 = add i32 %add_ln246_432, i32 %add_ln246_431" [src/IDCT2.cpp:246]   --->   Operation 3899 'add' 'add_ln246_433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_434 = add i32 %mul_ln246_30, i32 %mul_ln245_39" [src/IDCT2.cpp:246]   --->   Operation 3900 'add' 'add_ln246_434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3901 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_436 = add i32 %add_ln246_435, i32 %add_ln246_434" [src/IDCT2.cpp:246]   --->   Operation 3901 'add' 'add_ln246_436' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3902 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_437 = add i32 %add_ln246_436, i32 %add_ln246_433" [src/IDCT2.cpp:246]   --->   Operation 3902 'add' 'add_ln246_437' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_452 = add i32 %add_ln246_451, i32 %add_ln246_448" [src/IDCT2.cpp:246]   --->   Operation 3903 'add' 'add_ln246_452' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_455 = add i32 %add_ln246_454, i32 %add_ln246_453" [src/IDCT2.cpp:246]   --->   Operation 3904 'add' 'add_ln246_455' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3905 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_459 = add i32 %add_ln246_458, i32 %add_ln246_455" [src/IDCT2.cpp:246]   --->   Operation 3905 'add' 'add_ln246_459' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3906 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_460 = add i32 %add_ln246_459, i32 %add_ln246_452" [src/IDCT2.cpp:246]   --->   Operation 3906 'add' 'add_ln246_460' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_464 = add i32 %add_ln246_463, i32 %add_ln246_462" [src/IDCT2.cpp:246]   --->   Operation 3907 'add' 'add_ln246_464' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3908 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_468 = add i32 %add_ln246_467, i32 %add_ln246_464" [src/IDCT2.cpp:246]   --->   Operation 3908 'add' 'add_ln246_468' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3909 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_471 = add i32 %add_ln246_470, i32 %add_ln246_469" [src/IDCT2.cpp:246]   --->   Operation 3909 'add' 'add_ln246_471' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3910 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_475 = add i32 %add_ln246_474, i32 %add_ln246_471" [src/IDCT2.cpp:246]   --->   Operation 3910 'add' 'add_ln246_475' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_483 = add i32 %add_ln246_482, i32 %add_ln246_479" [src/IDCT2.cpp:246]   --->   Operation 3911 'add' 'add_ln246_483' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3912 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_486 = add i32 %add_ln246_485, i32 %add_ln246_484" [src/IDCT2.cpp:246]   --->   Operation 3912 'add' 'add_ln246_486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3913 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_490 = add i32 %add_ln246_489, i32 %add_ln246_486" [src/IDCT2.cpp:246]   --->   Operation 3913 'add' 'add_ln246_490' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3914 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_491 = add i32 %add_ln246_490, i32 %add_ln246_483" [src/IDCT2.cpp:246]   --->   Operation 3914 'add' 'add_ln246_491' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_495 = add i32 %add_ln246_494, i32 %add_ln246_493" [src/IDCT2.cpp:246]   --->   Operation 3915 'add' 'add_ln246_495' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3916 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_499 = add i32 %add_ln246_498, i32 %add_ln246_495" [src/IDCT2.cpp:246]   --->   Operation 3916 'add' 'add_ln246_499' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3917 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_502 = add i32 %add_ln246_501, i32 %sub_ln246_108" [src/IDCT2.cpp:246]   --->   Operation 3917 'add' 'add_ln246_502' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3918 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_506 = add i32 %add_ln246_505, i32 %add_ln246_502" [src/IDCT2.cpp:246]   --->   Operation 3918 'add' 'add_ln246_506' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_507 = add i32 %add_ln246_506, i32 %add_ln246_499" [src/IDCT2.cpp:246]   --->   Operation 3919 'add' 'add_ln246_507' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_514 = add i32 %add_ln246_513, i32 %add_ln246_510" [src/IDCT2.cpp:246]   --->   Operation 3920 'add' 'add_ln246_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3921 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_522 = add i32 %add_ln246_521, i32 %add_ln246_514" [src/IDCT2.cpp:246]   --->   Operation 3921 'add' 'add_ln246_522' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3922 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_16 = add i32 %add_ln246_522, i32 %add_ln246_507" [src/IDCT2.cpp:246]   --->   Operation 3922 'add' 'odds_16' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3923 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_526 = add i32 %add_ln246_525, i32 %add_ln246_524" [src/IDCT2.cpp:246]   --->   Operation 3923 'add' 'add_ln246_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3924 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_530 = add i32 %add_ln246_529, i32 %add_ln246_526" [src/IDCT2.cpp:246]   --->   Operation 3924 'add' 'add_ln246_530' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_538 = add i32 %add_ln246_537, i32 %add_ln246_530" [src/IDCT2.cpp:246]   --->   Operation 3925 'add' 'add_ln246_538' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_545 = add i32 %add_ln246_544, i32 %add_ln246_541" [src/IDCT2.cpp:246]   --->   Operation 3926 'add' 'add_ln246_545' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3927 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_553 = add i32 %add_ln246_552, i32 %add_ln246_545" [src/IDCT2.cpp:246]   --->   Operation 3927 'add' 'add_ln246_553' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3928 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_17 = add i32 %add_ln246_553, i32 %add_ln246_538" [src/IDCT2.cpp:246]   --->   Operation 3928 'add' 'odds_17' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_557 = add i32 %add_ln246_556, i32 %add_ln246_555" [src/IDCT2.cpp:246]   --->   Operation 3929 'add' 'add_ln246_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3930 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_561 = add i32 %add_ln246_560, i32 %add_ln246_557" [src/IDCT2.cpp:246]   --->   Operation 3930 'add' 'add_ln246_561' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3931 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_564 = add i32 %add_ln246_563, i32 %add_ln246_562" [src/IDCT2.cpp:246]   --->   Operation 3931 'add' 'add_ln246_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3932 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_568 = add i32 %add_ln246_567, i32 %add_ln246_564" [src/IDCT2.cpp:246]   --->   Operation 3932 'add' 'add_ln246_568' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3933 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_569 = add i32 %add_ln246_568, i32 %add_ln246_561" [src/IDCT2.cpp:246]   --->   Operation 3933 'add' 'add_ln246_569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3934 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_576 = add i32 %add_ln246_575, i32 %add_ln246_572" [src/IDCT2.cpp:246]   --->   Operation 3934 'add' 'add_ln246_576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3935 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_584 = add i32 %add_ln246_583, i32 %add_ln246_576" [src/IDCT2.cpp:246]   --->   Operation 3935 'add' 'add_ln246_584' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3936 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_18 = add i32 %add_ln246_584, i32 %add_ln246_569" [src/IDCT2.cpp:246]   --->   Operation 3936 'add' 'odds_18' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3937 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_587 = add i32 %add_ln246_586, i32 %tmp7" [src/IDCT2.cpp:246]   --->   Operation 3937 'add' 'add_ln246_587' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3938 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_591 = add i32 %add_ln246_590, i32 %add_ln246_587" [src/IDCT2.cpp:246]   --->   Operation 3938 'add' 'add_ln246_591' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_599 = add i32 %add_ln246_598, i32 %add_ln246_591" [src/IDCT2.cpp:246]   --->   Operation 3939 'add' 'add_ln246_599' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3940 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_605 = add i32 %add_ln246_604, i32 %add_ln246_601" [src/IDCT2.cpp:246]   --->   Operation 3940 'add' 'add_ln246_605' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3941 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_613 = add i32 %add_ln246_612, i32 %add_ln246_605" [src/IDCT2.cpp:246]   --->   Operation 3941 'add' 'add_ln246_613' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3942 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_19 = add i32 %add_ln246_613, i32 %add_ln246_599" [src/IDCT2.cpp:246]   --->   Operation 3942 'add' 'odds_19' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_617 = add i32 %add_ln246_616, i32 %add_ln246_615" [src/IDCT2.cpp:246]   --->   Operation 3943 'add' 'add_ln246_617' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3944 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_621 = add i32 %add_ln246_620, i32 %add_ln246_617" [src/IDCT2.cpp:246]   --->   Operation 3944 'add' 'add_ln246_621' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_624 = add i32 %add_ln246_623, i32 %add_ln246_622" [src/IDCT2.cpp:246]   --->   Operation 3945 'add' 'add_ln246_624' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3946 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_628 = add i32 %add_ln246_627, i32 %add_ln246_624" [src/IDCT2.cpp:246]   --->   Operation 3946 'add' 'add_ln246_628' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_629 = add i32 %add_ln246_628, i32 %add_ln246_621" [src/IDCT2.cpp:246]   --->   Operation 3947 'add' 'add_ln246_629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_636 = add i32 %add_ln246_635, i32 %add_ln246_632" [src/IDCT2.cpp:246]   --->   Operation 3948 'add' 'add_ln246_636' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3949 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_644 = add i32 %add_ln246_643, i32 %add_ln246_636" [src/IDCT2.cpp:246]   --->   Operation 3949 'add' 'add_ln246_644' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3950 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_20 = add i32 %add_ln246_644, i32 %add_ln246_629" [src/IDCT2.cpp:246]   --->   Operation 3950 'add' 'odds_20' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_648 = add i32 %add_ln246_647, i32 %add_ln246_646" [src/IDCT2.cpp:246]   --->   Operation 3951 'add' 'add_ln246_648' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3952 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_652 = add i32 %add_ln246_651, i32 %add_ln246_648" [src/IDCT2.cpp:246]   --->   Operation 3952 'add' 'add_ln246_652' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_655 = add i32 %add_ln246_654, i32 %add_ln246_653" [src/IDCT2.cpp:246]   --->   Operation 3953 'add' 'add_ln246_655' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3954 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_659 = add i32 %add_ln246_658, i32 %add_ln246_655" [src/IDCT2.cpp:246]   --->   Operation 3954 'add' 'add_ln246_659' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_660 = add i32 %add_ln246_659, i32 %add_ln246_652" [src/IDCT2.cpp:246]   --->   Operation 3955 'add' 'add_ln246_660' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3956 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_667 = add i32 %add_ln246_666, i32 %add_ln246_663" [src/IDCT2.cpp:246]   --->   Operation 3956 'add' 'add_ln246_667' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3957 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_675 = add i32 %add_ln246_674, i32 %add_ln246_667" [src/IDCT2.cpp:246]   --->   Operation 3957 'add' 'add_ln246_675' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3958 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_21 = add i32 %add_ln246_675, i32 %add_ln246_660" [src/IDCT2.cpp:246]   --->   Operation 3958 'add' 'odds_21' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3959 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_679 = add i32 %add_ln246_678, i32 %add_ln246_677" [src/IDCT2.cpp:246]   --->   Operation 3959 'add' 'add_ln246_679' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3960 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_683 = add i32 %add_ln246_682, i32 %add_ln246_679" [src/IDCT2.cpp:246]   --->   Operation 3960 'add' 'add_ln246_683' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_686 = add i32 %add_ln246_685, i32 %add_ln246_684" [src/IDCT2.cpp:246]   --->   Operation 3961 'add' 'add_ln246_686' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3962 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_690 = add i32 %add_ln246_689, i32 %add_ln246_686" [src/IDCT2.cpp:246]   --->   Operation 3962 'add' 'add_ln246_690' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_691 = add i32 %add_ln246_690, i32 %add_ln246_683" [src/IDCT2.cpp:246]   --->   Operation 3963 'add' 'add_ln246_691' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3964 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_698 = add i32 %add_ln246_697, i32 %add_ln246_694" [src/IDCT2.cpp:246]   --->   Operation 3964 'add' 'add_ln246_698' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3965 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_706 = add i32 %add_ln246_705, i32 %add_ln246_698" [src/IDCT2.cpp:246]   --->   Operation 3965 'add' 'add_ln246_706' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3966 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_22 = add i32 %add_ln246_706, i32 %add_ln246_691" [src/IDCT2.cpp:246]   --->   Operation 3966 'add' 'odds_22' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_710 = add i32 %add_ln246_709, i32 %add_ln246_708" [src/IDCT2.cpp:246]   --->   Operation 3967 'add' 'add_ln246_710' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3968 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_714 = add i32 %add_ln246_713, i32 %add_ln246_710" [src/IDCT2.cpp:246]   --->   Operation 3968 'add' 'add_ln246_714' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_722 = add i32 %add_ln246_721, i32 %add_ln246_714" [src/IDCT2.cpp:246]   --->   Operation 3969 'add' 'add_ln246_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3970 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_729 = add i32 %add_ln246_728, i32 %add_ln246_725" [src/IDCT2.cpp:246]   --->   Operation 3970 'add' 'add_ln246_729' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3971 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_737 = add i32 %add_ln246_736, i32 %add_ln246_729" [src/IDCT2.cpp:246]   --->   Operation 3971 'add' 'add_ln246_737' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3972 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_23 = add i32 %add_ln246_737, i32 %add_ln246_722" [src/IDCT2.cpp:246]   --->   Operation 3972 'add' 'odds_23' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_741 = add i32 %add_ln246_740, i32 %add_ln246_739" [src/IDCT2.cpp:246]   --->   Operation 3973 'add' 'add_ln246_741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3974 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_745 = add i32 %add_ln246_744, i32 %add_ln246_741" [src/IDCT2.cpp:246]   --->   Operation 3974 'add' 'add_ln246_745' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3975 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_748 = add i32 %add_ln246_747, i32 %add_ln246_746" [src/IDCT2.cpp:246]   --->   Operation 3975 'add' 'add_ln246_748' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3976 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_752 = add i32 %add_ln246_751, i32 %add_ln246_748" [src/IDCT2.cpp:246]   --->   Operation 3976 'add' 'add_ln246_752' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_753 = add i32 %add_ln246_752, i32 %add_ln246_745" [src/IDCT2.cpp:246]   --->   Operation 3977 'add' 'add_ln246_753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3978 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_760 = add i32 %add_ln246_759, i32 %add_ln246_756" [src/IDCT2.cpp:246]   --->   Operation 3978 'add' 'add_ln246_760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3979 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_768 = add i32 %add_ln246_767, i32 %add_ln246_760" [src/IDCT2.cpp:246]   --->   Operation 3979 'add' 'add_ln246_768' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3980 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_24 = add i32 %add_ln246_768, i32 %add_ln246_753" [src/IDCT2.cpp:246]   --->   Operation 3980 'add' 'odds_24' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3981 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_55 = mul i32 %in_7_val_read, i32 4294967225" [src/IDCT2.cpp:243]   --->   Operation 3981 'mul' 'mul_ln243_55' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3982 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln243_56 = mul i32 %in_13_val_read, i32 4294967219" [src/IDCT2.cpp:243]   --->   Operation 3982 'mul' 'mul_ln243_56' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3983 [1/2] (0.29ns) (share mux size 300)   --->   "%mul_ln245_64 = mul i32 %in_33_val_read, i32 4294967215" [src/IDCT2.cpp:245]   --->   Operation 3983 'mul' 'mul_ln245_64' <Predicate = true> <Delay = 0.29> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_771 = add i32 %add_ln246_770, i32 %shl_ln246_58" [src/IDCT2.cpp:246]   --->   Operation 3984 'add' 'add_ln246_771' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3985 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_772 = add i32 %sub_ln246_152, i32 %sub_ln246_151" [src/IDCT2.cpp:246]   --->   Operation 3985 'add' 'add_ln246_772' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3986 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_774 = add i32 %add_ln246_773, i32 %add_ln246_772" [src/IDCT2.cpp:246]   --->   Operation 3986 'add' 'add_ln246_774' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3987 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_775 = add i32 %add_ln246_774, i32 %add_ln246_771" [src/IDCT2.cpp:246]   --->   Operation 3987 'add' 'add_ln246_775' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3988 [1/1] (0.85ns)   --->   "%add_ln246_776 = add i32 %sub_ln246_127, i32 %mul_ln245_64" [src/IDCT2.cpp:246]   --->   Operation 3988 'add' 'add_ln246_776' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 3989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_778 = add i32 %add_ln246_777, i32 %add_ln246_776" [src/IDCT2.cpp:246]   --->   Operation 3989 'add' 'add_ln246_778' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3990 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_782 = add i32 %add_ln246_781, i32 %add_ln246_778" [src/IDCT2.cpp:246]   --->   Operation 3990 'add' 'add_ln246_782' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_787 = add i32 %mul_ln243_55, i32 %mul_ln243_56" [src/IDCT2.cpp:246]   --->   Operation 3991 'add' 'add_ln246_787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3992 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_789 = add i32 %add_ln246_788, i32 %add_ln246_787" [src/IDCT2.cpp:246]   --->   Operation 3992 'add' 'add_ln246_789' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_790 = add i32 %add_ln246_789, i32 %add_ln246_786" [src/IDCT2.cpp:246]   --->   Operation 3993 'add' 'add_ln246_790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3994 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_793 = add i32 %add_ln246_792, i32 %add_ln246_791" [src/IDCT2.cpp:246]   --->   Operation 3994 'add' 'add_ln246_793' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3995 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_797 = add i32 %add_ln246_796, i32 %add_ln246_793" [src/IDCT2.cpp:246]   --->   Operation 3995 'add' 'add_ln246_797' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3996 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_798 = add i32 %add_ln246_797, i32 %add_ln246_790" [src/IDCT2.cpp:246]   --->   Operation 3996 'add' 'add_ln246_798' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_802 = add i32 %add_ln246_801, i32 %add_ln246_800" [src/IDCT2.cpp:246]   --->   Operation 3997 'add' 'add_ln246_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3998 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_806 = add i32 %add_ln246_805, i32 %add_ln246_802" [src/IDCT2.cpp:246]   --->   Operation 3998 'add' 'add_ln246_806' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 3999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_814 = add i32 %add_ln246_813, i32 %add_ln246_806" [src/IDCT2.cpp:246]   --->   Operation 3999 'add' 'add_ln246_814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4000 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_821 = add i32 %add_ln246_820, i32 %add_ln246_817" [src/IDCT2.cpp:246]   --->   Operation 4000 'add' 'add_ln246_821' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4001 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_829 = add i32 %add_ln246_828, i32 %add_ln246_821" [src/IDCT2.cpp:246]   --->   Operation 4001 'add' 'add_ln246_829' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4002 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_26 = add i32 %add_ln246_829, i32 %add_ln246_814" [src/IDCT2.cpp:246]   --->   Operation 4002 'add' 'odds_26' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_833 = add i32 %add_ln246_832, i32 %add_ln246_831" [src/IDCT2.cpp:246]   --->   Operation 4003 'add' 'add_ln246_833' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4004 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_837 = add i32 %add_ln246_836, i32 %add_ln246_833" [src/IDCT2.cpp:246]   --->   Operation 4004 'add' 'add_ln246_837' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4005 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_840 = add i32 %add_ln246_839, i32 %add_ln246_838" [src/IDCT2.cpp:246]   --->   Operation 4005 'add' 'add_ln246_840' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4006 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_844 = add i32 %add_ln246_843, i32 %add_ln246_840" [src/IDCT2.cpp:246]   --->   Operation 4006 'add' 'add_ln246_844' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_845 = add i32 %add_ln246_844, i32 %add_ln246_837" [src/IDCT2.cpp:246]   --->   Operation 4007 'add' 'add_ln246_845' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4008 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_852 = add i32 %add_ln246_851, i32 %add_ln246_848" [src/IDCT2.cpp:246]   --->   Operation 4008 'add' 'add_ln246_852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4009 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_860 = add i32 %add_ln246_859, i32 %add_ln246_852" [src/IDCT2.cpp:246]   --->   Operation 4009 'add' 'add_ln246_860' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4010 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_27 = add i32 %add_ln246_860, i32 %add_ln246_845" [src/IDCT2.cpp:246]   --->   Operation 4010 'add' 'odds_27' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4011 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_864 = add i32 %add_ln246_863, i32 %add_ln246_862" [src/IDCT2.cpp:246]   --->   Operation 4011 'add' 'add_ln246_864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4012 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_868 = add i32 %add_ln246_867, i32 %add_ln246_864" [src/IDCT2.cpp:246]   --->   Operation 4012 'add' 'add_ln246_868' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4013 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_871 = add i32 %add_ln246_870, i32 %add_ln246_869" [src/IDCT2.cpp:246]   --->   Operation 4013 'add' 'add_ln246_871' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4014 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_875 = add i32 %add_ln246_874, i32 %add_ln246_871" [src/IDCT2.cpp:246]   --->   Operation 4014 'add' 'add_ln246_875' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4015 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_876 = add i32 %add_ln246_875, i32 %add_ln246_868" [src/IDCT2.cpp:246]   --->   Operation 4015 'add' 'add_ln246_876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4016 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_883 = add i32 %add_ln246_882, i32 %add_ln246_879" [src/IDCT2.cpp:246]   --->   Operation 4016 'add' 'add_ln246_883' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4017 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_891 = add i32 %add_ln246_890, i32 %add_ln246_883" [src/IDCT2.cpp:246]   --->   Operation 4017 'add' 'add_ln246_891' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4018 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_28 = add i32 %add_ln246_891, i32 %add_ln246_876" [src/IDCT2.cpp:246]   --->   Operation 4018 'add' 'odds_28' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4019 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_895 = add i32 %add_ln246_894, i32 %add_ln246_893" [src/IDCT2.cpp:246]   --->   Operation 4019 'add' 'add_ln246_895' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4020 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_899 = add i32 %add_ln246_898, i32 %add_ln246_895" [src/IDCT2.cpp:246]   --->   Operation 4020 'add' 'add_ln246_899' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4021 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_902 = add i32 %add_ln246_901, i32 %add_ln246_900" [src/IDCT2.cpp:246]   --->   Operation 4021 'add' 'add_ln246_902' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4022 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_906 = add i32 %add_ln246_905, i32 %add_ln246_902" [src/IDCT2.cpp:246]   --->   Operation 4022 'add' 'add_ln246_906' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4023 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_907 = add i32 %add_ln246_906, i32 %add_ln246_899" [src/IDCT2.cpp:246]   --->   Operation 4023 'add' 'add_ln246_907' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4024 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_914 = add i32 %add_ln246_913, i32 %add_ln246_910" [src/IDCT2.cpp:246]   --->   Operation 4024 'add' 'add_ln246_914' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4025 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_922 = add i32 %add_ln246_921, i32 %add_ln246_914" [src/IDCT2.cpp:246]   --->   Operation 4025 'add' 'add_ln246_922' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4026 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_29 = add i32 %add_ln246_922, i32 %add_ln246_907" [src/IDCT2.cpp:246]   --->   Operation 4026 'add' 'odds_29' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4027 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_926 = add i32 %add_ln246_925, i32 %add_ln246_924" [src/IDCT2.cpp:246]   --->   Operation 4027 'add' 'add_ln246_926' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4028 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_930 = add i32 %add_ln246_929, i32 %add_ln246_926" [src/IDCT2.cpp:246]   --->   Operation 4028 'add' 'add_ln246_930' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4029 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_933 = add i32 %add_ln246_932, i32 %add_ln246_931" [src/IDCT2.cpp:246]   --->   Operation 4029 'add' 'add_ln246_933' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4030 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_937 = add i32 %add_ln246_936, i32 %add_ln246_933" [src/IDCT2.cpp:246]   --->   Operation 4030 'add' 'add_ln246_937' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4031 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_938 = add i32 %add_ln246_937, i32 %add_ln246_930" [src/IDCT2.cpp:246]   --->   Operation 4031 'add' 'add_ln246_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4032 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_945 = add i32 %add_ln246_944, i32 %add_ln246_941" [src/IDCT2.cpp:246]   --->   Operation 4032 'add' 'add_ln246_945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4033 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_953 = add i32 %add_ln246_952, i32 %add_ln246_945" [src/IDCT2.cpp:246]   --->   Operation 4033 'add' 'add_ln246_953' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4034 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_30 = add i32 %add_ln246_953, i32 %add_ln246_938" [src/IDCT2.cpp:246]   --->   Operation 4034 'add' 'odds_30' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4035 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_957 = add i32 %add_ln246_956, i32 %add_ln246_955" [src/IDCT2.cpp:246]   --->   Operation 4035 'add' 'add_ln246_957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4036 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_961 = add i32 %add_ln246_960, i32 %add_ln246_957" [src/IDCT2.cpp:246]   --->   Operation 4036 'add' 'add_ln246_961' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4037 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_964 = add i32 %add_ln246_963, i32 %add_ln246_962" [src/IDCT2.cpp:246]   --->   Operation 4037 'add' 'add_ln246_964' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4038 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_968 = add i32 %add_ln246_967, i32 %add_ln246_964" [src/IDCT2.cpp:246]   --->   Operation 4038 'add' 'add_ln246_968' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4039 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_969 = add i32 %add_ln246_968, i32 %add_ln246_961" [src/IDCT2.cpp:246]   --->   Operation 4039 'add' 'add_ln246_969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4040 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_976 = add i32 %add_ln246_975, i32 %add_ln246_972" [src/IDCT2.cpp:246]   --->   Operation 4040 'add' 'add_ln246_976' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4041 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln246_984 = add i32 %add_ln246_983, i32 %add_ln246_976" [src/IDCT2.cpp:246]   --->   Operation 4041 'add' 'add_ln246_984' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 4042 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_31 = add i32 %add_ln246_984, i32 %add_ln246_969" [src/IDCT2.cpp:246]   --->   Operation 4042 'add' 'odds_31' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.90>
ST_6 : Operation 4043 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_13 = add i32 %add_ln246_12, i32 %add_ln246_5" [src/IDCT2.cpp:246]   --->   Operation 4043 'add' 'add_ln246_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4044 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds = add i32 %add_ln246_28, i32 %add_ln246_13" [src/IDCT2.cpp:246]   --->   Operation 4044 'add' 'odds' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4045 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_197 = add i32 %add_ln246_196, i32 %add_ln246_189" [src/IDCT2.cpp:246]   --->   Operation 4045 'add' 'add_ln246_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4046 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_6 = add i32 %add_ln246_212, i32 %add_ln246_197" [src/IDCT2.cpp:246]   --->   Operation 4046 'add' 'odds_6' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_352 = add i32 %add_ln246_351, i32 %add_ln246_344" [src/IDCT2.cpp:246]   --->   Operation 4047 'add' 'add_ln246_352' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4048 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_11 = add i32 %add_ln246_367, i32 %add_ln246_352" [src/IDCT2.cpp:246]   --->   Operation 4048 'add' 'odds_11' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4049 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_445 = add i32 %add_ln246_444, i32 %add_ln246_437" [src/IDCT2.cpp:246]   --->   Operation 4049 'add' 'add_ln246_445' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4050 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_14 = add i32 %add_ln246_460, i32 %add_ln246_445" [src/IDCT2.cpp:246]   --->   Operation 4050 'add' 'odds_14' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_476 = add i32 %add_ln246_475, i32 %add_ln246_468" [src/IDCT2.cpp:246]   --->   Operation 4051 'add' 'add_ln246_476' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4052 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_15 = add i32 %add_ln246_491, i32 %add_ln246_476" [src/IDCT2.cpp:246]   --->   Operation 4052 'add' 'odds_15' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4053 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln246_783 = add i32 %add_ln246_782, i32 %add_ln246_775" [src/IDCT2.cpp:246]   --->   Operation 4053 'add' 'add_ln246_783' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4054 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%odds_25 = add i32 %add_ln246_798, i32 %add_ln246_783" [src/IDCT2.cpp:246]   --->   Operation 4054 'add' 'odds_25' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 4055 [1/1] (0.85ns)   --->   "%add_ln249 = add i32 %evens, i32 %odds" [src/IDCT2.cpp:249]   --->   Operation 4055 'add' 'add_ln249' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4056 [1/1] (0.85ns)   --->   "%add_ln250 = add i32 %evens_1, i32 %odds_1" [src/IDCT2.cpp:250]   --->   Operation 4056 'add' 'add_ln250' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4057 [1/1] (0.85ns)   --->   "%add_ln251 = add i32 %evens_2, i32 %odds_2" [src/IDCT2.cpp:251]   --->   Operation 4057 'add' 'add_ln251' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4058 [1/1] (0.85ns)   --->   "%add_ln252 = add i32 %evens_3, i32 %odds_3" [src/IDCT2.cpp:252]   --->   Operation 4058 'add' 'add_ln252' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4059 [1/1] (0.85ns)   --->   "%add_ln253 = add i32 %evens_4, i32 %odds_4" [src/IDCT2.cpp:253]   --->   Operation 4059 'add' 'add_ln253' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4060 [1/1] (0.85ns)   --->   "%add_ln254 = add i32 %evens_5, i32 %odds_5" [src/IDCT2.cpp:254]   --->   Operation 4060 'add' 'add_ln254' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4061 [1/1] (0.85ns)   --->   "%add_ln255 = add i32 %evens_6, i32 %odds_6" [src/IDCT2.cpp:255]   --->   Operation 4061 'add' 'add_ln255' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4062 [1/1] (0.85ns)   --->   "%add_ln256 = add i32 %evens_7, i32 %odds_7" [src/IDCT2.cpp:256]   --->   Operation 4062 'add' 'add_ln256' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4063 [1/1] (0.85ns)   --->   "%add_ln257 = add i32 %evens_8, i32 %odds_8" [src/IDCT2.cpp:257]   --->   Operation 4063 'add' 'add_ln257' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4064 [1/1] (0.85ns)   --->   "%add_ln258 = add i32 %evens_9, i32 %odds_9" [src/IDCT2.cpp:258]   --->   Operation 4064 'add' 'add_ln258' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4065 [1/1] (0.85ns)   --->   "%add_ln259 = add i32 %evens_10, i32 %odds_10" [src/IDCT2.cpp:259]   --->   Operation 4065 'add' 'add_ln259' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4066 [1/1] (0.85ns)   --->   "%add_ln260 = add i32 %evens_11, i32 %odds_11" [src/IDCT2.cpp:260]   --->   Operation 4066 'add' 'add_ln260' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4067 [1/1] (0.85ns)   --->   "%add_ln261 = add i32 %evens_12, i32 %odds_12" [src/IDCT2.cpp:261]   --->   Operation 4067 'add' 'add_ln261' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4068 [1/1] (0.85ns)   --->   "%add_ln262 = add i32 %evens_13, i32 %odds_13" [src/IDCT2.cpp:262]   --->   Operation 4068 'add' 'add_ln262' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4069 [1/1] (0.85ns)   --->   "%add_ln263 = add i32 %evens_14, i32 %odds_14" [src/IDCT2.cpp:263]   --->   Operation 4069 'add' 'add_ln263' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4070 [1/1] (0.85ns)   --->   "%add_ln264 = add i32 %evens_15, i32 %odds_15" [src/IDCT2.cpp:264]   --->   Operation 4070 'add' 'add_ln264' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4071 [1/1] (0.85ns)   --->   "%add_ln265 = add i32 %evens_16, i32 %odds_16" [src/IDCT2.cpp:265]   --->   Operation 4071 'add' 'add_ln265' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4072 [1/1] (0.85ns)   --->   "%add_ln266 = add i32 %evens_17, i32 %odds_17" [src/IDCT2.cpp:266]   --->   Operation 4072 'add' 'add_ln266' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4073 [1/1] (0.85ns)   --->   "%add_ln267 = add i32 %evens_18, i32 %odds_18" [src/IDCT2.cpp:267]   --->   Operation 4073 'add' 'add_ln267' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4074 [1/1] (0.85ns)   --->   "%add_ln268 = add i32 %evens_19, i32 %odds_19" [src/IDCT2.cpp:268]   --->   Operation 4074 'add' 'add_ln268' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4075 [1/1] (0.85ns)   --->   "%add_ln269 = add i32 %evens_20, i32 %odds_20" [src/IDCT2.cpp:269]   --->   Operation 4075 'add' 'add_ln269' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4076 [1/1] (0.85ns)   --->   "%add_ln270 = add i32 %evens_21, i32 %odds_21" [src/IDCT2.cpp:270]   --->   Operation 4076 'add' 'add_ln270' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4077 [1/1] (0.85ns)   --->   "%add_ln271 = add i32 %evens_22, i32 %odds_22" [src/IDCT2.cpp:271]   --->   Operation 4077 'add' 'add_ln271' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4078 [1/1] (0.85ns)   --->   "%add_ln272 = add i32 %evens_23, i32 %odds_23" [src/IDCT2.cpp:272]   --->   Operation 4078 'add' 'add_ln272' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4079 [1/1] (0.85ns)   --->   "%add_ln273 = add i32 %evens_24, i32 %odds_24" [src/IDCT2.cpp:273]   --->   Operation 4079 'add' 'add_ln273' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4080 [1/1] (0.85ns)   --->   "%add_ln274 = add i32 %evens_25, i32 %odds_25" [src/IDCT2.cpp:274]   --->   Operation 4080 'add' 'add_ln274' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4081 [1/1] (0.85ns)   --->   "%add_ln275 = add i32 %evens_26, i32 %odds_26" [src/IDCT2.cpp:275]   --->   Operation 4081 'add' 'add_ln275' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4082 [1/1] (0.85ns)   --->   "%add_ln276 = add i32 %evens_27, i32 %odds_27" [src/IDCT2.cpp:276]   --->   Operation 4082 'add' 'add_ln276' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4083 [1/1] (0.85ns)   --->   "%add_ln277 = add i32 %evens_28, i32 %odds_28" [src/IDCT2.cpp:277]   --->   Operation 4083 'add' 'add_ln277' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4084 [1/1] (0.85ns)   --->   "%add_ln278 = add i32 %evens_29, i32 %odds_29" [src/IDCT2.cpp:278]   --->   Operation 4084 'add' 'add_ln278' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4085 [1/1] (0.85ns)   --->   "%add_ln279 = add i32 %evens_30, i32 %odds_30" [src/IDCT2.cpp:279]   --->   Operation 4085 'add' 'add_ln279' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4086 [1/1] (0.85ns)   --->   "%add_ln280 = add i32 %evens_31, i32 %odds_31" [src/IDCT2.cpp:280]   --->   Operation 4086 'add' 'add_ln280' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4087 [1/1] (0.85ns)   --->   "%sub_ln281 = sub i32 %evens_31, i32 %odds_31" [src/IDCT2.cpp:281]   --->   Operation 4087 'sub' 'sub_ln281' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4088 [1/1] (0.85ns)   --->   "%sub_ln282 = sub i32 %evens_30, i32 %odds_30" [src/IDCT2.cpp:282]   --->   Operation 4088 'sub' 'sub_ln282' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4089 [1/1] (0.85ns)   --->   "%sub_ln283 = sub i32 %evens_29, i32 %odds_29" [src/IDCT2.cpp:283]   --->   Operation 4089 'sub' 'sub_ln283' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4090 [1/1] (0.85ns)   --->   "%sub_ln284 = sub i32 %evens_28, i32 %odds_28" [src/IDCT2.cpp:284]   --->   Operation 4090 'sub' 'sub_ln284' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4091 [1/1] (0.85ns)   --->   "%sub_ln285 = sub i32 %evens_27, i32 %odds_27" [src/IDCT2.cpp:285]   --->   Operation 4091 'sub' 'sub_ln285' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4092 [1/1] (0.85ns)   --->   "%sub_ln286 = sub i32 %evens_26, i32 %odds_26" [src/IDCT2.cpp:286]   --->   Operation 4092 'sub' 'sub_ln286' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4093 [1/1] (0.85ns)   --->   "%sub_ln287 = sub i32 %evens_25, i32 %odds_25" [src/IDCT2.cpp:287]   --->   Operation 4093 'sub' 'sub_ln287' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4094 [1/1] (0.85ns)   --->   "%sub_ln288 = sub i32 %evens_24, i32 %odds_24" [src/IDCT2.cpp:288]   --->   Operation 4094 'sub' 'sub_ln288' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4095 [1/1] (0.85ns)   --->   "%sub_ln289 = sub i32 %evens_23, i32 %odds_23" [src/IDCT2.cpp:289]   --->   Operation 4095 'sub' 'sub_ln289' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4096 [1/1] (0.85ns)   --->   "%sub_ln290 = sub i32 %evens_22, i32 %odds_22" [src/IDCT2.cpp:290]   --->   Operation 4096 'sub' 'sub_ln290' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4097 [1/1] (0.85ns)   --->   "%sub_ln291 = sub i32 %evens_21, i32 %odds_21" [src/IDCT2.cpp:291]   --->   Operation 4097 'sub' 'sub_ln291' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4098 [1/1] (0.85ns)   --->   "%sub_ln292 = sub i32 %evens_20, i32 %odds_20" [src/IDCT2.cpp:292]   --->   Operation 4098 'sub' 'sub_ln292' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4099 [1/1] (0.85ns)   --->   "%sub_ln293 = sub i32 %evens_19, i32 %odds_19" [src/IDCT2.cpp:293]   --->   Operation 4099 'sub' 'sub_ln293' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4100 [1/1] (0.85ns)   --->   "%sub_ln294 = sub i32 %evens_18, i32 %odds_18" [src/IDCT2.cpp:294]   --->   Operation 4100 'sub' 'sub_ln294' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4101 [1/1] (0.85ns)   --->   "%sub_ln295 = sub i32 %evens_17, i32 %odds_17" [src/IDCT2.cpp:295]   --->   Operation 4101 'sub' 'sub_ln295' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4102 [1/1] (0.85ns)   --->   "%sub_ln296 = sub i32 %evens_16, i32 %odds_16" [src/IDCT2.cpp:296]   --->   Operation 4102 'sub' 'sub_ln296' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4103 [1/1] (0.85ns)   --->   "%sub_ln297 = sub i32 %evens_15, i32 %odds_15" [src/IDCT2.cpp:297]   --->   Operation 4103 'sub' 'sub_ln297' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4104 [1/1] (0.85ns)   --->   "%sub_ln298 = sub i32 %evens_14, i32 %odds_14" [src/IDCT2.cpp:298]   --->   Operation 4104 'sub' 'sub_ln298' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4105 [1/1] (0.85ns)   --->   "%sub_ln299 = sub i32 %evens_13, i32 %odds_13" [src/IDCT2.cpp:299]   --->   Operation 4105 'sub' 'sub_ln299' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4106 [1/1] (0.85ns)   --->   "%sub_ln300 = sub i32 %evens_12, i32 %odds_12" [src/IDCT2.cpp:300]   --->   Operation 4106 'sub' 'sub_ln300' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4107 [1/1] (0.85ns)   --->   "%sub_ln301 = sub i32 %evens_11, i32 %odds_11" [src/IDCT2.cpp:301]   --->   Operation 4107 'sub' 'sub_ln301' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4108 [1/1] (0.85ns)   --->   "%sub_ln302 = sub i32 %evens_10, i32 %odds_10" [src/IDCT2.cpp:302]   --->   Operation 4108 'sub' 'sub_ln302' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4109 [1/1] (0.85ns)   --->   "%sub_ln303 = sub i32 %evens_9, i32 %odds_9" [src/IDCT2.cpp:303]   --->   Operation 4109 'sub' 'sub_ln303' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4110 [1/1] (0.85ns)   --->   "%sub_ln304 = sub i32 %evens_8, i32 %odds_8" [src/IDCT2.cpp:304]   --->   Operation 4110 'sub' 'sub_ln304' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4111 [1/1] (0.85ns)   --->   "%sub_ln305 = sub i32 %evens_7, i32 %odds_7" [src/IDCT2.cpp:305]   --->   Operation 4111 'sub' 'sub_ln305' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4112 [1/1] (0.85ns)   --->   "%sub_ln306 = sub i32 %evens_6, i32 %odds_6" [src/IDCT2.cpp:306]   --->   Operation 4112 'sub' 'sub_ln306' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4113 [1/1] (0.85ns)   --->   "%sub_ln307 = sub i32 %evens_5, i32 %odds_5" [src/IDCT2.cpp:307]   --->   Operation 4113 'sub' 'sub_ln307' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4114 [1/1] (0.85ns)   --->   "%sub_ln308 = sub i32 %evens_4, i32 %odds_4" [src/IDCT2.cpp:308]   --->   Operation 4114 'sub' 'sub_ln308' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4115 [1/1] (0.85ns)   --->   "%sub_ln309 = sub i32 %evens_3, i32 %odds_3" [src/IDCT2.cpp:309]   --->   Operation 4115 'sub' 'sub_ln309' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4116 [1/1] (0.85ns)   --->   "%sub_ln310 = sub i32 %evens_2, i32 %odds_2" [src/IDCT2.cpp:310]   --->   Operation 4116 'sub' 'sub_ln310' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4117 [1/1] (0.85ns)   --->   "%sub_ln311 = sub i32 %evens_1, i32 %odds_1" [src/IDCT2.cpp:311]   --->   Operation 4117 'sub' 'sub_ln311' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4118 [1/1] (0.85ns)   --->   "%sub_ln312 = sub i32 %evens, i32 %odds" [src/IDCT2.cpp:312]   --->   Operation 4118 'sub' 'sub_ln312' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 4119 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2048 <undef>, i32 %add_ln249" [src/IDCT2.cpp:313]   --->   Operation 4119 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4120 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2048 %mrv, i32 %add_ln250" [src/IDCT2.cpp:313]   --->   Operation 4120 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4121 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i2048 %mrv_1, i32 %add_ln251" [src/IDCT2.cpp:313]   --->   Operation 4121 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4122 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i2048 %mrv_2, i32 %add_ln252" [src/IDCT2.cpp:313]   --->   Operation 4122 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4123 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i2048 %mrv_3, i32 %add_ln253" [src/IDCT2.cpp:313]   --->   Operation 4123 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4124 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i2048 %mrv_4, i32 %add_ln254" [src/IDCT2.cpp:313]   --->   Operation 4124 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4125 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i2048 %mrv_5, i32 %add_ln255" [src/IDCT2.cpp:313]   --->   Operation 4125 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4126 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i2048 %mrv_6, i32 %add_ln256" [src/IDCT2.cpp:313]   --->   Operation 4126 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4127 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i2048 %mrv_7, i32 %add_ln257" [src/IDCT2.cpp:313]   --->   Operation 4127 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4128 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i2048 %mrv_8, i32 %add_ln258" [src/IDCT2.cpp:313]   --->   Operation 4128 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4129 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i2048 %mrv_9, i32 %add_ln259" [src/IDCT2.cpp:313]   --->   Operation 4129 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4130 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i2048 %mrv_s, i32 %add_ln260" [src/IDCT2.cpp:313]   --->   Operation 4130 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4131 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i2048 %mrv_10, i32 %add_ln261" [src/IDCT2.cpp:313]   --->   Operation 4131 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4132 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i2048 %mrv_11, i32 %add_ln262" [src/IDCT2.cpp:313]   --->   Operation 4132 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4133 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i2048 %mrv_12, i32 %add_ln263" [src/IDCT2.cpp:313]   --->   Operation 4133 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4134 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i2048 %mrv_13, i32 %add_ln264" [src/IDCT2.cpp:313]   --->   Operation 4134 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4135 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i2048 %mrv_14, i32 %add_ln265" [src/IDCT2.cpp:313]   --->   Operation 4135 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4136 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i2048 %mrv_15, i32 %add_ln266" [src/IDCT2.cpp:313]   --->   Operation 4136 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4137 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i2048 %mrv_16, i32 %add_ln267" [src/IDCT2.cpp:313]   --->   Operation 4137 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4138 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i2048 %mrv_17, i32 %add_ln268" [src/IDCT2.cpp:313]   --->   Operation 4138 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4139 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i2048 %mrv_18, i32 %add_ln269" [src/IDCT2.cpp:313]   --->   Operation 4139 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4140 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i2048 %mrv_19, i32 %add_ln270" [src/IDCT2.cpp:313]   --->   Operation 4140 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4141 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i2048 %mrv_20, i32 %add_ln271" [src/IDCT2.cpp:313]   --->   Operation 4141 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4142 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i2048 %mrv_21, i32 %add_ln272" [src/IDCT2.cpp:313]   --->   Operation 4142 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4143 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i2048 %mrv_22, i32 %add_ln273" [src/IDCT2.cpp:313]   --->   Operation 4143 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4144 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i2048 %mrv_23, i32 %add_ln274" [src/IDCT2.cpp:313]   --->   Operation 4144 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4145 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i2048 %mrv_24, i32 %add_ln275" [src/IDCT2.cpp:313]   --->   Operation 4145 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4146 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i2048 %mrv_25, i32 %add_ln276" [src/IDCT2.cpp:313]   --->   Operation 4146 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4147 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i2048 %mrv_26, i32 %add_ln277" [src/IDCT2.cpp:313]   --->   Operation 4147 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4148 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i2048 %mrv_27, i32 %add_ln278" [src/IDCT2.cpp:313]   --->   Operation 4148 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4149 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i2048 %mrv_28, i32 %add_ln279" [src/IDCT2.cpp:313]   --->   Operation 4149 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4150 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i2048 %mrv_29, i32 %add_ln280" [src/IDCT2.cpp:313]   --->   Operation 4150 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4151 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i2048 %mrv_30, i32 %sub_ln281" [src/IDCT2.cpp:313]   --->   Operation 4151 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4152 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i2048 %mrv_31, i32 %sub_ln282" [src/IDCT2.cpp:313]   --->   Operation 4152 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4153 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i2048 %mrv_32, i32 %sub_ln283" [src/IDCT2.cpp:313]   --->   Operation 4153 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4154 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i2048 %mrv_33, i32 %sub_ln284" [src/IDCT2.cpp:313]   --->   Operation 4154 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4155 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i2048 %mrv_34, i32 %sub_ln285" [src/IDCT2.cpp:313]   --->   Operation 4155 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4156 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i2048 %mrv_35, i32 %sub_ln286" [src/IDCT2.cpp:313]   --->   Operation 4156 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4157 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i2048 %mrv_36, i32 %sub_ln287" [src/IDCT2.cpp:313]   --->   Operation 4157 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4158 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i2048 %mrv_37, i32 %sub_ln288" [src/IDCT2.cpp:313]   --->   Operation 4158 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4159 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i2048 %mrv_38, i32 %sub_ln289" [src/IDCT2.cpp:313]   --->   Operation 4159 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4160 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i2048 %mrv_39, i32 %sub_ln290" [src/IDCT2.cpp:313]   --->   Operation 4160 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4161 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i2048 %mrv_40, i32 %sub_ln291" [src/IDCT2.cpp:313]   --->   Operation 4161 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4162 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i2048 %mrv_41, i32 %sub_ln292" [src/IDCT2.cpp:313]   --->   Operation 4162 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4163 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i2048 %mrv_42, i32 %sub_ln293" [src/IDCT2.cpp:313]   --->   Operation 4163 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4164 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i2048 %mrv_43, i32 %sub_ln294" [src/IDCT2.cpp:313]   --->   Operation 4164 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4165 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i2048 %mrv_44, i32 %sub_ln295" [src/IDCT2.cpp:313]   --->   Operation 4165 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4166 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i2048 %mrv_45, i32 %sub_ln296" [src/IDCT2.cpp:313]   --->   Operation 4166 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4167 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i2048 %mrv_46, i32 %sub_ln297" [src/IDCT2.cpp:313]   --->   Operation 4167 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4168 [1/1] (0.00ns)   --->   "%mrv_48 = insertvalue i2048 %mrv_47, i32 %sub_ln298" [src/IDCT2.cpp:313]   --->   Operation 4168 'insertvalue' 'mrv_48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4169 [1/1] (0.00ns)   --->   "%mrv_49 = insertvalue i2048 %mrv_48, i32 %sub_ln299" [src/IDCT2.cpp:313]   --->   Operation 4169 'insertvalue' 'mrv_49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4170 [1/1] (0.00ns)   --->   "%mrv_50 = insertvalue i2048 %mrv_49, i32 %sub_ln300" [src/IDCT2.cpp:313]   --->   Operation 4170 'insertvalue' 'mrv_50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4171 [1/1] (0.00ns)   --->   "%mrv_51 = insertvalue i2048 %mrv_50, i32 %sub_ln301" [src/IDCT2.cpp:313]   --->   Operation 4171 'insertvalue' 'mrv_51' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4172 [1/1] (0.00ns)   --->   "%mrv_52 = insertvalue i2048 %mrv_51, i32 %sub_ln302" [src/IDCT2.cpp:313]   --->   Operation 4172 'insertvalue' 'mrv_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4173 [1/1] (0.00ns)   --->   "%mrv_53 = insertvalue i2048 %mrv_52, i32 %sub_ln303" [src/IDCT2.cpp:313]   --->   Operation 4173 'insertvalue' 'mrv_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4174 [1/1] (0.00ns)   --->   "%mrv_54 = insertvalue i2048 %mrv_53, i32 %sub_ln304" [src/IDCT2.cpp:313]   --->   Operation 4174 'insertvalue' 'mrv_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4175 [1/1] (0.00ns)   --->   "%mrv_55 = insertvalue i2048 %mrv_54, i32 %sub_ln305" [src/IDCT2.cpp:313]   --->   Operation 4175 'insertvalue' 'mrv_55' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4176 [1/1] (0.00ns)   --->   "%mrv_56 = insertvalue i2048 %mrv_55, i32 %sub_ln306" [src/IDCT2.cpp:313]   --->   Operation 4176 'insertvalue' 'mrv_56' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4177 [1/1] (0.00ns)   --->   "%mrv_57 = insertvalue i2048 %mrv_56, i32 %sub_ln307" [src/IDCT2.cpp:313]   --->   Operation 4177 'insertvalue' 'mrv_57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4178 [1/1] (0.00ns)   --->   "%mrv_58 = insertvalue i2048 %mrv_57, i32 %sub_ln308" [src/IDCT2.cpp:313]   --->   Operation 4178 'insertvalue' 'mrv_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4179 [1/1] (0.00ns)   --->   "%mrv_59 = insertvalue i2048 %mrv_58, i32 %sub_ln309" [src/IDCT2.cpp:313]   --->   Operation 4179 'insertvalue' 'mrv_59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4180 [1/1] (0.00ns)   --->   "%mrv_60 = insertvalue i2048 %mrv_59, i32 %sub_ln310" [src/IDCT2.cpp:313]   --->   Operation 4180 'insertvalue' 'mrv_60' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4181 [1/1] (0.00ns)   --->   "%mrv_61 = insertvalue i2048 %mrv_60, i32 %sub_ln311" [src/IDCT2.cpp:313]   --->   Operation 4181 'insertvalue' 'mrv_61' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4182 [1/1] (0.00ns)   --->   "%mrv_62 = insertvalue i2048 %mrv_61, i32 %sub_ln312" [src/IDCT2.cpp:313]   --->   Operation 4182 'insertvalue' 'mrv_62' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 4183 [1/1] (0.00ns)   --->   "%ret_ln313 = ret i2048 %mrv_62" [src/IDCT2.cpp:313]   --->   Operation 4183 'ret' 'ret_ln313' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 2.200ns
The critical path consists of the following:
	wire read operation ('in_62_val_read', src/IDCT2.cpp:202) on port 'in_62_val' (src/IDCT2.cpp:202) [66]  (0.000 ns)
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [129]  (2.200 ns)

 <State 2>: 2.412ns
The critical path consists of the following:
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [129]  (2.412 ns)

 <State 3>: 2.412ns
The critical path consists of the following:
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [129]  (2.412 ns)

 <State 4>: 2.412ns
The critical path consists of the following:
	'call' operation 1024 bit ('call_ret', src/IDCT2.cpp:239) to 'IDCT2B32' [129]  (2.412 ns)

 <State 5>: 2.412ns
The critical path consists of the following:
	'mul' operation 32 bit ('mul_ln243_19', src/IDCT2.cpp:243) [1396]  (0.298 ns)
	'add' operation 32 bit ('add_ln246_353', src/IDCT2.cpp:246) [1464]  (0.000 ns)
	'add' operation 32 bit ('add_ln246_355', src/IDCT2.cpp:246) [1466]  (1.057 ns)
	'add' operation 32 bit ('add_ln246_359', src/IDCT2.cpp:246) [1470]  (0.000 ns)
	'add' operation 32 bit ('add_ln246_367', src/IDCT2.cpp:246) [1478]  (1.057 ns)

 <State 6>: 1.907ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln246_13', src/IDCT2.cpp:246) [297]  (0.000 ns)
	'add' operation 32 bit ('odds', src/IDCT2.cpp:246) [320]  (1.057 ns)
	'add' operation 32 bit ('add_ln249', src/IDCT2.cpp:249) [3229]  (0.850 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
