// Seed: 3236070744
module module_0 (
    output wire id_0,
    input wor id_1,
    input wor id_2,
    output supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    output supply0 id_7
);
  tri0  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ;
  integer id_71 (.id_0(1'd0));
  always @(posedge 1) {id_15} += id_26;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    output tri id_3,
    output supply1 id_4,
    output tri0 id_5,
    output supply0 id_6,
    input tri id_7,
    input tri1 id_8,
    input wire id_9,
    input wand id_10,
    input wor id_11,
    input wor id_12,
    output tri1 id_13,
    input wire id_14,
    input uwire id_15
    , id_20,
    input wand id_16,
    output wire id_17,
    input wor id_18
);
  wire id_21;
  module_0(
      id_2, id_15, id_7, id_5, id_0, id_3, id_6, id_2
  );
endmodule
