$date
	Fri May 10 15:51:24 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module usr_tb $end
$var wire 1 ! s_right_dout $end
$var wire 1 " s_left_dout $end
$var wire 4 # p_dout [3:0] $end
$var reg 1 $ clk $end
$var reg 4 % p_din [3:0] $end
$var reg 1 & rst_n $end
$var reg 1 ' s_left_din $end
$var reg 1 ( s_right_din $end
$var reg 2 ) select [1:0] $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 4 * p_din [3:0] $end
$var wire 1 & rst_n $end
$var wire 1 ' s_left_din $end
$var wire 1 ( s_right_din $end
$var wire 2 + select [1:0] $end
$var wire 1 ! s_right_dout $end
$var wire 1 " s_left_dout $end
$var reg 4 , p_dout [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
bx *
bx )
x(
x'
0&
bx %
0$
bx #
x"
x!
$end
#2
0"
0!
b0 #
b0 ,
1$
#3
b11 )
b11 +
0(
1'
b1101 %
b1101 *
1&
#4
0$
#6
1"
1!
b1101 #
b1101 ,
1$
#8
0$
#10
1$
#12
0$
#13
b1 )
b1 +
#14
0"
0!
b110 #
b110 ,
1$
#16
0$
#18
1"
b11 #
b11 ,
1$
#20
0$
#22
b1 #
b1 ,
1$
#24
0$
#26
0"
b0 #
b0 ,
1$
#28
0$
#30
1$
#32
0$
#33
b11 )
b11 +
#34
1"
1!
b1101 #
b1101 ,
1$
#36
0$
#38
1$
#40
0$
#42
1$
#43
b10 )
b10 +
#44
0$
#46
b1011 #
b1011 ,
1$
#48
0$
#50
0!
b111 #
b111 ,
1$
#52
0$
#54
1!
b1111 #
b1111 ,
1$
#56
0$
#58
1$
#60
0$
#62
1$
#63
b0 )
b0 +
#64
0$
#66
1$
#68
0$
#70
1$
#72
0$
#74
1$
#76
0$
#78
1$
#80
0$
#82
1$
#83
