`timescale 1ns/1ps
module test;
reg a;
reg b;
wire c;
wire s;

half_adder uut(
.a(a),
.b(b),
.s(s),
.c(c)
);

initial begin 
$dumpfile("had.vcd");
$dumpvars(0,test);

a=0;b=0; #10;
a=0;b=1; #10;
a=1;b=0; #10;
a=1;b=1; #10;

$finish;
end 
endmodule