=====
SETUP
4.152
6.704
10.856
DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0
6.704
=====
SETUP
5.323
5.577
10.899
text_to_VGA/n41_s3
5.007
5.577
text_to_VGA/counter_1_s0
5.577
=====
SETUP
5.718
5.246
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/lin_4_s4
4.184
4.733
text_to_VGA/lin_1_s1
5.246
=====
SETUP
5.718
5.246
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/lin_4_s4
4.184
4.733
text_to_VGA/lin_3_s1
5.246
=====
SETUP
5.896
5.068
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/lin_4_s4
4.184
4.733
text_to_VGA/lin_0_s1
5.068
=====
SETUP
5.896
5.068
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/lin_4_s4
4.184
4.733
text_to_VGA/lin_2_s1
5.068
=====
SETUP
5.896
5.068
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/lin_4_s4
4.184
4.733
text_to_VGA/lin_4_s1
5.068
=====
SETUP
5.979
4.984
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/n404_s6
4.414
4.984
text_to_VGA/col_1_s1
4.984
=====
SETUP
6.000
4.963
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/n402_s6
4.414
4.963
text_to_VGA/col_3_s1
4.963
=====
SETUP
6.231
4.733
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/n403_s6
4.184
4.733
text_to_VGA/col_2_s1
4.733
=====
SETUP
6.231
4.733
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/n401_s6
4.184
4.733
text_to_VGA/col_4_s1
4.733
=====
SETUP
6.427
4.537
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s9
3.616
3.987
text_to_VGA/n400_s6
4.166
4.537
text_to_VGA/col_5_s1
4.537
=====
SETUP
6.480
4.484
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s2
3.372
3.743
text_to_VGA/n419_s13
3.914
4.484
text_to_VGA/state_0_s3
4.484
=====
SETUP
6.934
4.030
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_0_s1
4.030
=====
SETUP
6.973
3.991
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n439_s7
2.453
3.008
text_to_VGA/n439_s5
3.421
3.991
text_to_VGA/o_data_1_s1
3.991
=====
SETUP
6.977
3.987
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n405_s9
3.616
3.987
text_to_VGA/col_0_s3
3.987
=====
SETUP
6.991
3.973
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n434_s8
1.901
2.471
text_to_VGA/n434_s7
2.472
2.989
text_to_VGA/n434_s10
3.403
3.973
text_to_VGA/o_data_6_s3
3.973
=====
SETUP
7.067
3.897
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.179
text_to_VGA/n399_s11
3.435
3.897
text_to_VGA/col_6_s1
3.897
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_1_s0
3.817
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_2_s0
3.817
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_3_s0
3.817
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_4_s0
3.817
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_5_s0
3.817
=====
SETUP
7.147
3.817
10.964
text_to_VGA/init_idx_4_s0
0.999
1.231
text_to_VGA/n439_s8
1.901
2.450
text_to_VGA/n399_s10
2.624
3.194
text_to_VGA/n346_s3
3.198
3.660
text_to_VGA/init_idx_6_s0
3.817
=====
SETUP
7.572
3.392
10.964
text_to_VGA/lin_2_s1
0.999
1.231
text_to_VGA/n406_s12
1.653
2.106
text_to_VGA/n407_s12
2.119
2.668
text_to_VGA/n409_s9
2.843
3.392
text_to_VGA/lin_1_s1
3.392
=====
HOLD
-0.383
0.366
0.749
text_to_VGA/n41_s3
0.002
0.366
text_to_VGA/counter_1_s0
0.366
=====
HOLD
-0.103
1.041
1.144
text_to_VGA/o_data_5_s1
0.716
0.918
charbuf/dpb_inst_1
1.041
=====
HOLD
0.019
1.163
1.144
text_to_VGA/o_data_0_s1
0.716
0.918
charbuf/dpb_inst_0
1.163
=====
HOLD
0.023
1.167
1.144
text_to_VGA/o_data_4_s1
0.716
0.918
charbuf/dpb_inst_1
1.167
=====
HOLD
0.025
1.168
1.144
text_to_VGA/o_data_6_s3
0.716
0.918
charbuf/dpb_inst_1
1.168
=====
HOLD
0.030
1.042
1.013
text_to_VGA/o_address_11_s0
0.716
0.918
charbuf/dpb_inst_1
1.042
=====
HOLD
0.145
1.289
1.144
text_to_VGA/o_data_2_s1
0.716
0.918
charbuf/dpb_inst_0
1.289
=====
HOLD
0.152
1.164
1.013
text_to_VGA/o_address_6_s0
0.716
0.918
charbuf/dpb_inst_1
1.164
=====
HOLD
0.156
1.300
1.144
text_to_VGA/o_data_3_s1
0.716
0.918
charbuf/dpb_inst_0
1.300
=====
HOLD
0.156
1.300
1.144
text_to_VGA/o_data_1_s1
0.716
0.918
charbuf/dpb_inst_0
1.300
=====
HOLD
0.167
1.179
1.013
text_to_VGA/o_address_8_s0
0.716
0.918
charbuf/dpb_inst_1
1.179
=====
HOLD
0.170
1.076
0.906
DVI_out/rgb2dvi_inst/TMDS8b10b_inst_b/c1_d_s0
1.076
=====
HOLD
0.179
1.192
1.013
text_to_VGA/o_address_2_s0
0.716
0.918
charbuf/dpb_inst_0
1.192
=====
HOLD
0.179
1.192
1.013
text_to_VGA/o_address_1_s0
0.716
0.918
charbuf/dpb_inst_0
1.192
=====
HOLD
0.179
1.192
1.013
text_to_VGA/o_address_0_s0
0.716
0.918
charbuf/dpb_inst_0
1.192
=====
HOLD
0.208
1.186
0.978
clk_ibuf
0.000
0.675
display_inst/sx_9_s0
0.860
1.061
charbuf/dpb_inst_1
1.186
=====
HOLD
0.211
1.188
0.978
clk_ibuf
0.000
0.675
display_inst/sx_4_s0
0.860
1.061
charbuf/dpb_inst_0
1.188
=====
HOLD
0.278
1.290
1.013
text_to_VGA/o_address_5_s0
0.716
0.918
charbuf/dpb_inst_1
1.290
=====
HOLD
0.278
1.290
1.013
text_to_VGA/o_address_1_s0
0.716
0.918
charbuf/dpb_inst_1
1.290
=====
HOLD
0.289
1.301
1.013
text_to_VGA/o_address_9_s0
0.716
0.918
charbuf/dpb_inst_1
1.301
=====
HOLD
0.289
1.301
1.013
text_to_VGA/o_address_7_s0
0.716
0.918
charbuf/dpb_inst_1
1.301
=====
HOLD
0.289
1.301
1.013
text_to_VGA/o_address_4_s0
0.716
0.918
charbuf/dpb_inst_1
1.301
=====
HOLD
0.289
1.301
1.013
text_to_VGA/o_address_11_s0
0.716
0.918
charbuf/dpb_inst_0
1.301
=====
HOLD
0.292
1.305
1.013
text_to_VGA/o_address_2_s0
0.716
0.917
charbuf/dpb_inst_1
1.305
=====
HOLD
0.292
1.305
1.013
text_to_VGA/o_address_0_s0
0.716
0.917
charbuf/dpb_inst_1
1.305
