ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB130:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 70 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 70 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 70 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 3


  46              		.loc 1 70 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 70 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 78 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE130:
  82              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_I2C_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  89              	HAL_I2C_MspInit:
  90              	.LVL0:
  91              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 4


  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 87 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 32
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 87 1 is_stmt 0 view .LVU15
  97 0000 30B5     		push	{r4, r5, lr}
  98              		.cfi_def_cfa_offset 12
  99              		.cfi_offset 4, -12
 100              		.cfi_offset 5, -8
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              		.cfi_def_cfa_offset 48
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 104              		.loc 1 88 3 is_stmt 1 view .LVU16
 105              		.loc 1 88 20 is_stmt 0 view .LVU17
 106 0004 0023     		movs	r3, #0
 107 0006 0393     		str	r3, [sp, #12]
 108 0008 0493     		str	r3, [sp, #16]
 109 000a 0593     		str	r3, [sp, #20]
 110 000c 0693     		str	r3, [sp, #24]
 111 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 112              		.loc 1 89 3 is_stmt 1 view .LVU18
 113              		.loc 1 89 10 is_stmt 0 view .LVU19
 114 0010 0268     		ldr	r2, [r0]
 115              		.loc 1 89 5 view .LVU20
 116 0012 144B     		ldr	r3, .L9
 117 0014 9A42     		cmp	r2, r3
 118 0016 01D0     		beq	.L8
 119              	.LVL1:
 120              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c **** 
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
  97:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  98:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
  99:Core/Src/stm32f4xx_hal_msp.c ****     */
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 105:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 106:Core/Src/stm32f4xx_hal_msp.c **** 
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****   }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 114 1 view .LVU21
 122 0018 09B0     		add	sp, sp, #36
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 12
 125              		@ sp needed
 126 001a 30BD     		pop	{r4, r5, pc}
 127              	.LVL2:
 128              	.L8:
 129              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 130              		.loc 1 95 5 is_stmt 1 view .LVU22
 131              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 132              		.loc 1 95 5 view .LVU23
 133 001c 0025     		movs	r5, #0
 134 001e 0195     		str	r5, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 135              		.loc 1 95 5 view .LVU24
 136 0020 114C     		ldr	r4, .L9+4
 137 0022 236B     		ldr	r3, [r4, #48]
 138 0024 43F00203 		orr	r3, r3, #2
 139 0028 2363     		str	r3, [r4, #48]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 140              		.loc 1 95 5 view .LVU25
 141 002a 236B     		ldr	r3, [r4, #48]
 142 002c 03F00203 		and	r3, r3, #2
 143 0030 0193     		str	r3, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 144              		.loc 1 95 5 view .LVU26
 145 0032 019B     		ldr	r3, [sp, #4]
 146              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 147              		.loc 1 95 5 view .LVU27
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 148              		.loc 1 100 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 149              		.loc 1 100 25 is_stmt 0 view .LVU29
 150 0034 C023     		movs	r3, #192
 151 0036 0393     		str	r3, [sp, #12]
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 152              		.loc 1 101 5 is_stmt 1 view .LVU30
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 153              		.loc 1 101 26 is_stmt 0 view .LVU31
 154 0038 1223     		movs	r3, #18
 155 003a 0493     		str	r3, [sp, #16]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 156              		.loc 1 102 5 is_stmt 1 view .LVU32
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 157              		.loc 1 103 5 view .LVU33
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 158              		.loc 1 103 27 is_stmt 0 view .LVU34
 159 003c 0323     		movs	r3, #3
 160 003e 0693     		str	r3, [sp, #24]
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 6


 161              		.loc 1 104 5 is_stmt 1 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 162              		.loc 1 104 31 is_stmt 0 view .LVU36
 163 0040 0423     		movs	r3, #4
 164 0042 0793     		str	r3, [sp, #28]
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 165              		.loc 1 105 5 is_stmt 1 view .LVU37
 166 0044 03A9     		add	r1, sp, #12
 167 0046 0948     		ldr	r0, .L9+8
 168              	.LVL3:
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 169              		.loc 1 105 5 is_stmt 0 view .LVU38
 170 0048 FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL4:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 172              		.loc 1 108 5 is_stmt 1 view .LVU39
 173              	.LBB5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 174              		.loc 1 108 5 view .LVU40
 175 004c 0295     		str	r5, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 176              		.loc 1 108 5 view .LVU41
 177 004e 236C     		ldr	r3, [r4, #64]
 178 0050 43F40013 		orr	r3, r3, #2097152
 179 0054 2364     		str	r3, [r4, #64]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 180              		.loc 1 108 5 view .LVU42
 181 0056 236C     		ldr	r3, [r4, #64]
 182 0058 03F40013 		and	r3, r3, #2097152
 183 005c 0293     		str	r3, [sp, #8]
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 184              		.loc 1 108 5 view .LVU43
 185 005e 029B     		ldr	r3, [sp, #8]
 186              	.LBE5:
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 187              		.loc 1 108 5 discriminator 1 view .LVU44
 188              		.loc 1 114 1 is_stmt 0 view .LVU45
 189 0060 DAE7     		b	.L5
 190              	.L10:
 191 0062 00BF     		.align	2
 192              	.L9:
 193 0064 00540040 		.word	1073763328
 194 0068 00380240 		.word	1073887232
 195 006c 00040240 		.word	1073873920
 196              		.cfi_endproc
 197              	.LFE131:
 199              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 200              		.align	1
 201              		.global	HAL_I2C_MspDeInit
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	HAL_I2C_MspDeInit:
 207              	.LVL5:
 208              	.LFB132:
 115:Core/Src/stm32f4xx_hal_msp.c **** 
 116:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 7


 117:Core/Src/stm32f4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 118:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 119:Core/Src/stm32f4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 120:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 121:Core/Src/stm32f4xx_hal_msp.c **** */
 122:Core/Src/stm32f4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 123:Core/Src/stm32f4xx_hal_msp.c **** {
 209              		.loc 1 123 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 124:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 213              		.loc 1 124 3 view .LVU47
 214              		.loc 1 124 10 is_stmt 0 view .LVU48
 215 0000 0268     		ldr	r2, [r0]
 216              		.loc 1 124 5 view .LVU49
 217 0002 0A4B     		ldr	r3, .L18
 218 0004 9A42     		cmp	r2, r3
 219 0006 00D0     		beq	.L17
 220 0008 7047     		bx	lr
 221              	.L17:
 123:Core/Src/stm32f4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 222              		.loc 1 123 1 view .LVU50
 223 000a 10B5     		push	{r4, lr}
 224              		.cfi_def_cfa_offset 8
 225              		.cfi_offset 4, -8
 226              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   {
 126:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 128:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 129:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 130:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 227              		.loc 1 130 5 is_stmt 1 view .LVU51
 228 000c 084A     		ldr	r2, .L18+4
 229 000e 136C     		ldr	r3, [r2, #64]
 230 0010 23F40013 		bic	r3, r3, #2097152
 231 0014 1364     		str	r3, [r2, #64]
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 133:Core/Src/stm32f4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 134:Core/Src/stm32f4xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 232              		.loc 1 136 5 view .LVU52
 233 0016 074C     		ldr	r4, .L18+8
 234 0018 4021     		movs	r1, #64
 235 001a 2046     		mov	r0, r4
 236              	.LVL6:
 237              		.loc 1 136 5 is_stmt 0 view .LVU53
 238 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 239              	.LVL7:
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 240              		.loc 1 138 5 is_stmt 1 view .LVU54
 241 0020 8021     		movs	r1, #128
 242 0022 2046     		mov	r0, r4
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 8


 243 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 244              	.LVL8:
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 143:Core/Src/stm32f4xx_hal_msp.c ****   }
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** }
 245              		.loc 1 145 1 is_stmt 0 view .LVU55
 246 0028 10BD     		pop	{r4, pc}
 247              	.L19:
 248 002a 00BF     		.align	2
 249              	.L18:
 250 002c 00540040 		.word	1073763328
 251 0030 00380240 		.word	1073887232
 252 0034 00040240 		.word	1073873920
 253              		.cfi_endproc
 254              	.LFE132:
 256              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 257              		.align	1
 258              		.global	HAL_TIM_Base_MspInit
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	HAL_TIM_Base_MspInit:
 264              	.LVL9:
 265              	.LFB133:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 147:Core/Src/stm32f4xx_hal_msp.c **** /**
 148:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 149:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 150:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 151:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 152:Core/Src/stm32f4xx_hal_msp.c **** */
 153:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 154:Core/Src/stm32f4xx_hal_msp.c **** {
 266              		.loc 1 154 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 8
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		.loc 1 154 1 is_stmt 0 view .LVU57
 271 0000 00B5     		push	{lr}
 272              		.cfi_def_cfa_offset 4
 273              		.cfi_offset 14, -4
 274 0002 83B0     		sub	sp, sp, #12
 275              		.cfi_def_cfa_offset 16
 155:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM10)
 276              		.loc 1 155 3 is_stmt 1 view .LVU58
 277              		.loc 1 155 15 is_stmt 0 view .LVU59
 278 0004 0368     		ldr	r3, [r0]
 279              		.loc 1 155 5 view .LVU60
 280 0006 184A     		ldr	r2, .L26
 281 0008 9342     		cmp	r3, r2
 282 000a 05D0     		beq	.L24
 156:Core/Src/stm32f4xx_hal_msp.c ****   {
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 0 */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 9


 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_ENABLE();
 162:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 164:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 166:Core/Src/stm32f4xx_hal_msp.c **** 
 167:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspInit 1 */
 168:Core/Src/stm32f4xx_hal_msp.c ****   }
 169:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 283              		.loc 1 169 8 is_stmt 1 view .LVU61
 284              		.loc 1 169 10 is_stmt 0 view .LVU62
 285 000c 174A     		ldr	r2, .L26+4
 286 000e 9342     		cmp	r3, r2
 287 0010 16D0     		beq	.L25
 288              	.LVL10:
 289              	.L20:
 170:Core/Src/stm32f4xx_hal_msp.c ****   {
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 173:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 0 */
 174:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 178:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 179:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 180:Core/Src/stm32f4xx_hal_msp.c **** 
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 1 */
 182:Core/Src/stm32f4xx_hal_msp.c ****   }
 183:Core/Src/stm32f4xx_hal_msp.c **** 
 184:Core/Src/stm32f4xx_hal_msp.c **** }
 290              		.loc 1 184 1 view .LVU63
 291 0012 03B0     		add	sp, sp, #12
 292              		.cfi_remember_state
 293              		.cfi_def_cfa_offset 4
 294              		@ sp needed
 295 0014 5DF804FB 		ldr	pc, [sp], #4
 296              	.LVL11:
 297              	.L24:
 298              		.cfi_restore_state
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 299              		.loc 1 161 5 is_stmt 1 view .LVU64
 300              	.LBB6:
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 301              		.loc 1 161 5 view .LVU65
 302 0018 0021     		movs	r1, #0
 303 001a 0091     		str	r1, [sp]
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 304              		.loc 1 161 5 view .LVU66
 305 001c 144B     		ldr	r3, .L26+8
 306 001e 5A6C     		ldr	r2, [r3, #68]
 307 0020 42F40032 		orr	r2, r2, #131072
 308 0024 5A64     		str	r2, [r3, #68]
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 10


 309              		.loc 1 161 5 view .LVU67
 310 0026 5B6C     		ldr	r3, [r3, #68]
 311 0028 03F40033 		and	r3, r3, #131072
 312 002c 0093     		str	r3, [sp]
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 313              		.loc 1 161 5 view .LVU68
 314 002e 009B     		ldr	r3, [sp]
 315              	.LBE6:
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt Init */
 316              		.loc 1 161 5 view .LVU69
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 317              		.loc 1 163 5 view .LVU70
 318 0030 0A46     		mov	r2, r1
 319 0032 1920     		movs	r0, #25
 320              	.LVL12:
 163:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 321              		.loc 1 163 5 is_stmt 0 view .LVU71
 322 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 323              	.LVL13:
 164:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspInit 1 */
 324              		.loc 1 164 5 is_stmt 1 view .LVU72
 325 0038 1920     		movs	r0, #25
 326 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 327              	.LVL14:
 328 003e E8E7     		b	.L20
 329              	.LVL15:
 330              	.L25:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 331              		.loc 1 175 5 view .LVU73
 332              	.LBB7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 333              		.loc 1 175 5 view .LVU74
 334 0040 0021     		movs	r1, #0
 335 0042 0191     		str	r1, [sp, #4]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 336              		.loc 1 175 5 view .LVU75
 337 0044 0A4B     		ldr	r3, .L26+8
 338 0046 5A6C     		ldr	r2, [r3, #68]
 339 0048 42F48022 		orr	r2, r2, #262144
 340 004c 5A64     		str	r2, [r3, #68]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 341              		.loc 1 175 5 view .LVU76
 342 004e 5B6C     		ldr	r3, [r3, #68]
 343 0050 03F48023 		and	r3, r3, #262144
 344 0054 0193     		str	r3, [sp, #4]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 345              		.loc 1 175 5 view .LVU77
 346 0056 019B     		ldr	r3, [sp, #4]
 347              	.LBE7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt Init */
 348              		.loc 1 175 5 view .LVU78
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 349              		.loc 1 177 5 view .LVU79
 350 0058 0A46     		mov	r2, r1
 351 005a 1A20     		movs	r0, #26
 352              	.LVL16:
 177:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 11


 353              		.loc 1 177 5 is_stmt 0 view .LVU80
 354 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 355              	.LVL17:
 178:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 356              		.loc 1 178 5 is_stmt 1 view .LVU81
 357 0060 1A20     		movs	r0, #26
 358 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 359              	.LVL18:
 360              		.loc 1 184 1 is_stmt 0 view .LVU82
 361 0066 D4E7     		b	.L20
 362              	.L27:
 363              		.align	2
 364              	.L26:
 365 0068 00440140 		.word	1073824768
 366 006c 00480140 		.word	1073825792
 367 0070 00380240 		.word	1073887232
 368              		.cfi_endproc
 369              	.LFE133:
 371              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 372              		.align	1
 373              		.global	HAL_TIM_Base_MspDeInit
 374              		.syntax unified
 375              		.thumb
 376              		.thumb_func
 378              	HAL_TIM_Base_MspDeInit:
 379              	.LVL19:
 380              	.LFB134:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c **** /**
 187:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 188:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 189:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 190:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 191:Core/Src/stm32f4xx_hal_msp.c **** */
 192:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 193:Core/Src/stm32f4xx_hal_msp.c **** {
 381              		.loc 1 193 1 is_stmt 1 view -0
 382              		.cfi_startproc
 383              		@ args = 0, pretend = 0, frame = 0
 384              		@ frame_needed = 0, uses_anonymous_args = 0
 385              		.loc 1 193 1 is_stmt 0 view .LVU84
 386 0000 08B5     		push	{r3, lr}
 387              		.cfi_def_cfa_offset 8
 388              		.cfi_offset 3, -8
 389              		.cfi_offset 14, -4
 194:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM10)
 390              		.loc 1 194 3 is_stmt 1 view .LVU85
 391              		.loc 1 194 15 is_stmt 0 view .LVU86
 392 0002 0368     		ldr	r3, [r0]
 393              		.loc 1 194 5 view .LVU87
 394 0004 0D4A     		ldr	r2, .L34
 395 0006 9342     		cmp	r3, r2
 396 0008 03D0     		beq	.L32
 195:Core/Src/stm32f4xx_hal_msp.c ****   {
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 0 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 0 */
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 12


 199:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 200:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM10_CLK_DISABLE();
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM10 interrupt DeInit */
 203:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM10_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c ****   }
 208:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM11)
 397              		.loc 1 208 8 is_stmt 1 view .LVU88
 398              		.loc 1 208 10 is_stmt 0 view .LVU89
 399 000a 0D4A     		ldr	r2, .L34+4
 400 000c 9342     		cmp	r3, r2
 401 000e 0AD0     		beq	.L33
 402              	.LVL20:
 403              	.L28:
 209:Core/Src/stm32f4xx_hal_msp.c ****   {
 210:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 214:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM11 interrupt DeInit */
 217:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 221:Core/Src/stm32f4xx_hal_msp.c ****   }
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 223:Core/Src/stm32f4xx_hal_msp.c **** }
 404              		.loc 1 223 1 view .LVU90
 405 0010 08BD     		pop	{r3, pc}
 406              	.LVL21:
 407              	.L32:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 200 5 is_stmt 1 view .LVU91
 409 0012 02F57442 		add	r2, r2, #62464
 410 0016 536C     		ldr	r3, [r2, #68]
 411 0018 23F40033 		bic	r3, r3, #131072
 412 001c 5364     		str	r3, [r2, #68]
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 413              		.loc 1 203 5 view .LVU92
 414 001e 1920     		movs	r0, #25
 415              	.LVL22:
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM10_MspDeInit 1 */
 416              		.loc 1 203 5 is_stmt 0 view .LVU93
 417 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 418              	.LVL23:
 419 0024 F4E7     		b	.L28
 420              	.LVL24:
 421              	.L33:
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 422              		.loc 1 214 5 is_stmt 1 view .LVU94
 423 0026 02F57042 		add	r2, r2, #61440
 424 002a 536C     		ldr	r3, [r2, #68]
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 13


 425 002c 23F48023 		bic	r3, r3, #262144
 426 0030 5364     		str	r3, [r2, #68]
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 427              		.loc 1 217 5 view .LVU95
 428 0032 1A20     		movs	r0, #26
 429              	.LVL25:
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 430              		.loc 1 217 5 is_stmt 0 view .LVU96
 431 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 432              	.LVL26:
 433              		.loc 1 223 1 view .LVU97
 434 0038 EAE7     		b	.L28
 435              	.L35:
 436 003a 00BF     		.align	2
 437              	.L34:
 438 003c 00440140 		.word	1073824768
 439 0040 00480140 		.word	1073825792
 440              		.cfi_endproc
 441              	.LFE134:
 443              		.text
 444              	.Letext0:
 445              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 446              		.file 3 "C:/Users/User/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 447              		.file 4 "C:/Users/User/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-too
 448              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 449              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 450              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 451              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 452              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 453              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\User\AppData\Local\Temp\ccfU1xMw.s 			page 14


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:83     .text.HAL_I2C_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:89     .text.HAL_I2C_MspInit:00000000 HAL_I2C_MspInit
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:193    .text.HAL_I2C_MspInit:00000064 $d
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:200    .text.HAL_I2C_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:206    .text.HAL_I2C_MspDeInit:00000000 HAL_I2C_MspDeInit
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:250    .text.HAL_I2C_MspDeInit:0000002c $d
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:257    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:263    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:365    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:372    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:378    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\User\AppData\Local\Temp\ccfU1xMw.s:438    .text.HAL_TIM_Base_MspDeInit:0000003c $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
