xpm_cdc.sv,systemverilog,xpm,../../../../../tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
tpu_receive_clock_clk_wiz.v,verilog,xil_defaultlib,../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
tpu_receive_clock.v,verilog,xil_defaultlib,../../../../tpu_receive.srcs/sources_1/ip/tpu_receive_clock/tpu_receive_clock.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
