INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 05:02:37 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.005ns  (required time - arrival time)
  Source:                 fork69/control/generateBlocks[6].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Destination:            buffer37/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.155ns period=4.310ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.310ns  (clk rise@4.310ns - clk rise@0.000ns)
  Data Path Delay:        5.062ns  (logic 0.818ns (16.160%)  route 4.244ns (83.840%))
  Logic Levels:           12  (LUT4=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.793 - 4.310 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2752, unset)         0.508     0.508    fork69/control/generateBlocks[6].regblock/clk
                         FDSE                                         r  fork69/control/generateBlocks[6].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.226     0.734 r  fork69/control/generateBlocks[6].regblock/transmitValue_reg/Q
                         net (fo=5, unplaced)         0.529     1.263    buffer176/fifo/transmitValue_0
                         LUT6 (Prop_lut6_I0_O)        0.119     1.382 f  buffer176/fifo/memEnd_valid_i_3__1/O
                         net (fo=6, unplaced)         0.409     1.791    buffer184/fifo/dataReg_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     1.834 r  buffer184/fifo/dataReg[0]_i_2__6/O
                         net (fo=5, unplaced)         0.250     2.084    control_merge5/tehb/control/dataReg_reg[0]_0
                         LUT5 (Prop_lut5_I2_O)        0.043     2.127 f  control_merge5/tehb/control/transmitValue_i_4__23/O
                         net (fo=7, unplaced)         0.412     2.539    control_merge5/tehb/control/dataReg_reg[0]
                         LUT4 (Prop_lut4_I0_O)        0.043     2.582 r  control_merge5/tehb/control/transmitValue_i_7__4/O
                         net (fo=3, unplaced)         0.262     2.844    control_merge5/tehb/control/fullReg_reg_1
                         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  control_merge5/tehb/control/transmitValue_i_3__26/O
                         net (fo=4, unplaced)         0.268     3.155    buffer78/fifo/transmitValue_reg_2
                         LUT6 (Prop_lut6_I4_O)        0.043     3.198 f  buffer78/fifo/transmitValue_i_2__41/O
                         net (fo=7, unplaced)         0.412     3.610    buffer78/fifo/outs_reg[0]
                         LUT6 (Prop_lut6_I0_O)        0.043     3.653 r  buffer78/fifo/transmitValue_i_13/O
                         net (fo=1, unplaced)         0.377     4.030    fork27/control/generateBlocks[1].regblock/transmitValue_i_4__10_0
                         LUT6 (Prop_lut6_I1_O)        0.043     4.073 f  fork27/control/generateBlocks[1].regblock/transmitValue_i_11__2/O
                         net (fo=1, unplaced)         0.244     4.317    buffer68/fifo/transmitValue_reg_0
                         LUT6 (Prop_lut6_I3_O)        0.043     4.360 f  buffer68/fifo/transmitValue_i_4__10/O
                         net (fo=2, unplaced)         0.233     4.593    fork25/control/generateBlocks[4].regblock/fork25_outs_2_ready
                         LUT6 (Prop_lut6_I4_O)        0.043     4.636 f  fork25/control/generateBlocks[4].regblock/transmitValue_i_3__54/O
                         net (fo=16, unplaced)        0.298     4.934    fork24/control/generateBlocks[0].regblock/transmitValue_reg_4
                         LUT5 (Prop_lut5_I2_O)        0.043     4.977 r  fork24/control/generateBlocks[0].regblock/fullReg_i_4__4/O
                         net (fo=6, unplaced)         0.276     5.253    fork12/control/generateBlocks[0].regblock/dataReg_reg[4]_1
                         LUT6 (Prop_lut6_I5_O)        0.043     5.296 r  fork12/control/generateBlocks[0].regblock/dataReg[4]_i_1__8/O
                         net (fo=5, unplaced)         0.274     5.570    buffer37/E[0]
                         FDRE                                         r  buffer37/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.310     4.310 r  
                                                      0.000     4.310 r  clk (IN)
                         net (fo=2752, unset)         0.483     4.793    buffer37/clk
                         FDRE                                         r  buffer37/dataReg_reg[0]/C
                         clock pessimism              0.000     4.793    
                         clock uncertainty           -0.035     4.757    
                         FDRE (Setup_fdre_C_CE)      -0.192     4.565    buffer37/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          4.565    
                         arrival time                          -5.570    
  -------------------------------------------------------------------
                         slack                                 -1.005    




