Release 11.1 - xst L.33 (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: traffic_control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "traffic_control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "traffic_control"
Output Format                      : NGC
Target Device                      : xc3s100e-4-vq100

---- Source Options
Top Module Name                    : traffic_control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : traffic_control.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "trafficcontrol.v" in library work
Module <traffic_control> compiled
No errors in compilation
Analysis of file <"traffic_control.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <traffic_control> in library <work> with parameters.
	s0 = "00"
	s1 = "01"
	s2 = "10"
	s3 = "11"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <traffic_control>.
	s0 = 2'b00
	s1 = 2'b01
	s2 = 2'b10
	s3 = 2'b11
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
	Enabling task <display>.
Module <traffic_control> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <traffic_control>.
    Related source file is "trafficcontrol.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 403 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 1                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RESET (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit register for signal <SN1D1>.
    Found 7-bit register for signal <SN1D2>.
    Found 7-bit register for signal <SN2D1>.
    Found 7-bit register for signal <SN2D2>.
    Found 7-bit register for signal <WE1D1>.
    Found 7-bit register for signal <WE1D2>.
    Found 7-bit register for signal <WE2D1>.
    Found 7-bit register for signal <WE2D2>.
    Found 4-bit register for signal <count>.
    Found 4-bit adder for signal <count$addsub0000> created at line 205.
    Found 4-bit subtractor for signal <old_sn1segment1_25$sub0000> created at line 148.
    Found 4-bit subtractor for signal <old_sn2segment1_26$sub0000> created at line 154.
    Found 4-bit subtractor for signal <old_we1segment1_27$sub0000> created at line 160.
    Found 4-bit subtractor for signal <old_we2segment1_28$sub0000> created at line 166.
    Found 4-bit register for signal <sn1segment1>.
    Found 4-bit register for signal <sn1segment2>.
    Found 4-bit subtractor for signal <sn1segment2$share0000> created at line 170.
    Found 4-bit register for signal <sn2segment1>.
    Found 4-bit register for signal <sn2segment2>.
    Found 4-bit subtractor for signal <sn2segment2$share0000> created at line 170.
    Found 4-bit register for signal <we1segment1>.
    Found 4-bit register for signal <we1segment2>.
    Found 4-bit subtractor for signal <we1segment2$share0000> created at line 170.
    Found 4-bit register for signal <we2segment1>.
    Found 4-bit register for signal <we2segment2>.
    Found 4-bit subtractor for signal <we2segment2$addsub0000>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  72 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
Unit <traffic_control> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 1
 4-bit subtractor                                      : 8
# Registers                                            : 65
 1-bit register                                        : 56
 4-bit register                                        : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Choose code 2 with characteristics nb_luts=6,nb_literals=16,nb_ffs=2,depth=1 ...
Optimizing FSM <state/FSM> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Adders/Subtractors                                   : 9
 4-bit adder                                           : 1
 4-bit subtractor                                      : 8
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <traffic_control> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block traffic_control, actual ratio is 15.
FlipFlop sn2segment1_2 has been replicated 1 time(s)
FlipFlop sn2segment2_1 has been replicated 1 time(s)
FlipFlop sn2segment2_2 has been replicated 1 time(s)
FlipFlop we2segment2_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 98
 Flip-Flops                                            : 98

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : traffic_control.ngr
Top Level Output File Name         : traffic_control
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 64

Cell Usage :
# BELS                             : 378
#      INV                         : 3
#      LUT2                        : 14
#      LUT2_D                      : 12
#      LUT2_L                      : 4
#      LUT3                        : 57
#      LUT3_D                      : 11
#      LUT3_L                      : 10
#      LUT4                        : 186
#      LUT4_D                      : 10
#      LUT4_L                      : 48
#      MUXF5                       : 23
# FlipFlops/Latches                : 98
#      FDC                         : 23
#      FDCE                        : 1
#      FDE                         : 64
#      FDP                         : 10
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 63
#      IBUF                        : 1
#      OBUF                        : 62
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100evq100-4 

 Number of Slices:                      183  out of    960    19%  
 Number of Slice Flip Flops:             98  out of   1920     5%  
 Number of 4 input LUTs:                355  out of   1920    18%  
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of     66    96%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 98    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RESET                              | IBUF                   | 34    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.422ns (Maximum Frequency: 118.737MHz)
   Minimum input arrival time before clock: 5.012ns
   Maximum output required time after clock: 6.438ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 8.422ns (frequency: 118.737MHz)
  Total number of paths / destination ports: 2953 / 99
-------------------------------------------------------------------------
Delay:               8.422ns (Levels of Logic = 5)
  Source:            we2segment1_0 (FF)
  Destination:       WE2D1_5 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: we2segment1_0 to WE2D1_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.079  we2segment1_0 (we2segment1_0)
     LUT4_D:I1->O          7   0.704   0.743  old_we2segment1_28_and0000_SW0 (N252)
     LUT4:I2->O           12   0.704   0.965  old_we2segment1_28_and0000 (old_we2segment1_28_and0000)
     LUT4:I3->O            8   0.704   0.761  _old_we2segment1_11<3>1 (_old_we2segment1_11<3>)
     LUT4:I3->O            1   0.704   0.455  WE2D1_5_mux0000_SW0 (N177)
     LUT4:I2->O            1   0.704   0.000  WE2D1_5_mux0000 (WE2D1_5_mux0000)
     FDE:D                     0.308          WE2D1_5
    ----------------------------------------
    Total                      8.422ns (4.419ns logic, 4.003ns route)
                                       (52.5% logic, 47.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       sn1segment1_0 (FF)
  Destination Clock: CLK rising

  Data Path: RESET to sn1segment1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.218   1.263  RESET_IBUF (RESET_IBUF)
     INV:I->O             64   0.704   1.272  RESET_inv581_INV_0 (RESET_inv)
     FDE:CE                    0.555          sn1segment1_0
    ----------------------------------------
    Total                      5.012ns (2.477ns logic, 2.535ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 66 / 62
-------------------------------------------------------------------------
Offset:              6.438ns (Levels of Logic = 2)
  Source:            state_FSM_FFd1 (FF)
  Destination:       GSN1 (PAD)
  Source Clock:      CLK rising

  Data Path: state_FSM_FFd1 to GSN1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            75   0.591   1.451  state_FSM_FFd1 (state_FSM_FFd1)
     LUT2:I0->O            1   0.704   0.420  state_FSM_Out21 (GWE1_OBUF)
     OBUF:I->O                 3.272          GWE1_OBUF (GWE1)
    ----------------------------------------
    Total                      6.438ns (4.567ns logic, 1.871ns route)
                                       (70.9% logic, 29.1% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.83 secs
 
--> 

Total memory usage is 224236 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    2 (   0 filtered)

