// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_13_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [11:0] z_V_read;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
input   ap_ce;

wire   [12:0] add_ln101_6_fu_442_p2;
reg   [12:0] add_ln101_6_reg_1300;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_13_reg_1305;
wire  signed [11:0] select_ln101_11_fu_532_p3;
reg  signed [11:0] select_ln101_11_reg_1310;
wire   [11:0] select_ln101_12_fu_540_p3;
reg   [11:0] select_ln101_12_reg_1315;
reg   [6:0] tmp_14_reg_1321;
reg   [6:0] tmp_15_reg_1326;
wire   [12:0] add_ln101_12_fu_751_p2;
reg   [12:0] add_ln101_12_reg_1331;
reg   [0:0] tmp_25_reg_1336;
wire   [12:0] select_ln101_20_fu_841_p3;
reg   [12:0] select_ln101_20_reg_1341;
wire   [11:0] select_ln101_21_fu_849_p3;
reg   [11:0] select_ln101_21_reg_1347;
reg   [3:0] tmp_26_reg_1353;
reg   [4:0] tmp_27_reg_1358;
wire   [12:0] select_ln101_26_fu_1061_p3;
reg   [12:0] select_ln101_26_reg_1363;
reg   [1:0] tmp_34_reg_1369;
wire   [0:0] tmp_36_fu_1101_p3;
reg   [0:0] tmp_36_reg_1374;
wire   [11:0] select_ln101_29_fu_1121_p3;
reg   [11:0] select_ln101_29_reg_1383;
reg   [0:0] tmp_37_reg_1389;
wire  signed [11:0] z_V_read_cast_fu_134_p0;
wire    ap_block_pp0_stage0;
wire  signed [11:0] tmp_fu_138_p1;
wire   [0:0] tmp_fu_138_p3;
wire  signed [12:0] z_V_read_cast_fu_134_p1;
wire   [12:0] select_ln101_fu_146_p3;
wire   [12:0] add_ln101_fu_154_p2;
wire   [0:0] tmp_2_fu_200_p3;
wire   [12:0] select_ln101_1_fu_208_p3;
wire   [12:0] add_ln101_1_fu_216_p2;
wire   [0:0] tmp_1_fu_160_p3;
wire   [10:0] select_ln203_1_fu_176_p3;
wire   [10:0] select_ln203_3_fu_192_p3;
wire  signed [10:0] select_ln101_2_fu_228_p3;
wire   [9:0] select_ln203_fu_168_p3;
wire   [9:0] select_ln203_2_fu_184_p3;
wire   [9:0] select_ln101_3_fu_240_p3;
wire   [7:0] lshr_ln_fu_252_p4;
wire   [8:0] tmp_3_fu_266_p4;
wire   [12:0] add_ln101_2_fu_222_p2;
wire  signed [10:0] sext_ln101_1_fu_276_p1;
wire   [10:0] zext_ln1333_2_fu_248_p1;
wire  signed [11:0] sext_ln101_fu_236_p1;
wire   [11:0] zext_ln1333_fu_262_p1;
wire   [0:0] tmp_5_fu_312_p3;
wire   [12:0] select_ln101_4_fu_320_p3;
wire   [12:0] add_ln101_3_fu_328_p2;
wire   [0:0] tmp_4_fu_280_p3;
wire   [11:0] sub_ln203_fu_294_p2;
wire   [11:0] add_ln203_1_fu_306_p2;
wire   [10:0] add_ln203_fu_288_p2;
wire   [10:0] sub_ln203_1_fu_300_p2;
wire   [10:0] select_ln101_6_fu_348_p3;
wire   [7:0] tmp_6_fu_360_p4;
wire   [11:0] select_ln101_5_fu_340_p3;
wire   [8:0] tmp_7_fu_374_p4;
wire   [12:0] add_ln101_4_fu_334_p2;
wire  signed [11:0] sext_ln101_3_fu_384_p1;
wire   [11:0] zext_ln101_fu_356_p1;
wire   [11:0] zext_ln1333_1_fu_370_p1;
wire   [0:0] tmp_9_fu_420_p3;
wire   [12:0] select_ln101_7_fu_428_p3;
wire   [12:0] add_ln101_5_fu_436_p2;
wire   [0:0] tmp_8_fu_388_p3;
wire   [11:0] sub_ln203_2_fu_402_p2;
wire   [11:0] add_ln203_3_fu_414_p2;
wire   [11:0] add_ln203_2_fu_396_p2;
wire   [11:0] sub_ln203_3_fu_408_p2;
wire   [11:0] select_ln101_9_fu_456_p3;
wire   [7:0] tmp_10_fu_464_p4;
wire   [11:0] select_ln101_8_fu_448_p3;
wire   [7:0] tmp_11_fu_478_p4;
wire  signed [11:0] sext_ln101_4_fu_488_p1;
wire  signed [11:0] sext_ln1333_fu_474_p1;
wire   [0:0] tmp_12_fu_492_p3;
wire   [11:0] sub_ln203_4_fu_506_p2;
wire   [11:0] add_ln203_13_fu_518_p2;
wire   [11:0] add_ln203_4_fu_500_p2;
wire   [11:0] sub_ln203_13_fu_512_p2;
wire   [12:0] select_ln101_10_fu_568_p3;
wire   [12:0] add_ln101_7_fu_575_p2;
wire   [12:0] add_ln101_8_fu_580_p2;
wire  signed [11:0] sext_ln101_5_fu_592_p1;
wire  signed [12:0] sext_ln101_2_fu_586_p1;
wire  signed [12:0] sext_ln1371_fu_589_p1;
wire   [0:0] tmp_17_fu_625_p3;
wire   [12:0] select_ln101_13_fu_633_p3;
wire   [12:0] add_ln101_9_fu_641_p2;
wire   [0:0] tmp_16_fu_595_p3;
wire   [12:0] sub_ln203_5_fu_608_p2;
wire   [12:0] add_ln203_14_fu_619_p2;
wire   [11:0] add_ln203_5_fu_603_p2;
wire   [11:0] sub_ln203_14_fu_614_p2;
wire   [11:0] select_ln101_15_fu_661_p3;
wire   [5:0] tmp_18_fu_669_p4;
wire   [12:0] select_ln101_14_fu_653_p3;
wire   [6:0] tmp_19_fu_683_p4;
wire   [12:0] add_ln101_10_fu_647_p2;
wire  signed [11:0] sext_ln101_6_fu_693_p1;
wire  signed [12:0] sext_ln1371_1_fu_679_p1;
wire   [0:0] tmp_21_fu_729_p3;
wire   [12:0] select_ln101_16_fu_737_p3;
wire   [12:0] add_ln101_11_fu_745_p2;
wire   [0:0] tmp_20_fu_697_p3;
wire   [12:0] sub_ln203_6_fu_711_p2;
wire   [12:0] add_ln203_15_fu_723_p2;
wire   [11:0] add_ln203_6_fu_705_p2;
wire   [11:0] sub_ln203_15_fu_717_p2;
wire   [11:0] select_ln101_18_fu_765_p3;
wire   [4:0] tmp_22_fu_773_p4;
wire   [12:0] select_ln101_17_fu_757_p3;
wire   [5:0] tmp_23_fu_787_p4;
wire  signed [11:0] sext_ln101_7_fu_797_p1;
wire  signed [12:0] sext_ln1371_2_fu_783_p1;
wire   [0:0] tmp_24_fu_801_p3;
wire   [12:0] sub_ln203_7_fu_815_p2;
wire   [12:0] add_ln203_16_fu_827_p2;
wire   [11:0] add_ln203_7_fu_809_p2;
wire   [11:0] sub_ln203_16_fu_821_p2;
wire   [12:0] select_ln101_19_fu_877_p3;
wire   [12:0] add_ln101_13_fu_884_p2;
wire   [12:0] add_ln101_14_fu_889_p2;
wire  signed [11:0] sext_ln101_8_fu_898_p1;
wire  signed [12:0] sext_ln1371_3_fu_895_p1;
wire   [0:0] tmp_29_fu_929_p3;
wire   [12:0] select_ln101_22_fu_937_p3;
wire   [12:0] add_ln101_15_fu_945_p2;
wire   [0:0] tmp_28_fu_901_p3;
wire   [12:0] sub_ln203_8_fu_914_p2;
wire   [12:0] add_ln203_17_fu_924_p2;
wire   [11:0] add_ln203_8_fu_909_p2;
wire   [11:0] sub_ln203_17_fu_919_p2;
wire   [11:0] select_ln101_24_fu_965_p3;
wire   [2:0] tmp_30_fu_973_p4;
wire   [12:0] select_ln101_23_fu_957_p3;
wire   [3:0] tmp_31_fu_987_p4;
wire   [12:0] add_ln101_16_fu_951_p2;
wire  signed [11:0] sext_ln101_9_fu_997_p1;
wire  signed [12:0] sext_ln1371_4_fu_983_p1;
wire   [0:0] tmp_33_fu_1033_p3;
wire   [12:0] select_ln101_25_fu_1041_p3;
wire   [12:0] add_ln101_17_fu_1049_p2;
wire   [0:0] tmp_32_fu_1001_p3;
wire   [12:0] sub_ln203_9_fu_1015_p2;
wire   [12:0] add_ln203_18_fu_1027_p2;
wire   [11:0] add_ln203_9_fu_1009_p2;
wire   [11:0] sub_ln203_18_fu_1021_p2;
wire   [11:0] select_ln101_27_fu_1069_p3;
wire   [2:0] tmp_35_fu_1087_p4;
wire   [12:0] add_ln101_18_fu_1055_p2;
wire  signed [11:0] sext_ln101_10_fu_1097_p1;
wire   [11:0] add_ln203_10_fu_1109_p2;
wire   [11:0] sub_ln203_19_fu_1115_p2;
wire  signed [12:0] sext_ln1371_5_fu_1137_p1;
wire   [12:0] sub_ln203_10_fu_1140_p2;
wire   [12:0] add_ln203_19_fu_1145_p2;
wire   [12:0] select_ln101_28_fu_1150_p3;
wire   [1:0] tmp_38_fu_1164_p4;
wire  signed [11:0] sext_ln203_fu_1174_p1;
wire   [12:0] select_ln1371_fu_1157_p3;
wire   [12:0] sub_ln203_11_fu_1183_p2;
wire   [12:0] add_ln203_20_fu_1194_p2;
wire   [11:0] add_ln203_11_fu_1178_p2;
wire   [11:0] sub_ln203_20_fu_1189_p2;
wire   [11:0] select_ln101_31_fu_1207_p3;
wire   [0:0] tmp_39_fu_1214_p3;
wire   [12:0] select_ln101_30_fu_1200_p3;
wire   [0:0] tmp_40_fu_1230_p3;
wire   [11:0] select_ln1371_2_fu_1238_p3;
wire   [12:0] select_ln1371_1_fu_1222_p3;
wire   [12:0] sub_ln203_12_fu_1252_p2;
wire   [12:0] add_ln203_21_fu_1264_p2;
wire   [11:0] add_ln203_12_fu_1246_p2;
wire   [11:0] sub_ln203_21_fu_1258_p2;
wire   [11:0] select_ln101_33_fu_1277_p3;
wire  signed [12:0] sext_ln101_11_fu_1284_p1;
wire   [12:0] select_ln101_32_fu_1270_p3;
reg   [11:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_12_reg_1331 <= add_ln101_12_fu_751_p2;
        add_ln101_6_reg_1300 <= add_ln101_6_fu_442_p2;
        select_ln101_11_reg_1310 <= select_ln101_11_fu_532_p3;
        select_ln101_12_reg_1315 <= select_ln101_12_fu_540_p3;
        select_ln101_20_reg_1341 <= select_ln101_20_fu_841_p3;
        select_ln101_21_reg_1347 <= select_ln101_21_fu_849_p3;
        select_ln101_26_reg_1363 <= select_ln101_26_fu_1061_p3;
        select_ln101_29_reg_1383 <= select_ln101_29_fu_1121_p3;
        tmp_13_reg_1305 <= add_ln101_6_fu_442_p2[32'd12];
        tmp_14_reg_1321 <= {{select_ln101_12_fu_540_p3[11:5]}};
        tmp_15_reg_1326 <= {{select_ln101_11_fu_532_p3[11:5]}};
        tmp_25_reg_1336 <= add_ln101_12_fu_751_p2[32'd12];
        tmp_26_reg_1353 <= {{select_ln101_21_fu_849_p3[11:8]}};
        tmp_27_reg_1358 <= {{select_ln101_20_fu_841_p3[12:8]}};
        tmp_34_reg_1369 <= {{select_ln101_27_fu_1069_p3[11:10]}};
        tmp_36_reg_1374 <= add_ln101_18_fu_1055_p2[32'd12];
        tmp_37_reg_1389 <= select_ln101_29_fu_1121_p3[32'd11];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_647_p2 = (select_ln101_13_fu_633_p3 + add_ln101_9_fu_641_p2);

assign add_ln101_11_fu_745_p2 = ($signed(13'd8177) + $signed(add_ln101_10_fu_647_p2));

assign add_ln101_12_fu_751_p2 = (select_ln101_16_fu_737_p3 + add_ln101_11_fu_745_p2);

assign add_ln101_13_fu_884_p2 = ($signed(13'd8185) + $signed(add_ln101_12_reg_1331));

assign add_ln101_14_fu_889_p2 = (select_ln101_19_fu_877_p3 + add_ln101_13_fu_884_p2);

assign add_ln101_15_fu_945_p2 = ($signed(13'd8189) + $signed(add_ln101_14_fu_889_p2));

assign add_ln101_16_fu_951_p2 = (select_ln101_22_fu_937_p3 + add_ln101_15_fu_945_p2);

assign add_ln101_17_fu_1049_p2 = ($signed(13'd8191) + $signed(add_ln101_16_fu_951_p2));

assign add_ln101_18_fu_1055_p2 = (select_ln101_25_fu_1041_p3 + add_ln101_17_fu_1049_p2);

assign add_ln101_1_fu_216_p2 = ($signed(13'd7718) + $signed(add_ln101_fu_154_p2));

assign add_ln101_2_fu_222_p2 = (select_ln101_1_fu_208_p3 + add_ln101_1_fu_216_p2);

assign add_ln101_3_fu_328_p2 = ($signed(13'd7942) + $signed(add_ln101_2_fu_222_p2));

assign add_ln101_4_fu_334_p2 = (select_ln101_4_fu_320_p3 + add_ln101_3_fu_328_p2);

assign add_ln101_5_fu_436_p2 = ($signed(13'd8065) + $signed(add_ln101_4_fu_334_p2));

assign add_ln101_6_fu_442_p2 = (select_ln101_7_fu_428_p3 + add_ln101_5_fu_436_p2);

assign add_ln101_7_fu_575_p2 = ($signed(13'd8129) + $signed(add_ln101_6_reg_1300));

assign add_ln101_8_fu_580_p2 = (select_ln101_10_fu_568_p3 + add_ln101_7_fu_575_p2);

assign add_ln101_9_fu_641_p2 = ($signed(13'd8161) + $signed(add_ln101_8_fu_580_p2));

assign add_ln101_fu_154_p2 = ($signed(z_V_read_cast_fu_134_p1) + $signed(select_ln101_fu_146_p3));

assign add_ln203_10_fu_1109_p2 = ($signed(sext_ln101_10_fu_1097_p1) + $signed(select_ln101_27_fu_1069_p3));

assign add_ln203_11_fu_1178_p2 = ($signed(sext_ln203_fu_1174_p1) + $signed(select_ln101_29_reg_1383));

assign add_ln203_12_fu_1246_p2 = (select_ln1371_2_fu_1238_p3 + select_ln101_31_fu_1207_p3);

assign add_ln203_13_fu_518_p2 = ($signed(sext_ln1333_fu_474_p1) + $signed(select_ln101_8_fu_448_p3));

assign add_ln203_14_fu_619_p2 = ($signed(sext_ln1371_fu_589_p1) + $signed(sext_ln101_2_fu_586_p1));

assign add_ln203_15_fu_723_p2 = ($signed(sext_ln1371_1_fu_679_p1) + $signed(select_ln101_14_fu_653_p3));

assign add_ln203_16_fu_827_p2 = ($signed(sext_ln1371_2_fu_783_p1) + $signed(select_ln101_17_fu_757_p3));

assign add_ln203_17_fu_924_p2 = ($signed(sext_ln1371_3_fu_895_p1) + $signed(select_ln101_20_reg_1341));

assign add_ln203_18_fu_1027_p2 = ($signed(sext_ln1371_4_fu_983_p1) + $signed(select_ln101_23_fu_957_p3));

assign add_ln203_19_fu_1145_p2 = ($signed(sext_ln1371_5_fu_1137_p1) + $signed(select_ln101_26_reg_1363));

assign add_ln203_1_fu_306_p2 = ($signed(zext_ln1333_fu_262_p1) + $signed(sext_ln101_fu_236_p1));

assign add_ln203_20_fu_1194_p2 = (select_ln1371_fu_1157_p3 + select_ln101_28_fu_1150_p3);

assign add_ln203_21_fu_1264_p2 = (select_ln1371_1_fu_1222_p3 + select_ln101_30_fu_1200_p3);

assign add_ln203_2_fu_396_p2 = ($signed(sext_ln101_3_fu_384_p1) + $signed(zext_ln101_fu_356_p1));

assign add_ln203_3_fu_414_p2 = (zext_ln1333_1_fu_370_p1 + select_ln101_5_fu_340_p3);

assign add_ln203_4_fu_500_p2 = ($signed(sext_ln101_4_fu_488_p1) + $signed(select_ln101_9_fu_456_p3));

assign add_ln203_5_fu_603_p2 = ($signed(sext_ln101_5_fu_592_p1) + $signed(select_ln101_12_reg_1315));

assign add_ln203_6_fu_705_p2 = ($signed(sext_ln101_6_fu_693_p1) + $signed(select_ln101_15_fu_661_p3));

assign add_ln203_7_fu_809_p2 = ($signed(sext_ln101_7_fu_797_p1) + $signed(select_ln101_18_fu_765_p3));

assign add_ln203_8_fu_909_p2 = ($signed(sext_ln101_8_fu_898_p1) + $signed(select_ln101_21_reg_1347));

assign add_ln203_9_fu_1009_p2 = ($signed(sext_ln101_9_fu_997_p1) + $signed(select_ln101_24_fu_965_p3));

assign add_ln203_fu_288_p2 = ($signed(sext_ln101_1_fu_276_p1) + $signed(zext_ln1333_2_fu_248_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_return_0 = sext_ln101_11_fu_1284_p1;

assign ap_return_1 = select_ln101_32_fu_1270_p3;

assign lshr_ln_fu_252_p4 = {{select_ln101_3_fu_240_p3[9:2]}};

assign select_ln101_10_fu_568_p3 = ((tmp_13_reg_1305[0:0] === 1'b1) ? 13'd126 : 13'd0);

assign select_ln101_11_fu_532_p3 = ((tmp_12_fu_492_p3[0:0] === 1'b1) ? sub_ln203_4_fu_506_p2 : add_ln203_13_fu_518_p2);

assign select_ln101_12_fu_540_p3 = ((tmp_12_fu_492_p3[0:0] === 1'b1) ? add_ln203_4_fu_500_p2 : sub_ln203_13_fu_512_p2);

assign select_ln101_13_fu_633_p3 = ((tmp_17_fu_625_p3[0:0] === 1'b1) ? 13'd62 : 13'd0);

assign select_ln101_14_fu_653_p3 = ((tmp_16_fu_595_p3[0:0] === 1'b1) ? sub_ln203_5_fu_608_p2 : add_ln203_14_fu_619_p2);

assign select_ln101_15_fu_661_p3 = ((tmp_16_fu_595_p3[0:0] === 1'b1) ? add_ln203_5_fu_603_p2 : sub_ln203_14_fu_614_p2);

assign select_ln101_16_fu_737_p3 = ((tmp_21_fu_729_p3[0:0] === 1'b1) ? 13'd30 : 13'd0);

assign select_ln101_17_fu_757_p3 = ((tmp_20_fu_697_p3[0:0] === 1'b1) ? sub_ln203_6_fu_711_p2 : add_ln203_15_fu_723_p2);

assign select_ln101_18_fu_765_p3 = ((tmp_20_fu_697_p3[0:0] === 1'b1) ? add_ln203_6_fu_705_p2 : sub_ln203_15_fu_717_p2);

assign select_ln101_19_fu_877_p3 = ((tmp_25_reg_1336[0:0] === 1'b1) ? 13'd14 : 13'd0);

assign select_ln101_1_fu_208_p3 = ((tmp_2_fu_200_p3[0:0] === 1'b1) ? 13'd948 : 13'd0);

assign select_ln101_20_fu_841_p3 = ((tmp_24_fu_801_p3[0:0] === 1'b1) ? sub_ln203_7_fu_815_p2 : add_ln203_16_fu_827_p2);

assign select_ln101_21_fu_849_p3 = ((tmp_24_fu_801_p3[0:0] === 1'b1) ? add_ln203_7_fu_809_p2 : sub_ln203_16_fu_821_p2);

assign select_ln101_22_fu_937_p3 = ((tmp_29_fu_929_p3[0:0] === 1'b1) ? 13'd6 : 13'd0);

assign select_ln101_23_fu_957_p3 = ((tmp_28_fu_901_p3[0:0] === 1'b1) ? sub_ln203_8_fu_914_p2 : add_ln203_17_fu_924_p2);

assign select_ln101_24_fu_965_p3 = ((tmp_28_fu_901_p3[0:0] === 1'b1) ? add_ln203_8_fu_909_p2 : sub_ln203_17_fu_919_p2);

assign select_ln101_25_fu_1041_p3 = ((tmp_33_fu_1033_p3[0:0] === 1'b1) ? 13'd2 : 13'd0);

assign select_ln101_26_fu_1061_p3 = ((tmp_32_fu_1001_p3[0:0] === 1'b1) ? sub_ln203_9_fu_1015_p2 : add_ln203_18_fu_1027_p2);

assign select_ln101_27_fu_1069_p3 = ((tmp_32_fu_1001_p3[0:0] === 1'b1) ? add_ln203_9_fu_1009_p2 : sub_ln203_18_fu_1021_p2);

assign select_ln101_28_fu_1150_p3 = ((tmp_36_reg_1374[0:0] === 1'b1) ? sub_ln203_10_fu_1140_p2 : add_ln203_19_fu_1145_p2);

assign select_ln101_29_fu_1121_p3 = ((tmp_36_fu_1101_p3[0:0] === 1'b1) ? add_ln203_10_fu_1109_p2 : sub_ln203_19_fu_1115_p2);

assign select_ln101_2_fu_228_p3 = ((tmp_1_fu_160_p3[0:0] === 1'b1) ? select_ln203_1_fu_176_p3 : select_ln203_3_fu_192_p3);

assign select_ln101_30_fu_1200_p3 = ((tmp_36_reg_1374[0:0] === 1'b1) ? sub_ln203_11_fu_1183_p2 : add_ln203_20_fu_1194_p2);

assign select_ln101_31_fu_1207_p3 = ((tmp_36_reg_1374[0:0] === 1'b1) ? add_ln203_11_fu_1178_p2 : sub_ln203_20_fu_1189_p2);

assign select_ln101_32_fu_1270_p3 = ((tmp_36_reg_1374[0:0] === 1'b1) ? sub_ln203_12_fu_1252_p2 : add_ln203_21_fu_1264_p2);

assign select_ln101_33_fu_1277_p3 = ((tmp_36_reg_1374[0:0] === 1'b1) ? add_ln203_12_fu_1246_p2 : sub_ln203_21_fu_1258_p2);

assign select_ln101_3_fu_240_p3 = ((tmp_1_fu_160_p3[0:0] === 1'b1) ? select_ln203_fu_168_p3 : select_ln203_2_fu_184_p3);

assign select_ln101_4_fu_320_p3 = ((tmp_5_fu_312_p3[0:0] === 1'b1) ? 13'd500 : 13'd0);

assign select_ln101_5_fu_340_p3 = ((tmp_4_fu_280_p3[0:0] === 1'b1) ? sub_ln203_fu_294_p2 : add_ln203_1_fu_306_p2);

assign select_ln101_6_fu_348_p3 = ((tmp_4_fu_280_p3[0:0] === 1'b1) ? add_ln203_fu_288_p2 : sub_ln203_1_fu_300_p2);

assign select_ln101_7_fu_428_p3 = ((tmp_9_fu_420_p3[0:0] === 1'b1) ? 13'd254 : 13'd0);

assign select_ln101_8_fu_448_p3 = ((tmp_8_fu_388_p3[0:0] === 1'b1) ? sub_ln203_2_fu_402_p2 : add_ln203_3_fu_414_p2);

assign select_ln101_9_fu_456_p3 = ((tmp_8_fu_388_p3[0:0] === 1'b1) ? add_ln203_2_fu_396_p2 : sub_ln203_3_fu_408_p2);

assign select_ln101_fu_146_p3 = ((tmp_fu_138_p3[0:0] === 1'b1) ? 13'd804 : 13'd7388);

assign select_ln1371_1_fu_1222_p3 = ((tmp_39_fu_1214_p3[0:0] === 1'b1) ? 13'd8191 : 13'd0);

assign select_ln1371_2_fu_1238_p3 = ((tmp_40_fu_1230_p3[0:0] === 1'b1) ? 12'd4095 : 12'd0);

assign select_ln1371_fu_1157_p3 = ((tmp_37_reg_1389[0:0] === 1'b1) ? 13'd8191 : 13'd0);

assign select_ln203_1_fu_176_p3 = ((tmp_fu_138_p3[0:0] === 1'b1) ? 11'd1117 : 11'd311);

assign select_ln203_2_fu_184_p3 = ((tmp_fu_138_p3[0:0] === 1'b1) ? 10'd932 : 10'd311);

assign select_ln203_3_fu_192_p3 = ((tmp_fu_138_p3[0:0] === 1'b1) ? 11'd1737 : 11'd931);

assign select_ln203_fu_168_p3 = ((tmp_fu_138_p3[0:0] === 1'b1) ? 10'd310 : 10'd931);

assign sext_ln101_10_fu_1097_p1 = $signed(tmp_35_fu_1087_p4);

assign sext_ln101_11_fu_1284_p1 = $signed(select_ln101_33_fu_1277_p3);

assign sext_ln101_1_fu_276_p1 = $signed(tmp_3_fu_266_p4);

assign sext_ln101_2_fu_586_p1 = select_ln101_11_reg_1310;

assign sext_ln101_3_fu_384_p1 = $signed(tmp_7_fu_374_p4);

assign sext_ln101_4_fu_488_p1 = $signed(tmp_11_fu_478_p4);

assign sext_ln101_5_fu_592_p1 = $signed(tmp_15_reg_1326);

assign sext_ln101_6_fu_693_p1 = $signed(tmp_19_fu_683_p4);

assign sext_ln101_7_fu_797_p1 = $signed(tmp_23_fu_787_p4);

assign sext_ln101_8_fu_898_p1 = $signed(tmp_27_reg_1358);

assign sext_ln101_9_fu_997_p1 = $signed(tmp_31_fu_987_p4);

assign sext_ln101_fu_236_p1 = select_ln101_2_fu_228_p3;

assign sext_ln1333_fu_474_p1 = $signed(tmp_10_fu_464_p4);

assign sext_ln1371_1_fu_679_p1 = $signed(tmp_18_fu_669_p4);

assign sext_ln1371_2_fu_783_p1 = $signed(tmp_22_fu_773_p4);

assign sext_ln1371_3_fu_895_p1 = $signed(tmp_26_reg_1353);

assign sext_ln1371_4_fu_983_p1 = $signed(tmp_30_fu_973_p4);

assign sext_ln1371_5_fu_1137_p1 = $signed(tmp_34_reg_1369);

assign sext_ln1371_fu_589_p1 = $signed(tmp_14_reg_1321);

assign sext_ln203_fu_1174_p1 = $signed(tmp_38_fu_1164_p4);

assign sub_ln203_10_fu_1140_p2 = ($signed(select_ln101_26_reg_1363) - $signed(sext_ln1371_5_fu_1137_p1));

assign sub_ln203_11_fu_1183_p2 = (select_ln101_28_fu_1150_p3 - select_ln1371_fu_1157_p3);

assign sub_ln203_12_fu_1252_p2 = (select_ln101_30_fu_1200_p3 - select_ln1371_1_fu_1222_p3);

assign sub_ln203_13_fu_512_p2 = ($signed(select_ln101_9_fu_456_p3) - $signed(sext_ln101_4_fu_488_p1));

assign sub_ln203_14_fu_614_p2 = ($signed(select_ln101_12_reg_1315) - $signed(sext_ln101_5_fu_592_p1));

assign sub_ln203_15_fu_717_p2 = ($signed(select_ln101_15_fu_661_p3) - $signed(sext_ln101_6_fu_693_p1));

assign sub_ln203_16_fu_821_p2 = ($signed(select_ln101_18_fu_765_p3) - $signed(sext_ln101_7_fu_797_p1));

assign sub_ln203_17_fu_919_p2 = ($signed(select_ln101_21_reg_1347) - $signed(sext_ln101_8_fu_898_p1));

assign sub_ln203_18_fu_1021_p2 = ($signed(select_ln101_24_fu_965_p3) - $signed(sext_ln101_9_fu_997_p1));

assign sub_ln203_19_fu_1115_p2 = ($signed(select_ln101_27_fu_1069_p3) - $signed(sext_ln101_10_fu_1097_p1));

assign sub_ln203_1_fu_300_p2 = ($signed(zext_ln1333_2_fu_248_p1) - $signed(sext_ln101_1_fu_276_p1));

assign sub_ln203_20_fu_1189_p2 = ($signed(select_ln101_29_reg_1383) - $signed(sext_ln203_fu_1174_p1));

assign sub_ln203_21_fu_1258_p2 = (select_ln101_31_fu_1207_p3 - select_ln1371_2_fu_1238_p3);

assign sub_ln203_2_fu_402_p2 = (select_ln101_5_fu_340_p3 - zext_ln1333_1_fu_370_p1);

assign sub_ln203_3_fu_408_p2 = ($signed(zext_ln101_fu_356_p1) - $signed(sext_ln101_3_fu_384_p1));

assign sub_ln203_4_fu_506_p2 = ($signed(select_ln101_8_fu_448_p3) - $signed(sext_ln1333_fu_474_p1));

assign sub_ln203_5_fu_608_p2 = ($signed(sext_ln101_2_fu_586_p1) - $signed(sext_ln1371_fu_589_p1));

assign sub_ln203_6_fu_711_p2 = ($signed(select_ln101_14_fu_653_p3) - $signed(sext_ln1371_1_fu_679_p1));

assign sub_ln203_7_fu_815_p2 = ($signed(select_ln101_17_fu_757_p3) - $signed(sext_ln1371_2_fu_783_p1));

assign sub_ln203_8_fu_914_p2 = ($signed(select_ln101_20_reg_1341) - $signed(sext_ln1371_3_fu_895_p1));

assign sub_ln203_9_fu_1015_p2 = ($signed(select_ln101_23_fu_957_p3) - $signed(sext_ln1371_4_fu_983_p1));

assign sub_ln203_fu_294_p2 = ($signed(sext_ln101_fu_236_p1) - $signed(zext_ln1333_fu_262_p1));

assign tmp_10_fu_464_p4 = {{select_ln101_9_fu_456_p3[11:4]}};

assign tmp_11_fu_478_p4 = {{select_ln101_8_fu_448_p3[11:4]}};

assign tmp_12_fu_492_p3 = add_ln101_6_fu_442_p2[32'd12];

assign tmp_16_fu_595_p3 = add_ln101_8_fu_580_p2[32'd12];

assign tmp_17_fu_625_p3 = add_ln101_8_fu_580_p2[32'd12];

assign tmp_18_fu_669_p4 = {{select_ln101_15_fu_661_p3[11:6]}};

assign tmp_19_fu_683_p4 = {{select_ln101_14_fu_653_p3[12:6]}};

assign tmp_1_fu_160_p3 = add_ln101_fu_154_p2[32'd12];

assign tmp_20_fu_697_p3 = add_ln101_10_fu_647_p2[32'd12];

assign tmp_21_fu_729_p3 = add_ln101_10_fu_647_p2[32'd12];

assign tmp_22_fu_773_p4 = {{select_ln101_18_fu_765_p3[11:7]}};

assign tmp_23_fu_787_p4 = {{select_ln101_17_fu_757_p3[12:7]}};

assign tmp_24_fu_801_p3 = add_ln101_12_fu_751_p2[32'd12];

assign tmp_28_fu_901_p3 = add_ln101_14_fu_889_p2[32'd12];

assign tmp_29_fu_929_p3 = add_ln101_14_fu_889_p2[32'd12];

assign tmp_2_fu_200_p3 = add_ln101_fu_154_p2[32'd12];

assign tmp_30_fu_973_p4 = {{select_ln101_24_fu_965_p3[11:9]}};

assign tmp_31_fu_987_p4 = {{select_ln101_23_fu_957_p3[12:9]}};

assign tmp_32_fu_1001_p3 = add_ln101_16_fu_951_p2[32'd12];

assign tmp_33_fu_1033_p3 = add_ln101_16_fu_951_p2[32'd12];

assign tmp_35_fu_1087_p4 = {{select_ln101_26_fu_1061_p3[12:10]}};

assign tmp_36_fu_1101_p3 = add_ln101_18_fu_1055_p2[32'd12];

assign tmp_38_fu_1164_p4 = {{select_ln101_28_fu_1150_p3[12:11]}};

assign tmp_39_fu_1214_p3 = select_ln101_31_fu_1207_p3[32'd11];

assign tmp_3_fu_266_p4 = {{select_ln101_2_fu_228_p3[10:2]}};

assign tmp_40_fu_1230_p3 = select_ln101_30_fu_1200_p3[32'd12];

assign tmp_4_fu_280_p3 = add_ln101_2_fu_222_p2[32'd12];

assign tmp_5_fu_312_p3 = add_ln101_2_fu_222_p2[32'd12];

assign tmp_6_fu_360_p4 = {{select_ln101_6_fu_348_p3[10:3]}};

assign tmp_7_fu_374_p4 = {{select_ln101_5_fu_340_p3[11:3]}};

assign tmp_8_fu_388_p3 = add_ln101_4_fu_334_p2[32'd12];

assign tmp_9_fu_420_p3 = add_ln101_4_fu_334_p2[32'd12];

assign tmp_fu_138_p1 = z_V_read_int_reg;

assign tmp_fu_138_p3 = tmp_fu_138_p1[32'd11];

assign z_V_read_cast_fu_134_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_134_p1 = z_V_read_cast_fu_134_p0;

assign zext_ln101_fu_356_p1 = select_ln101_6_fu_348_p3;

assign zext_ln1333_1_fu_370_p1 = tmp_6_fu_360_p4;

assign zext_ln1333_2_fu_248_p1 = select_ln101_3_fu_240_p3;

assign zext_ln1333_fu_262_p1 = lshr_ln_fu_252_p4;

endmodule //cordic_circ_apfixed_13_3_0_s
